
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Sat Jun 22 15:26:48 2019
Host:		cad29 (x86_64 w/Linux 2.6.32-754.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_ioOri R0
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set init_assign_buffer 1
<CMD> set init_gnd_net VSS
<CMD> setImportMode -keepEmptyModule 1 -treatUndefinedCellAsBbox 0
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_lef_file {../library/lef/tsmc13fsg_8lm_cic.lef ../library/lef/tpz013g3_8lm_cic.lef ../library/lef/RF2SH64x16.vclef ../library/lef/antenna_8.lef}
<CMD> set init_mmmc_file lcd_ctrl.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell CONV
<CMD> set init_verilog ../syn/CONV_syn.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 80
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/22 15:27:22, mem=459.7M)
#% End Load MMMC data ... (date=06/22 15:27:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=459.8M, current mem=459.8M)
RC_corner
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.

Loading LEF file ../library/lef/tsmc13fsg_8lm_cic.lef ...
Set DBUPerIGU to M2 pitch 920.

Loading LEF file ../library/lef/tpz013g3_8lm_cic.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/tpz013g3_8lm_cic.lef at line 20304.

Loading LEF file ../library/lef/RF2SH64x16.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../library/lef/RF2SH64x16.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/RF2SH64x16.vclef at line 1855.

Loading LEF file ../library/lef/antenna_8.lef ...
**WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/antenna_8.lef at line 606.
**WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sat Jun 22 15:27:22 2019
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sat Jun 22 15:27:22 2019
Loading view definition file from lcd_ctrl.view
Reading lib_max timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/slow.lib)
Read 527 cells in library 'slow' 
Reading lib_max timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/RF2SH64x16_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading lib_max timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3wc.lib)
Read 124 cells in library 'tpz013g3wc' 
Reading lib_min timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/fast.lib)
Read 527 cells in library 'fast' 
Reading lib_min timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/RF2SH64x16_fast@0C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading lib_min timing library '/home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb05/b05069/ICD2019/project/project/library/lib/tpz013g3lt.lib)
Read 124 cells in library 'tpz013g3lt' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=19.7M, fe_cpu=0.25min, fe_real=0.60min, fe_mem=560.6M) ***
#% Begin Load netlist data ... (date=06/22 15:27:24, mem=542.3M)
*** Begin netlist parsing (mem=560.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS3DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 652 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/CONV_syn.v'

*** Memory Usage v#1 (Current mem = 579.609M, initial mem = 184.410M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=579.6M) ***
#% End Load netlist data ... (date=06/22 15:27:24, total cpu=0:00:00.4, real=0:00:00.0, peak res=542.3M, current mem=516.1M)
Set top cell to CONV.
Hooked 1304 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CONV ...
*** Netlist is unique.
** info: there are 1327 modules.
** info: there are 49468 stdCell insts.

*** Memory Usage v#1 (Current mem = 634.777M, initial mem = 184.410M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'lcd_ctrl_APR.sdc' ...
Current (total cpu=0:00:16.0, real=0:00:37.0, peak res=677.9M, current mem=677.9M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File lcd_ctrl_APR.sdc, Line 25).

INFO (CTE): Reading of timing constraints file lcd_ctrl_APR.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=693.6M, current mem=693.6M)
Current (total cpu=0:00:16.1, real=0:00:37.0, peak res=693.6M, current mem=693.6M)
Reading timing constraints file 'lcd_ctrl_APR.sdc' ...
Current (total cpu=0:00:16.1, real=0:00:37.0, peak res=693.6M, current mem=693.6M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File lcd_ctrl_APR.sdc, Line 25).

INFO (CTE): Reading of timing constraints file lcd_ctrl_APR.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=694.0M, current mem=694.0M)
Current (total cpu=0:00:16.2, real=0:00:37.0, peak res=694.0M, current mem=694.0M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../library/tsmc013.capTbl ...
Cap table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1720 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site TSM13SITE -r 1 0.699997 40 40 40 40
Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPlaceMode -fp true
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#10 (mem=986.2M)" ...
No user setting net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=49468 (0 fixed + 49468 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=53040 #term=198496 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=73
stdCell: 49468 single + 0 double + 0 multi
Total standard cell length = 153.2518 (mm), area = 0.5655 (mm^2)
Estimated cell power/ground rail width = 0.461 um
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 333156 sites (565499 um^2) / alloc_area 476037 sites (808025 um^2).
Pin Density = 0.4170.
            = total # of pins 198496 / total area 476037.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 8.705e-08 (7.02e-08 1.68e-08)
              Est.  stn bbox = 9.352e-08 (7.53e-08 1.82e-08)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1054.4M
Iteration  2: Total net bbox = 8.705e-08 (7.02e-08 1.68e-08)
              Est.  stn bbox = 9.352e-08 (7.53e-08 1.82e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.4M
Iteration  3: Total net bbox = 6.887e+03 (3.50e+03 3.39e+03)
              Est.  stn bbox = 9.398e+03 (4.77e+03 4.62e+03)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1076.5M
Iteration  4: Total net bbox = 2.643e+06 (1.28e+06 1.36e+06)
              Est.  stn bbox = 4.059e+06 (1.96e+06 2.10e+06)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 1076.8M
Iteration  5: Total net bbox = 3.110e+06 (1.32e+06 1.79e+06)
              Est.  stn bbox = 4.958e+06 (2.15e+06 2.81e+06)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 1076.8M
Iteration  6: Total net bbox = 3.185e+06 (1.50e+06 1.68e+06)
              Est.  stn bbox = 4.924e+06 (2.32e+06 2.61e+06)
              cpu = 0:00:08.4 real = 0:00:09.0 mem = 1094.4M
Iteration  7: Total net bbox = 3.308e+06 (1.57e+06 1.73e+06)
              Est.  stn bbox = 5.051e+06 (2.39e+06 2.66e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1094.4M
Iteration  8: Total net bbox = 3.308e+06 (1.57e+06 1.73e+06)
              Est.  stn bbox = 5.051e+06 (2.39e+06 2.66e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1094.4M
Iteration  9: Total net bbox = 3.784e+06 (1.77e+06 2.02e+06)
              Est.  stn bbox = 5.805e+06 (2.70e+06 3.11e+06)
              cpu = 0:00:13.6 real = 0:00:14.0 mem = 1101.6M
Iteration 10: Total net bbox = 3.784e+06 (1.77e+06 2.02e+06)
              Est.  stn bbox = 5.805e+06 (2.70e+06 3.11e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1101.6M
Iteration 11: Total net bbox = 3.813e+06 (1.79e+06 2.02e+06)
              Est.  stn bbox = 5.882e+06 (2.76e+06 3.13e+06)
              cpu = 0:00:13.4 real = 0:00:13.0 mem = 1101.6M
Iteration 12: Total net bbox = 3.813e+06 (1.79e+06 2.02e+06)
              Est.  stn bbox = 5.882e+06 (2.76e+06 3.13e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1101.6M
Iteration 13: Total net bbox = 3.813e+06 (1.79e+06 2.02e+06)
              Est.  stn bbox = 5.882e+06 (2.76e+06 3.13e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1101.6M
*** cost = 3.813e+06 (1.79e+06 2.02e+06) (cpu for global=0:00:48.7) real=0:00:49.0***
Solver runtime cpu: 0:00:45.2 real: 0:00:45.1
Core Placement runtime cpu: 0:00:48.0 real: 0:00:49.0
*** End of Placement (cpu=0:00:49.1, real=0:00:50.0, mem=1101.6M) ***
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:49, real = 0: 0:50, mem = 1053.5M **
INFO: Finished placeDesign in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setDrawView place
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.67559 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1115.38)
AAE DB initialization (MEM=1154.34 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	../library/celtic/slow.cdB
	../library/celtic/fast.cdB
 
Total number of fetched objects 56909
End delay calculation. (MEM=1417.81 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1320.44 CPU=0:00:09.4 REAL=0:00:10.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1305.5M)" ...
total jobs 6536
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.2 mem=1315.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.4 mem=1315.5M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=49468 (0 fixed + 49468 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=53040 #term=198498 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=73
stdCell: 49468 single + 0 double + 0 multi
Total standard cell length = 153.2518 (mm), area = 0.5655 (mm^2)
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 333156 sites (565499 um^2) / alloc_area 476037 sites (808025 um^2).
Pin Density = 0.4170.
            = total # of pins 198498 / total area 476037.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.102e-08 (6.92e-08 2.18e-08)
              Est.  stn bbox = 9.812e-08 (7.48e-08 2.33e-08)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1359.6M
Iteration  2: Total net bbox = 9.102e-08 (6.92e-08 2.18e-08)
              Est.  stn bbox = 9.812e-08 (7.48e-08 2.33e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1359.6M
Iteration  3: Total net bbox = 2.212e+03 (1.15e+03 1.06e+03)
              Est.  stn bbox = 3.046e+03 (1.58e+03 1.47e+03)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 1381.7M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 2.690e+06 (1.38e+06 1.31e+06)
              Est.  stn bbox = 4.109e+06 (2.12e+06 1.99e+06)
              cpu = 0:00:15.7 real = 0:00:16.0 mem = 1380.2M
Active setup views:
    av_func_mode_max
Iteration  5: Total net bbox = 3.288e+06 (1.93e+06 1.36e+06)
              Est.  stn bbox = 5.192e+06 (3.01e+06 2.18e+06)
              cpu = 0:00:14.5 real = 0:00:15.0 mem = 1380.2M
Active setup views:
    av_func_mode_max
Iteration  6: Total net bbox = 3.594e+06 (1.94e+06 1.65e+06)
              Est.  stn bbox = 5.553e+06 (3.01e+06 2.54e+06)
              cpu = 0:00:22.0 real = 0:00:22.0 mem = 1392.0M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration  7: Total net bbox = 3.854e+06 (2.08e+06 1.77e+06)
              Est.  stn bbox = 5.966e+06 (3.22e+06 2.75e+06)
              cpu = 0:00:09.5 real = 0:00:10.0 mem = 1420.5M
Iteration  8: Total net bbox = 3.861e+06 (2.08e+06 1.78e+06)
              Est.  stn bbox = 5.972e+06 (3.22e+06 2.75e+06)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 1420.5M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration  9: Total net bbox = 3.971e+06 (2.13e+06 1.84e+06)
              Est.  stn bbox = 6.097e+06 (3.27e+06 2.82e+06)
              cpu = 0:00:33.5 real = 0:00:33.0 mem = 1420.5M
Iteration 10: Total net bbox = 3.971e+06 (2.13e+06 1.84e+06)
              Est.  stn bbox = 6.097e+06 (3.27e+06 2.82e+06)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1420.5M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 11: Total net bbox = 3.942e+06 (2.11e+06 1.83e+06)
              Est.  stn bbox = 6.053e+06 (3.24e+06 2.81e+06)
              cpu = 0:00:22.6 real = 0:00:22.0 mem = 1415.5M
Iteration 12: Total net bbox = 3.942e+06 (2.11e+06 1.83e+06)
              Est.  stn bbox = 6.053e+06 (3.24e+06 2.81e+06)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1415.5M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 13: Total net bbox = 3.964e+06 (2.12e+06 1.85e+06)
              Est.  stn bbox = 6.037e+06 (3.23e+06 2.81e+06)
              cpu = 0:00:37.8 real = 0:00:38.0 mem = 1419.7M
Iteration 14: Total net bbox = 3.964e+06 (2.12e+06 1.85e+06)
              Est.  stn bbox = 6.037e+06 (3.23e+06 2.81e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1419.7M
*** cost = 3.964e+06 (2.12e+06 1.85e+06) (cpu for global=0:03:03) real=0:03:03***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:02:28 real: 0:02:27
Core Placement runtime cpu: 0:02:36 real: 0:02:35
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:52 mem=1419.7M) ***
Total net bbox length = 3.964e+06 (2.117e+06 1.847e+06) (ext = 3.667e+04)
Density distribution unevenness ratio = 8.373%
Move report: Detail placement moves 49468 insts, mean move: 3.73 um, max move: 49.97 um
	Max move on inst (U57310): (367.65, 766.28) --> (350.06, 733.90)
	Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 1419.7MB
Summary Report:
Instances move: 49468 (out of 49468 movable)
Instances flipped: 0
Mean displacement: 3.73 um
Max displacement: 49.97 um (Instance: U57310) (367.654, 766.278) -> (350.06, 733.9)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
Total net bbox length = 3.891e+06 (2.049e+06 1.843e+06) (ext = 3.668e+04)
Runtime: CPU: 0:00:15.8 REAL: 0:00:16.0 MEM: 1419.7MB
*** Finished refinePlace (0:05:08 mem=1419.7M) ***
*** End of Placement (cpu=0:03:31, real=0:03:31, mem=1419.7M) ***
default core: bins with density >  0.75 = 41.9 % ( 262 / 625 )
Density distribution unevenness ratio = 8.350%
*** Free Virtual Timing Model ...(mem=1419.7M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=52989  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 52989 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52989 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.37% H + 0.73% V. EstWL: 5.767142e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    4432( 6.36%)     371( 0.53%)       5( 0.01%)       0( 0.00%)   ( 6.90%) 
[NR-eGR] Layer3    1912( 2.73%)     129( 0.18%)       0( 0.00%)       0( 0.00%)   ( 2.92%) 
[NR-eGR] Layer4    1794( 2.57%)      57( 0.08%)       0( 0.00%)       0( 0.00%)   ( 2.66%) 
[NR-eGR] Layer5     630( 0.90%)      13( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.92%) 
[NR-eGR] Layer6    1066( 1.53%)      20( 0.03%)       0( 0.00%)       0( 0.00%)   ( 1.56%) 
[NR-eGR] Layer7    1248( 1.78%)     158( 0.23%)      17( 0.02%)       2( 0.00%)   ( 2.04%) 
[NR-eGR] Layer8     237( 0.34%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.34%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total    11319( 2.32%)     748( 0.15%)      22( 0.00%)       2( 0.00%)   ( 2.47%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.70% H + 0.65% V
[NR-eGR] Overflow after earlyGlobalRoute 0.93% H + 0.79% V
Local HotSpot Analysis: normalized max congestion hotspot area = 2.10, normalized total congestion hotspot area = 6.56 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 198374
[NR-eGR] Layer2(METAL2)(V) length: 8.237502e+05um, number of vias: 272534
[NR-eGR] Layer3(METAL3)(H) length: 1.092928e+06um, number of vias: 68685
[NR-eGR] Layer4(METAL4)(V) length: 9.355787e+05um, number of vias: 48657
[NR-eGR] Layer5(METAL5)(H) length: 9.660566e+05um, number of vias: 31660
[NR-eGR] Layer6(METAL6)(V) length: 9.179308e+05um, number of vias: 18681
[NR-eGR] Layer7(METAL7)(H) length: 8.547430e+05um, number of vias: 6690
[NR-eGR] Layer8(METAL8)(V) length: 3.116795e+05um, number of vias: 0
[NR-eGR] Total length: 5.902667e+06um, number of vias: 645281
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.770317e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.1, real=0:00:03.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 3:48, real = 0: 3:48, mem = 1362.8M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:05:13 mem=1362.8M) ***
Density distribution unevenness ratio = 8.350%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1373.6MB
Summary Report:
Instances move: 0 (out of 49468 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1373.6MB
*** Finished refinePlace (0:05:14 mem=1373.6M) ***
Density distribution unevenness ratio = 8.350%
<CMD> uiSetTool move
<CMD> selectInst U58291
<CMD> setObjFPlanBox Instance U58291 730.163 324.31 732.463 328.0
<CMD> setObjFPlanBox Instance U58291 729.3645 324.2675 731.6645 327.9575
<CMD> undo
<CMD> undo
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1362.8M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=52989  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 52989 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52989 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.37% H + 0.73% V. EstWL: 5.767142e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    4432( 6.36%)     371( 0.53%)       5( 0.01%)       0( 0.00%)   ( 6.90%) 
[NR-eGR] Layer3    1912( 2.73%)     129( 0.18%)       0( 0.00%)       0( 0.00%)   ( 2.92%) 
[NR-eGR] Layer4    1794( 2.57%)      57( 0.08%)       0( 0.00%)       0( 0.00%)   ( 2.66%) 
[NR-eGR] Layer5     630( 0.90%)      13( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.92%) 
[NR-eGR] Layer6    1066( 1.53%)      20( 0.03%)       0( 0.00%)       0( 0.00%)   ( 1.56%) 
[NR-eGR] Layer7    1248( 1.78%)     158( 0.23%)      17( 0.02%)       2( 0.00%)   ( 2.04%) 
[NR-eGR] Layer8     237( 0.34%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.34%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total    11319( 2.32%)     748( 0.15%)      22( 0.00%)       2( 0.00%)   ( 2.47%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.70% H + 0.65% V
[NR-eGR] Overflow after earlyGlobalRoute 0.93% H + 0.79% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 198374
[NR-eGR] Layer2(METAL2)(V) length: 8.237502e+05um, number of vias: 272534
[NR-eGR] Layer3(METAL3)(H) length: 1.092928e+06um, number of vias: 68685
[NR-eGR] Layer4(METAL4)(V) length: 9.355787e+05um, number of vias: 48657
[NR-eGR] Layer5(METAL5)(H) length: 9.660566e+05um, number of vias: 31660
[NR-eGR] Layer6(METAL6)(V) length: 9.179308e+05um, number of vias: 18681
[NR-eGR] Layer7(METAL7)(H) length: 8.547430e+05um, number of vias: 6690
[NR-eGR] Layer8(METAL8)(V) length: 3.116795e+05um, number of vias: 0
[NR-eGR] Total length: 5.902667e+06um, number of vias: 645281
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.770317e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1378.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.14 seconds
Extraction called for design 'CONV' of instances=49468 and nets=53074 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1370.238M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1416.08)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 56909
End delay calculation. (MEM=1484.19 CPU=0:00:09.6 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1484.19 CPU=0:00:10.1 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:05:36 mem=1484.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -13.538 | -13.538 | -1.750  |
|           TNS (ns):|-12678.6 |-12422.1 |-256.554 |
|    Violating Paths:|  3472   |  3095   |   377   |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   2155 (2155)    |   -0.533   |   2155 (2155)    |
|   max_tran     |   1841 (36351)   |  -11.554   |   1841 (36351)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.985%
Routing Overflow: 0.93% H and 0.79% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 22.48 sec
Total Real time: 23.0 sec
Total Memory Usage: 1414.890625 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1112.5M, totSessionCpu=0:05:45 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1430.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.538 |
|           TNS (ns):|-12678.6 |
|    Violating Paths:|  3472   |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   2155 (2155)    |   -0.533   |   2155 (2155)    |
|   max_tran     |   1841 (36351)   |  -11.554   |   1841 (36351)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.985%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1118.6M, totSessionCpu=0:05:50 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1430.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1430.9M) ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.0)
Removed 1 instance
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[0] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1515.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=52989  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 52989 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52989 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.88% H + 2.36% V. EstWL: 5.892967e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    4905( 7.04%)     538( 0.77%)      16( 0.02%)       0( 0.00%)   ( 7.83%) 
[NR-eGR] Layer3    2369( 3.39%)     205( 0.29%)       8( 0.01%)       1( 0.00%)   ( 3.69%) 
[NR-eGR] Layer4    2290( 3.29%)      88( 0.13%)       0( 0.00%)       0( 0.00%)   ( 3.41%) 
[NR-eGR] Layer5     745( 1.06%)      12( 0.02%)       0( 0.00%)       0( 0.00%)   ( 1.08%) 
[NR-eGR] Layer6    1519( 2.18%)      25( 0.04%)       0( 0.00%)       0( 0.00%)   ( 2.22%) 
[NR-eGR] Layer7    1482( 2.12%)     196( 0.28%)      14( 0.02%)       2( 0.00%)   ( 2.42%) 
[NR-eGR] Layer8     317( 0.45%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.45%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total    13627( 2.79%)    1064( 0.22%)      38( 0.01%)       3( 0.00%)   ( 3.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.96% H + 1.48% V
[NR-eGR] Overflow after earlyGlobalRoute 1.26% H + 1.90% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 198374
[NR-eGR] Layer2(METAL2)(V) length: 8.341798e+05um, number of vias: 272500
[NR-eGR] Layer3(METAL3)(H) length: 1.118771e+06um, number of vias: 68861
[NR-eGR] Layer4(METAL4)(V) length: 9.401492e+05um, number of vias: 48930
[NR-eGR] Layer5(METAL5)(H) length: 1.002488e+06um, number of vias: 31643
[NR-eGR] Layer6(METAL6)(V) length: 9.225666e+05um, number of vias: 18656
[NR-eGR] Layer7(METAL7)(H) length: 8.951737e+05um, number of vias: 6705
[NR-eGR] Layer8(METAL8)(V) length: 3.138431e+05um, number of vias: 0
[NR-eGR] Total length: 6.027171e+06um, number of vias: 645669
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.079998e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1499.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.61 seconds
Extraction called for design 'CONV' of instances=49467 and nets=53074 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1486.117M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1526.69)
Total number of fetched objects 56908
End delay calculation. (MEM=1578.53 CPU=0:00:07.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1578.53 CPU=0:00:08.4 REAL=0:00:08.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    69.98%|        -| -13.802|-13678.927|   0:00:00.0| 1654.0M|
|    69.98%|        -| -13.802|-13678.927|   0:00:00.0| 1654.0M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1654.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2537| 45633|   -12.02|  2671|  2671|    -0.64|     0|     0|     0|     0|   -13.80|-13678.93|       0|       0|       0|  69.98|          |         |
|     3|     6|    -0.27|     9|     9|    -0.00|     0|     0|     0|     0|    -4.11| -2992.21|     676|      31|    2617|  72.23|   0:01:23|  1698.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.11| -2992.21|       4|       0|       8|  72.24| 0:00:01.0|  1698.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:01:25 real=0:01:25 mem=1698.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:08, real = 0:02:08, mem = 1229.9M, totSessionCpu=0:07:53 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -4.107  TNS Slack -2992.207 
+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -4.107|-2992.207|    72.24%|   0:00:01.0| 1704.8M|av_func_mode_max|  default| l0temp4_reg_26_/D        |
|  -3.647| -750.464|    73.30%|   0:01:08.0| 1844.6M|av_func_mode_max|  default| l0temp1_reg_29_/D        |
|  -3.217| -594.596|    73.68%|   0:00:33.0| 1835.3M|av_func_mode_max|  default| l0temp1_reg_29_/D        |
|  -3.217| -594.596|    73.68%|   0:00:01.0| 1835.3M|av_func_mode_max|  default| l0temp1_reg_29_/D        |
|  -1.893| -292.569|    75.35%|   0:01:21.0| 1839.3M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.831| -230.673|    75.55%|   0:01:05.0| 1990.2M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.487| -173.860|    75.76%|   0:00:29.0| 1837.4M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.487| -173.860|    75.76%|   0:00:01.0| 1837.4M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.245| -108.503|    76.18%|   0:00:38.0| 1837.4M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.250|  -89.848|    76.25%|   0:01:04.0| 1875.6M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.127|  -70.091|    76.43%|   0:00:22.0| 1875.6M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.127|  -70.091|    76.43%|   0:00:01.0| 1875.6M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.115|  -62.236|    76.70%|   0:00:15.0| 1875.6M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -1.031|  -55.243|    76.72%|   0:00:56.0| 1951.9M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.977|  -53.777|    76.91%|   0:00:17.0| 1951.9M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.977|  -53.777|    76.91%|   0:00:01.0| 1951.9M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.907|  -50.378|    77.13%|   0:00:10.0| 1951.9M|av_func_mode_max|  default| l0temp2_reg_30_/D        |
|  -0.907|  -49.810|    77.20%|   0:00:28.0| 1946.9M|av_func_mode_max|  default| l0temp2_reg_30_/D        |
+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:08:50 real=0:08:51 mem=1946.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:08:50 real=0:08:51 mem=1946.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.907  TNS Slack -49.810 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.907
*** Check timing (0:00:00.1)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.907  TNS Slack -49.810 Density 77.20
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    77.20%|        -|  -0.907| -49.810|   0:00:00.0| 1821.3M|
|    77.20%|        0|  -0.907| -49.810|   0:00:03.0| 1821.3M|
|    77.20%|        0|  -0.907| -49.810|   0:00:00.0| 1821.3M|
|    76.88%|      186|  -9.205|-2266.981|   0:00:06.0| 1821.3M|
|    76.88%|        5|  -9.205|-2266.981|   0:00:00.0| 1821.3M|
|    75.81%|     3521|  -9.161|-2275.164|   0:00:28.0| 1821.3M|
|    75.77%|      155|  -9.161|-2275.115|   0:00:03.0| 1821.3M|
|    75.76%|       10|  -9.161|-2275.115|   0:00:00.0| 1821.3M|
|    75.76%|        0|  -9.161|-2275.115|   0:00:01.0| 1821.3M|
|    75.76%|        0|  -9.161|-2275.115|   0:00:00.0| 1821.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -9.161  TNS Slack -2275.115 Density 75.76
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:43.8) (real = 0:00:44.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:44, real=0:00:44, mem=1687.72M, totSessionCpu=0:17:35).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0352
real setup target slack: 0.0352
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1687.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55016  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55012 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55012 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.35% V. EstWL: 5.437440e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    3586( 5.15%)      19( 0.03%)       2( 0.00%)   ( 5.18%) 
[NR-eGR] Layer3    1269( 1.81%)       1( 0.00%)       0( 0.00%)   ( 1.82%) 
[NR-eGR] Layer4    1267( 1.82%)       0( 0.00%)       0( 0.00%)   ( 1.82%) 
[NR-eGR] Layer5     348( 0.50%)       0( 0.00%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer6     573( 0.82%)       0( 0.00%)       0( 0.00%)   ( 0.82%) 
[NR-eGR] Layer7     853( 1.22%)       7( 0.01%)       0( 0.00%)   ( 1.23%) 
[NR-eGR] Layer8     133( 0.19%)       0( 0.00%)       0( 0.00%)   ( 0.19%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     8029( 1.64%)      27( 0.01%)       2( 0.00%)   ( 1.65%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.27% H + 0.38% V
[NR-eGR] Overflow after earlyGlobalRoute 0.36% H + 0.48% V
[NR-eGR] End Peak syMemory usage = 1738.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.78 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          1.31 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   534.48   475.60   623.04   564.16 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   209.76   623.20   298.32   711.76 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   682.08   741.28   829.68   829.84 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   180.24   770.80   268.80   859.36 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
*** Starting refinePlace (0:17:38 mem=1738.5M) ***
Density distribution unevenness ratio = 7.254%
incr SKP is on..., with optDC mode
total jobs 6536
multi thread init TemplateIndex for each ta. thread num 1
(cpu=0:00:00.8 mem=1738.5M) ***
total jobs 0 -> 5624
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1738.5M) ***
Density distribution unevenness ratio = 6.485%
Move report: Timing Driven Placement moves 51387 insts, mean move: 33.83 um, max move: 862.09 um
	Max move on inst (U63085): (717.14, 158.26) --> (382.72, 685.93)
	Runtime: CPU: 0:08:01 REAL: 0:08:01 MEM: 1900.4MB
Density distribution unevenness ratio = 6.321%
Move report: Detail placement moves 26286 insts, mean move: 2.92 um, max move: 49.22 um
	Max move on inst (FE_OFC3972_DP_OP_18677J1_122_5468_n1033): (861.12, 161.95) --> (910.34, 161.95)
	Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 1900.4MB
Summary Report:
Instances move: 51391 (out of 51446 movable)
Instances flipped: 20
Mean displacement: 33.85 um
Max displacement: 862.09 um (Instance: U63085) (717.14, 158.26) -> (382.72, 685.93)
	Length: 12 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI222X4
Runtime: CPU: 0:08:09 REAL: 0:08:09 MEM: 1900.4MB
*** Finished refinePlace (0:25:48 mem=1900.4M) ***
Density distribution unevenness ratio = 6.286%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55016  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55016 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55016 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.49% V. EstWL: 5.332644e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2305( 3.31%)     159( 0.23%)       6( 0.01%)   ( 3.54%) 
[NR-eGR] Layer3     695( 0.99%)      24( 0.03%)       0( 0.00%)   ( 1.03%) 
[NR-eGR] Layer4     696( 1.00%)      17( 0.02%)       0( 0.00%)   ( 1.02%) 
[NR-eGR] Layer5     146( 0.21%)       2( 0.00%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] Layer6     284( 0.41%)       7( 0.01%)       0( 0.00%)   ( 0.42%) 
[NR-eGR] Layer7     577( 0.82%)      67( 0.10%)       4( 0.01%)   ( 0.93%) 
[NR-eGR] Layer8      82( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     4785( 0.98%)     276( 0.06%)      10( 0.00%)   ( 1.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.19% V
[NR-eGR] Overflow after earlyGlobalRoute 0.21% H + 0.25% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
Start repairing congestion with area based rollback level
Iteration  8: Total net bbox = 3.609e+06 (1.92e+06 1.69e+06)
              Est.  stn bbox = 5.445e+06 (2.89e+06 2.55e+06)
              cpu = 0:00:09.4 real = 0:00:09.0 mem = 1716.2M
Iteration  9: Total net bbox = 3.606e+06 (1.92e+06 1.69e+06)
              Est.  stn bbox = 5.442e+06 (2.89e+06 2.55e+06)
              cpu = 0:00:26.6 real = 0:00:26.0 mem = 1719.4M
Iteration 10: Total net bbox = 3.566e+06 (1.90e+06 1.67e+06)
              Est.  stn bbox = 5.359e+06 (2.85e+06 2.51e+06)
              cpu = 0:00:11.3 real = 0:00:12.0 mem = 1722.6M
Iteration 11: Total net bbox = 3.618e+06 (1.92e+06 1.69e+06)
              Est.  stn bbox = 5.410e+06 (2.87e+06 2.54e+06)
              cpu = 0:00:04.9 real = 0:00:04.0 mem = 1726.0M
*** Starting refinePlace (0:26:47 mem=1726.0M) ***
Total net bbox length = 3.692e+06 (1.974e+06 1.719e+06) (ext = 3.499e+04)
Density distribution unevenness ratio = 5.422%
Move report: Detail placement moves 51446 insts, mean move: 2.05 um, max move: 49.11 um
	Max move on inst (U48534): (195.78, 232.13) --> (146.74, 232.06)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 1726.0MB
Summary Report:
Instances move: 51446 (out of 51446 movable)
Instances flipped: 0
Mean displacement: 2.05 um
Max displacement: 49.11 um (Instance: U48534) (195.78, 232.13) -> (146.74, 232.06)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
Total net bbox length = 3.648e+06 (1.919e+06 1.729e+06) (ext = 3.490e+04)
Runtime: CPU: 0:00:08.5 REAL: 0:00:08.0 MEM: 1726.0MB
*** Finished refinePlace (0:26:56 mem=1726.0M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55016  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55016 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55016 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.150476e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2530( 3.63%)     147( 0.21%)       2( 0.00%)       0( 0.00%)   ( 3.84%) 
[NR-eGR] Layer3     891( 1.27%)      52( 0.07%)       1( 0.00%)       0( 0.00%)   ( 1.35%) 
[NR-eGR] Layer4     697( 1.00%)      13( 0.02%)       0( 0.00%)       0( 0.00%)   ( 1.02%) 
[NR-eGR] Layer5     151( 0.22%)       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.22%) 
[NR-eGR] Layer6     370( 0.53%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.53%) 
[NR-eGR] Layer7     562( 0.80%)      70( 0.10%)       8( 0.01%)       1( 0.00%)   ( 0.92%) 
[NR-eGR] Layer8     112( 0.16%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     5313( 1.09%)     285( 0.06%)      11( 0.00%)       1( 0.00%)   ( 1.15%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.20% H + 0.15% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202380
[NR-eGR] Layer2(METAL2)(V) length: 7.220581e+05um, number of vias: 274738
[NR-eGR] Layer3(METAL3)(H) length: 1.014298e+06um, number of vias: 64419
[NR-eGR] Layer4(METAL4)(V) length: 8.383450e+05um, number of vias: 44790
[NR-eGR] Layer5(METAL5)(H) length: 8.602329e+05um, number of vias: 28177
[NR-eGR] Layer6(METAL6)(V) length: 8.188888e+05um, number of vias: 16039
[NR-eGR] Layer7(METAL7)(H) length: 7.381943e+05um, number of vias: 6012
[NR-eGR] Layer8(METAL8)(V) length: 2.844787e+05um, number of vias: 0
[NR-eGR] Total length: 5.276496e+06um, number of vias: 636555
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.911347e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:01:11, real=0:01:10)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1653.5M)
Extraction called for design 'CONV' of instances=51446 and nets=55053 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1653.465M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:17, real = 0:21:19, mem = 1249.1M, totSessionCpu=0:27:02 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1668.68)
Total number of fetched objects 58887
End delay calculation. (MEM=1700.77 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1700.77 CPU=0:00:08.5 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -9.214
*** Check timing (0:00:11.6)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -9.214 TNS Slack -2111.755 Density 75.76
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+---------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -9.214|   -9.214|-2096.584|-2111.755|    75.76%|   0:00:00.0| 1809.1M|av_func_mode_max|  reg2reg| iaddr_reg_4_/D           |
|  -2.704|   -2.704|-2081.508|-2088.831|    75.76%|   0:00:00.0| 1809.1M|av_func_mode_max|  reg2reg| iaddr_reg_11_/D          |
|  -1.911|   -1.911|-2071.385|-2077.784|    75.76%|   0:00:00.0| 1809.1M|av_func_mode_max|  reg2reg| cwr_reg/D                |
|  -1.752|   -1.752|-2069.475|-2074.771|    75.77%|   0:00:00.0| 1809.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.682|   -1.682|-2069.404|-2074.700|    75.77%|   0:00:01.0| 1809.1M|av_func_mode_max|  reg2reg| csel_reg_1_/D            |
|  -1.645|   -1.645|-2066.584|-2069.827|    75.77%|   0:00:01.0| 1847.2M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.538|   -1.538|-2056.916|-2060.159|    75.79%|   0:00:02.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.467|   -1.467|-2043.684|-2046.927|    75.79%|   0:00:01.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.438|   -1.438|-2038.198|-2041.441|    75.79%|   0:00:00.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.403|   -1.403|-2052.495|-2055.738|    75.79%|   0:00:01.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -1.403|   -1.403|-2050.813|-2054.056|    75.80%|   0:00:00.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -1.357|   -1.357|-2049.709|-2052.952|    75.80%|   0:00:00.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.334|   -1.334|-2049.367|-2052.610|    75.80%|   0:00:01.0| 2020.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -1.316|   -1.316|-1725.233|-1728.475|    75.80%|   0:00:01.0| 2022.4M|av_func_mode_max|  reg2reg| l0temp1_reg_30_/D        |
|  -1.268|   -1.268|-1730.308|-1733.551|    75.81%|   0:00:01.0| 2022.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.252|   -1.252|-1726.970|-1729.128|    75.81%|   0:00:00.0| 2022.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.246|   -1.246|-1290.975|-1293.134|    75.82%|   0:00:01.0| 2022.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -1.212|   -1.212|-1290.486|-1292.645|    75.82%|   0:00:01.0| 2022.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.163|   -1.163|-1288.072|-1289.141|    75.82%|   0:00:00.0| 2022.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.090|   -1.090|-1267.557|-1268.626|    75.84%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -1.056|   -1.069|-1037.714|-1038.784|    75.85%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.016|   -1.069| -899.615| -900.684|    75.85%|   0:00:02.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -1.002|   -1.069| -789.883| -790.952|    75.86%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.981|   -1.069| -672.607| -673.676|    75.87%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.957|   -1.069| -671.535| -672.604|    75.88%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.947|   -1.069|  -81.859|  -82.928|    75.89%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.928|   -1.069|  -81.419|  -82.489|    75.89%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.903|   -1.069|  -80.374|  -81.443|    75.90%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.886|   -1.069|  -79.304|  -80.373|    75.91%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.860|   -1.069|  -78.709|  -79.779|    75.92%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.850|   -1.069|  -76.182|  -77.252|    75.94%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.830|   -1.069|  -75.571|  -76.640|    75.94%|   0:00:00.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.822|   -1.069|  -74.962|  -76.031|    75.94%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.810|   -1.069|  -74.604|  -75.673|    75.95%|   0:00:00.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.800|   -1.069|  -73.468|  -74.537|    75.95%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.789|   -1.069|  -73.134|  -74.203|    75.95%|   0:00:00.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.775|   -1.069|  -71.570|  -72.639|    75.96%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.764|   -1.069|  -71.072|  -72.142|    75.97%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.754|   -1.069|  -69.397|  -70.466|    75.97%|   0:00:00.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.742|   -1.069|  -68.615|  -69.684|    75.98%|   0:00:01.0| 2136.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.731|   -1.069|  -68.095|  -69.164|    75.98%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.720|   -1.069|  -67.379|  -68.448|    75.99%|   0:00:00.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.708|   -1.069|  -66.937|  -68.006|    75.99%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.700|   -1.069|  -66.658|  -67.727|    76.00%|   0:00:00.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.691|   -1.069|  -66.285|  -67.354|    76.00%|   0:00:02.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.676|   -1.069|  -63.840|  -64.909|    76.01%|   0:00:00.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.666|   -1.069|  -62.477|  -63.546|    76.02%|   0:00:02.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.656|   -1.069|  -61.794|  -62.864|    76.02%|   0:00:00.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.646|   -1.069|  -61.498|  -62.568|    76.03%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.634|   -1.069|  -60.121|  -61.190|    76.04%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.621|   -1.069|  -59.763|  -60.832|    76.05%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.611|   -1.069|  -59.288|  -60.357|    76.05%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.602|   -1.069|  -57.629|  -58.698|    76.06%|   0:00:01.0| 2133.0M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.591|   -1.069|  -57.555|  -58.625|    76.07%|   0:00:00.0| 2131.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.582|   -1.069|  -55.341|  -56.410|    76.08%|   0:00:02.0| 2131.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.574|   -1.069|  -54.821|  -55.890|    76.09%|   0:00:00.0| 2131.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.565|   -1.069|  -54.494|  -55.564|    76.09%|   0:00:01.0| 2131.0M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.554|   -1.069|  -53.556|  -54.625|    76.06%|   0:00:33.0| 3260.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.554|   -1.069|  -44.488|  -45.557|    76.06%|   0:05:00.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.546|   -1.069|  -44.257|  -45.326|    76.06%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.536|   -1.069|  -43.239|  -44.308|    76.07%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.525|   -1.069|  -42.399|  -43.468|    76.09%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.517|   -1.069|  -42.149|  -43.218|    76.09%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.503|   -1.069|  -41.522|  -42.591|    76.10%|   0:00:00.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.495|   -1.069|  -40.947|  -42.016|    76.11%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.486|   -1.069|  -40.350|  -41.420|    76.12%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.480|   -1.069|  -39.742|  -40.812|    76.12%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.481|   -1.069|  -38.290|  -39.360|    76.13%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.470|   -1.069|  -38.088|  -39.158|    76.14%|   0:00:00.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.458|   -1.069|  -37.684|  -38.753|    76.15%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.448|   -1.069|  -37.530|  -38.600|    76.15%|   0:00:00.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.439|   -1.069|  -36.707|  -37.776|    76.16%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.434|   -1.069|  -35.769|  -36.838|    76.18%|   0:00:02.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.424|   -1.069|  -34.581|  -35.651|    76.19%|   0:00:00.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.415|   -1.069|  -33.418|  -34.487|    76.20%|   0:00:02.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.406|   -1.069|  -33.049|  -34.118|    76.21%|   0:00:01.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.398|   -1.069|  -31.884|  -32.953|    76.22%|   0:00:02.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.389|   -1.069|  -31.105|  -32.175|    76.23%|   0:00:00.0| 3793.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.382|   -1.069|  -29.591|  -30.660|    76.24%|   0:00:52.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.373|   -1.069|  -29.060|  -30.129|    76.26%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.366|   -1.069|  -25.194|  -26.263|    76.30%|   0:00:04.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.357|   -1.069|  -24.897|  -25.967|    76.32%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.348|   -1.069|  -24.213|  -25.282|    76.34%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.339|   -1.069|  -23.436|  -24.505|    76.35%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.335|   -1.069|  -23.191|  -24.261|    76.37%|   0:00:02.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.329|   -1.069|  -22.910|  -23.979|    76.39%|   0:00:02.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.325|   -1.069|  -21.838|  -22.907|    76.41%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.319|   -1.069|  -20.710|  -21.779|    76.42%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.310|   -1.069|  -18.320|  -19.390|    76.44%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.303|   -1.069|  -17.766|  -18.836|    76.46%|   0:00:02.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.296|   -1.069|  -17.146|  -18.215|    76.48%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.287|   -1.069|  -17.003|  -18.073|    76.50%|   0:00:02.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.282|   -1.069|  -16.736|  -17.805|    76.51%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.278|   -1.069|  -16.373|  -17.442|    76.52%|   0:00:01.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.278|   -1.069|  -16.014|  -17.083|    76.53%|   0:00:04.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.275|   -1.069|  -15.853|  -16.923|    76.54%|   0:00:05.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.275|   -1.069|  -13.307|  -14.377|    76.57%|   0:00:06.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.275|   -1.069|  -13.261|  -14.331|    76.57%|   0:00:05.0| 3625.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.275|   -1.069|  -11.940|  -13.009|    76.58%|   0:00:06.0| 3568.5M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.267|   -1.069|  -11.838|  -12.908|    76.58%|   0:00:05.0| 3568.5M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.259|   -1.069|  -11.360|  -12.429|    76.60%|   0:00:01.0| 3568.5M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.251|   -1.069|  -11.052|  -12.121|    76.62%|   0:00:01.0| 3568.5M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.248|   -1.069|  -10.491|  -11.561|    76.64%|   0:00:02.0| 3568.5M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.241|   -1.069|  -10.398|  -11.468|    76.63%|   0:02:40.0| 3479.3M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.236|   -1.069|   -9.760|  -10.829|    76.64%|   0:00:02.0| 3479.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.227|   -1.069|   -9.465|  -10.534|    76.65%|   0:00:01.0| 3479.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.221|   -1.069|   -8.590|   -9.660|    76.66%|   0:00:07.0| 3383.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.214|   -1.069|   -8.582|   -9.652|    76.69%|   0:00:03.0| 3383.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.208|   -1.069|   -8.223|   -9.292|    76.71%|   0:00:02.0| 3383.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.199|   -1.069|   -7.417|   -8.486|    76.72%|   0:00:02.0| 3383.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.192|   -1.069|   -6.244|   -7.313|    76.72%|   0:01:26.0| 3363.7M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.185|   -1.069|   -6.050|   -7.120|    76.74%|   0:00:01.0| 3363.7M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.181|   -1.069|   -5.833|   -6.903|    76.75%|   0:00:03.0| 3363.7M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.170|   -1.069|   -5.609|   -6.678|    76.77%|   0:00:54.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.162|   -1.069|   -5.044|   -6.114|    76.79%|   0:00:02.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.158|   -1.069|   -4.629|   -5.698|    76.81%|   0:00:02.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.157|   -1.069|   -4.505|   -5.574|    76.81%|   0:00:09.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.156|   -1.069|   -4.415|   -5.484|    76.83%|   0:00:03.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.151|   -1.069|   -4.391|   -5.461|    76.86%|   0:00:01.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.148|   -1.069|   -4.093|   -5.163|    76.87%|   0:00:01.0| 3251.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.144|   -1.069|   -4.035|   -5.104|    76.88%|   0:00:50.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.135|   -1.069|   -3.723|   -4.792|    76.90%|   0:00:18.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.132|   -1.069|   -3.352|   -4.422|    76.91%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.130|   -1.069|   -3.098|   -4.167|    76.92%|   0:00:07.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.125|   -1.069|   -2.383|   -3.452|    76.94%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.119|   -1.069|   -2.113|   -3.182|    76.97%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.117|   -1.069|   -2.028|   -3.097|    76.98%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.116|   -1.069|   -1.894|   -2.964|    76.99%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.108|   -1.069|   -1.838|   -2.908|    76.99%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.103|   -1.069|   -1.225|   -2.295|    77.00%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.095|   -1.069|   -1.153|   -2.223|    77.02%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.095|   -1.069|   -1.076|   -2.145|    77.03%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.100|   -1.069|   -1.022|   -2.091|    77.03%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.087|   -1.069|   -0.990|   -2.059|    77.03%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.080|   -1.069|   -0.821|   -1.890|    77.06%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.078|   -1.069|   -0.660|   -1.730|    77.08%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.072|   -1.069|   -0.568|   -1.637|    77.08%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.071|   -1.069|   -0.484|   -1.553|    77.10%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.064|   -1.069|   -0.445|   -1.514|    77.10%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.062|   -1.069|   -0.353|   -1.423|    77.13%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.061|   -1.069|   -0.331|   -1.400|    77.14%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.061|   -1.069|   -0.321|   -1.390|    77.14%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.055|   -1.069|   -0.303|   -1.372|    77.16%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.046|   -1.069|   -0.252|   -1.322|    77.18%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.043|   -1.069|   -0.231|   -1.301|    77.19%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.037|   -1.069|   -0.208|   -1.277|    77.21%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.033|   -1.069|   -0.189|   -1.258|    77.22%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.030|   -1.069|   -0.180|   -1.249|    77.22%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.026|   -1.069|   -0.154|   -1.223|    77.23%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp4_reg_29_/D        |
|  -0.021|   -1.069|   -0.058|   -1.127|    77.26%|   0:00:02.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.019|   -1.069|   -0.034|   -1.103|    77.30%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.013|   -1.069|   -0.027|   -1.096|    77.30%|   0:00:01.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.009|   -1.069|   -0.014|   -1.084|    77.31%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.006|   -1.069|   -0.007|   -1.076|    77.32%|   0:00:00.0| 3156.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|   0.000|   -1.069|    0.000|   -1.069|    77.33%|   0:00:01.0| 3156.1M|              NA|       NA| NA                       |
|   0.000|   -1.069|    0.000|   -1.069|    77.33%|   0:00:00.0| 3156.1M|av_func_mode_max|       NA| NA                       |
+--------+---------+---------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:15:46 real=0:15:45 mem=3156.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:46 real=0:15:45 mem=3156.1M) ***
** GigaOpt Optimizer WNS Slack -1.069 TNS Slack -1.069 Density 77.33
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.069  TNS Slack -1.069 Density 77.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    77.33%|        -|  -1.069|  -1.069|   0:00:00.0| 3156.1M|
|    77.08%|      233|  -1.069|  -1.069|   0:00:05.0| 3156.1M|
|    77.07%|        9|  -1.069|  -1.069|   0:00:01.0| 3156.1M|
|    75.51%|     3092|  -1.069|  -1.069|   0:00:28.0| 3156.1M|
|    75.47%|      127|  -1.069|  -1.070|   0:00:02.0| 3156.1M|
|    75.47%|        1|  -1.069|  -1.070|   0:00:01.0| 3156.1M|
|    75.47%|        0|  -1.069|  -1.070|   0:00:00.0| 3156.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.069  TNS Slack -1.070 Density 75.47
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:37.9) (real = 0:00:38.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2075.21M, totSessionCpu=0:43:49).
** GigaOpt Optimizer WNS Slack -1.069 TNS Slack -1.070 Density 75.47
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:16:25 real=0:16:24 mem=2075.2M) ***

End: GigaOpt Optimization in TNS mode
*** Starting refinePlace (0:43:51 mem=1936.9M) ***
Density distribution unevenness ratio = 5.262%
Density distribution unevenness ratio = 4.519%
Move report: Timing Driven Placement moves 6260 insts, mean move: 16.20 um, max move: 136.77 um
	Max move on inst (FE_OFC4652_n47686): (522.10, 553.09) --> (440.68, 497.74)
	Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 1947.5MB
Density distribution unevenness ratio = 4.519%
Move report: Detail placement moves 5396 insts, mean move: 1.14 um, max move: 13.82 um
	Max move on inst (FE_RC_209_0): (854.22, 147.19) --> (860.66, 139.81)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1947.5MB
Summary Report:
Instances move: 10063 (out of 51485 movable)
Instances flipped: 29
Mean displacement: 10.58 um
Max displacement: 136.77 um (Instance: FE_OFC4652_n47686) (522.1, 553.09) -> (440.68, 497.74)
	Length: 10 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX16
Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 1947.5MB
*** Finished refinePlace (0:43:57 mem=1947.5M) ***
Density distribution unevenness ratio = 4.499%
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55042  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55042 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55042 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.20% V. EstWL: 5.039160e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2377( 3.41%)     163( 0.23%)       4( 0.01%)   ( 3.65%) 
[NR-eGR] Layer3     885( 1.26%)      59( 0.08%)       3( 0.00%)   ( 1.35%) 
[NR-eGR] Layer4     852( 1.22%)      31( 0.04%)       0( 0.00%)   ( 1.27%) 
[NR-eGR] Layer5     221( 0.32%)       4( 0.01%)       0( 0.00%)   ( 0.32%) 
[NR-eGR] Layer6     413( 0.59%)      10( 0.01%)       0( 0.00%)   ( 0.61%) 
[NR-eGR] Layer7     582( 0.83%)      65( 0.09%)       3( 0.00%)   ( 0.93%) 
[NR-eGR] Layer8     123( 0.18%)       0( 0.00%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     5453( 1.12%)     332( 0.07%)      10( 0.00%)   ( 1.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.24% H + 0.33% V
[NR-eGR] Overflow after earlyGlobalRoute 0.30% H + 0.42% V
Local HotSpot Analysis: normalized max congestion hotspot area = 4.20, normalized total congestion hotspot area = 6.82 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202556
[NR-eGR] Layer2(METAL2)(V) length: 6.960266e+05um, number of vias: 275595
[NR-eGR] Layer3(METAL3)(H) length: 9.837427e+05um, number of vias: 65731
[NR-eGR] Layer4(METAL4)(V) length: 8.239246e+05um, number of vias: 45082
[NR-eGR] Layer5(METAL5)(H) length: 8.522519e+05um, number of vias: 27637
[NR-eGR] Layer6(METAL6)(V) length: 8.028463e+05um, number of vias: 15703
[NR-eGR] Layer7(METAL7)(H) length: 7.253604e+05um, number of vias: 5862
[NR-eGR] Layer8(METAL8)(V) length: 2.780925e+05um, number of vias: 0
[NR-eGR] Total length: 5.162245e+06um, number of vias: 638166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.979962e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.4, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1895.6M)
Extraction called for design 'CONV' of instances=51485 and nets=55079 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1895.629M)
**optDesign ... cpu = 0:38:16, real = 0:38:18, mem = 1253.7M, totSessionCpu=0:44:01 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1906.83)
Total number of fetched objects 58913
End delay calculation. (MEM=1932.92 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1932.92 CPU=0:00:08.9 REAL=0:00:09.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    63|   194|   -12.84|    73|    73|    -0.93|     0|     0|     0|     0|    -1.07|   -20.17|       0|       0|       0|  75.47|          |         |
|     1|     1|   -12.84|     1|     1|    -0.93|     0|     0|     0|     0|    -1.07|   -18.14|      57|       0|      34|  75.63| 0:00:02.0|  2046.3M|
|     1|     1|   -12.84|     1|     1|    -0.93|     0|     0|     0|     0|    -1.07|   -18.14|       0|       0|       0|  75.63| 0:00:00.0|  2046.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2046.3M) ***

*** Starting refinePlace (0:44:24 mem=2062.3M) ***
Total net bbox length = 3.605e+06 (1.901e+06 1.704e+06) (ext = 3.496e+04)
Density distribution unevenness ratio = 4.573%
Density distribution unevenness ratio = 4.573%
Move report: Detail placement moves 703 insts, mean move: 1.85 um, max move: 10.14 um
	Max move on inst (U51797): (43.24, 250.51) --> (46.00, 243.13)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2062.3MB
Summary Report:
Instances move: 703 (out of 51542 movable)
Instances flipped: 3355
Mean displacement: 1.85 um
Max displacement: 10.14 um (Instance: U51797) (43.24, 250.51) -> (46, 243.13)
	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI21XL
Total net bbox length = 3.605e+06 (1.901e+06 1.704e+06) (ext = 3.487e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2062.3MB
*** Finished refinePlace (0:44:25 mem=2062.3M) ***
*** maximum move = 10.14 um ***
*** Finished re-routing un-routed nets (2062.3M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=2062.3M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=1895.1M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.069  | -0.369  | -1.069  |
|           TNS (ns):| -18.144 | -17.074 | -1.069  |
|    Violating Paths:|   107   |   106   |    1    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.915   |      1 (1)       |
|   max_tran     |      1 (1)       |  -12.545   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.630%
Routing Overflow: 0.30% H and 0.42% V
------------------------------------------------------------
**optDesign ... cpu = 0:38:43, real = 0:38:44, mem = 1310.9M, totSessionCpu=0:44:28 **
*** Timing NOT met, worst failing slack is -1.069
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.069 TNS Slack -18.144 Density 75.63
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.369|   -1.069| -17.075|  -18.144|    75.63%|   0:00:00.0| 2026.6M|av_func_mode_max|  reg2reg| l0temp4_reg_29_/D        |
|  -0.305|   -1.069| -14.532|  -15.601|    75.63%|   0:00:01.0| 2026.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.285|   -1.069| -13.100|  -14.169|    75.63%|   0:00:00.0| 2026.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.241|   -1.069| -12.315|  -13.384|    75.64%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.204|   -1.069| -10.220|  -11.290|    75.65%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.186|   -1.069|  -9.723|  -10.792|    75.65%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.163|   -1.069|  -9.247|  -10.317|    75.65%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.163|   -1.069|  -5.766|   -6.835|    75.66%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.159|   -1.069|  -5.434|   -6.503|    75.66%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.139|   -1.069|  -5.355|   -6.424|    75.66%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.126|   -1.069|  -4.468|   -5.537|    75.67%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.104|   -1.069|  -4.304|   -5.373|    75.68%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| string1_reg_0__35_/D     |
|  -0.092|   -1.069|  -2.923|   -3.992|    75.69%|   0:00:02.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp4_reg_35_/D        |
|  -0.079|   -1.069|  -2.414|   -3.483|    75.70%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.065|   -1.069|  -1.382|   -2.451|    75.72%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.065|   -1.069|  -0.852|   -1.921|    75.72%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.047|   -1.069|  -0.825|   -1.895|    75.72%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.047|   -1.069|  -0.384|   -1.453|    75.74%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.047|   -1.069|  -0.373|   -1.443|    75.74%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.030|   -1.069|  -0.335|   -1.405|    75.74%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.026|   -1.069|  -0.168|   -1.237|    75.78%|   0:00:02.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.021|   -1.069|  -0.107|   -1.176|    75.79%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.021|   -1.069|  -0.084|   -1.153|    75.79%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.021|   -1.069|  -0.058|   -1.127|    75.79%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.010|   -1.069|  -0.027|   -1.096|    75.80%|   0:00:00.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.004|   -1.069|  -0.004|   -1.073|    75.81%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp4_reg_30_/D        |
|  -0.001|   -1.069|  -0.001|   -1.071|    75.82%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp4_reg_30_/D        |
|   0.015|   -1.069|   0.000|   -1.069|    75.83%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.018|   -1.069|   0.000|   -1.069|    75.84%|   0:00:02.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.020|   -1.069|   0.000|   -1.069|    75.85%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.032|   -1.069|   0.000|   -1.069|    75.86%|   0:00:01.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.033|   -1.069|   0.000|   -1.069|    75.87%|   0:00:02.0| 2141.1M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.036|   -1.069|   0.000|   -1.069|    75.87%|   0:00:00.0| 2064.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.036|   -1.069|   0.000|   -1.069|    75.87%|   0:00:00.0| 2064.8M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.6 real=0:00:26.0 mem=2064.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -1.069|   -1.069|  -1.069|   -1.069|    75.87%|   0:00:00.0| 2064.8M|av_func_mode_max|  default| csel[2]                  |
|   0.053|    0.036|   0.000|    0.000|    75.87%|   0:00:00.0| 2064.8M|              NA|       NA| NA                       |
|   0.053|    0.036|   0.000|    0.000|    75.87%|   0:00:00.0| 2064.8M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2064.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.8 real=0:00:26.0 mem=2064.8M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 75.87
*** Starting refinePlace (0:45:02 mem=2064.8M) ***
Total net bbox length = 3.607e+06 (1.902e+06 1.705e+06) (ext = 3.487e+04)
Density distribution unevenness ratio = 4.586%
Density distribution unevenness ratio = 4.586%
Move report: Detail placement moves 1312 insts, mean move: 1.07 um, max move: 11.04 um
	Max move on inst (FE_RC_439_0): (873.54, 110.29) --> (884.58, 110.29)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2064.8MB
Summary Report:
Instances move: 1312 (out of 51682 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 11.04 um (Instance: FE_RC_439_0) (873.54, 110.29) -> (884.58, 110.29)
	Length: 9 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI2BB1X4
Total net bbox length = 3.608e+06 (1.903e+06 1.705e+06) (ext = 3.487e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2064.8MB
*** Finished refinePlace (0:45:04 mem=2064.8M) ***
*** maximum move = 11.04 um ***
*** Finished re-routing un-routed nets (2064.8M) ***

*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2064.8M) ***
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 75.87
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:29.6 real=0:00:29.0 mem=2064.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.036
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.87
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.87%|        -|   0.000|   0.000|   0:00:00.0| 2019.1M|
|    75.87%|        0|   0.000|   0.000|   0:00:00.0| 2019.1M|
|    75.66%|      117|   0.000|   0.000|   0:00:05.0| 2019.1M|
|    75.65%|        4|   0.000|   0.000|   0:00:01.0| 2019.1M|
|    74.03%|     3246|  -0.001|  -0.001|   0:00:29.0| 2114.4M|
|    73.98%|      135|  -0.001|  -0.001|   0:00:04.0| 2114.4M|
|    73.98%|        4|  -0.001|  -0.001|   0:00:01.0| 2114.4M|
|    73.98%|        0|  -0.001|  -0.001|   0:00:00.0| 2114.4M|
|    73.98%|        0|  -0.001|  -0.001|   0:00:00.0| 2114.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 73.98
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:43.6) (real = 0:00:43.0) **
*** Starting refinePlace (0:45:49 mem=2114.4M) ***
Total net bbox length = 3.606e+06 (1.902e+06 1.704e+06) (ext = 3.488e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2114.4MB
Summary Report:
Instances move: 0 (out of 51558 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.606e+06 (1.902e+06 1.704e+06) (ext = 3.488e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2114.4MB
*** Finished refinePlace (0:45:50 mem=2114.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2114.4M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2114.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:45, real=0:00:45, mem=1885.51M, totSessionCpu=0:45:51).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55113  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55113 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55113 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 5.041736e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2322( 3.33%)     166( 0.24%)       2( 0.00%)   ( 3.57%) 
[NR-eGR] Layer3     935( 1.34%)      59( 0.08%)       2( 0.00%)   ( 1.42%) 
[NR-eGR] Layer4     862( 1.24%)      36( 0.05%)       0( 0.00%)   ( 1.29%) 
[NR-eGR] Layer5     210( 0.30%)       9( 0.01%)       0( 0.00%)   ( 0.31%) 
[NR-eGR] Layer6     424( 0.61%)       8( 0.01%)       0( 0.00%)   ( 0.62%) 
[NR-eGR] Layer7     585( 0.84%)      72( 0.10%)       6( 0.01%)   ( 0.95%) 
[NR-eGR] Layer8     128( 0.18%)       0( 0.00%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     5466( 1.12%)     350( 0.07%)      10( 0.00%)   ( 1.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.24% H + 0.31% V
[NR-eGR] Overflow after earlyGlobalRoute 0.31% H + 0.40% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202726
[NR-eGR] Layer2(METAL2)(V) length: 6.927219e+05um, number of vias: 275680
[NR-eGR] Layer3(METAL3)(H) length: 9.886954e+05um, number of vias: 65952
[NR-eGR] Layer4(METAL4)(V) length: 8.251998e+05um, number of vias: 45008
[NR-eGR] Layer5(METAL5)(H) length: 8.483433e+05um, number of vias: 27677
[NR-eGR] Layer6(METAL6)(V) length: 8.046413e+05um, number of vias: 15719
[NR-eGR] Layer7(METAL7)(H) length: 7.259677e+05um, number of vias: 6020
[NR-eGR] Layer8(METAL8)(V) length: 2.802227e+05um, number of vias: 0
[NR-eGR] Total length: 5.165792e+06um, number of vias: 638782
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.985940e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1858.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.34 seconds
Extraction called for design 'CONV' of instances=51558 and nets=55150 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1849.551M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          5.51 |          6.82 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 5.51, normalized total congestion hotspot area = 6.82 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   386.88   505.12   534.48   623.20 |        5.51   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   180.24   446.08   298.32   564.16 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   209.76   298.48   298.32   387.04 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   534.48   741.28   623.04   829.84 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1918.94)
Total number of fetched objects 58984
End delay calculation. (MEM=1887.8 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1887.8 CPU=0:00:08.5 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    51|   126|    -5.89|    60|    60|    -0.88|     0|     0|     0|     0|    -0.08|    -0.73|       0|       0|       0|  73.98|          |         |
|     2|     3|    -4.78|     2|     2|    -0.87|     0|     0|     0|     0|    -0.08|    -0.73|      51|       0|      12|  74.13| 0:00:01.0|  1998.4M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.08|    -0.73|       0|       2|       0|  74.13| 0:00:00.0|  1998.4M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.08|    -0.73|       0|       0|       0|  74.13| 0:00:00.0|  1998.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=1998.4M) ***

*** Starting refinePlace (0:46:17 mem=2014.5M) ***
Total net bbox length = 3.607e+06 (1.902e+06 1.705e+06) (ext = 3.486e+04)
Move report: Detail placement moves 24 insts, mean move: 4.22 um, max move: 9.67 um
	Max move on inst (U66289): (110.40, 235.75) --> (116.38, 232.06)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2014.5MB
Summary Report:
Instances move: 24 (out of 51611 movable)
Instances flipped: 0
Mean displacement: 4.22 um
Max displacement: 9.67 um (Instance: U66289) (110.4, 235.75) -> (116.38, 232.06)
	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: INVXL
Total net bbox length = 3.607e+06 (1.902e+06 1.705e+06) (ext = 3.485e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2014.5MB
*** Finished refinePlace (0:46:17 mem=2014.5M) ***
*** maximum move = 9.67 um ***
*** Finished re-routing un-routed nets (2014.5M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=2014.5M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.000 -> -0.084 (bump = 0.084)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.084 TNS Slack -0.727 Density 74.14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.084|   -0.084|  -0.727|   -0.727|    74.14%|   0:00:00.0| 2014.5M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.006|   -0.006|  -0.006|   -0.006|    74.17%|   0:00:26.0| 2111.8M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.1 real=0:00:26.0 mem=2111.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.2 real=0:00:26.0 mem=2111.8M) ***
** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.006 Density 74.17
*** Starting refinePlace (0:46:51 mem=2111.8M) ***
Total net bbox length = 3.607e+06 (1.902e+06 1.705e+06) (ext = 3.485e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2111.8MB
Summary Report:
Instances move: 0 (out of 51629 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.607e+06 (1.902e+06 1.705e+06) (ext = 3.485e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2111.8MB
*** Finished refinePlace (0:46:51 mem=2111.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2111.8M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2111.8M) ***
** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.006 Density 74.21
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:29.0 real=0:00:29.0 mem=2111.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.006 (bump = 0.006)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.520%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2092.8M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.006 Density 74.21
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.006|   -0.006|  -0.006|   -0.006|    74.21%|   0:00:00.0| 2111.8M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.006|   -0.006|  -0.006|   -0.006|    74.21%|   0:00:00.0| 2111.8M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2111.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2111.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2111.8M) ***

End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=51629 and nets=55221 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1834.652M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55184  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55184 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55184 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.17% V. EstWL: 5.042584e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2380( 3.41%)     170( 0.24%)       8( 0.01%)   ( 3.67%) 
[NR-eGR] Layer3     971( 1.39%)      63( 0.09%)       1( 0.00%)   ( 1.48%) 
[NR-eGR] Layer4     871( 1.25%)      25( 0.04%)       0( 0.00%)   ( 1.29%) 
[NR-eGR] Layer5     232( 0.33%)       6( 0.01%)       0( 0.00%)   ( 0.34%) 
[NR-eGR] Layer6     421( 0.60%)       9( 0.01%)       0( 0.00%)   ( 0.62%) 
[NR-eGR] Layer7     560( 0.80%)      68( 0.10%)       6( 0.01%)   ( 0.91%) 
[NR-eGR] Layer8     109( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     5544( 1.13%)     341( 0.07%)      15( 0.00%)   ( 1.21%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.25% H + 0.33% V
[NR-eGR] Overflow after earlyGlobalRoute 0.33% H + 0.43% V
[NR-eGR] End Peak syMemory usage = 1878.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.74 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.93 |          6.82 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 3.93, normalized total congestion hotspot area = 6.82 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   386.88   475.60   534.48   623.20 |        4.46   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   180.24   446.08   327.84   593.68 |        1.57   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   209.76   268.96   298.32   387.04 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   534.48   741.28   623.04   829.84 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1890.15)
Total number of fetched objects 59055
End delay calculation. (MEM=1897.91 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1897.91 CPU=0:00:08.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:47:15 mem=1897.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:41:30, real = 0:41:32, mem = 1348.8M, totSessionCpu=0:47:15 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.006  |  0.258  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.213%
Routing Overflow: 0.33% H and 0.43% V
------------------------------------------------------------
**optDesign ... cpu = 0:41:33, real = 0:41:35, mem = 1336.5M, totSessionCpu=0:47:19 **
*** Finished optDesign ***
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:47:24 mem=1787.5M) ***
Density distribution unevenness ratio = 4.817%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1787.5MB
Summary Report:
Instances move: 0 (out of 51629 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1787.5MB
*** Finished refinePlace (0:47:25 mem=1787.5M) ***
Density distribution unevenness ratio = 4.817%
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1

Ring generation is complete.
vias are now being generated.
addRing created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |        8       |       NA       |
|  VIA67 |       32       |        0       |
| METAL7 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 1 -spacing 0.24 -set_to_set_distance 40 -start_from left -start_offset 40 -stop_offset 40 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 1 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 42 wires.
ViaGen created 168 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |       42       |       NA       |
|  VIA67 |       168      |        0       |
+--------+----------------+----------------+
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1787.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:14.1  MEM: 373.4M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> saveDesign CONV_AfterVerifyGeo
#% Begin save design ... (date=06/22 16:25:30, mem=1916.5M)
% Begin Save netlist data ... (date=06/22 16:25:30, mem=1917.2M)
Writing Binary DB to CONV_AfterVerifyGeo.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 16:25:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1917.6M, current mem=1917.6M)
% Begin Save AAE data ... (date=06/22 16:25:30, mem=1917.6M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 16:25:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1917.7M, current mem=1917.7M)
% Begin Save clock tree data ... (date=06/22 16:25:31, mem=1918.0M)
% End Save clock tree data ... (date=06/22 16:25:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1918.0M, current mem=1918.0M)
Saving preference file CONV_AfterVerifyGeo.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 16:25:32, mem=1918.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 16:25:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1918.2M, current mem=1918.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 16:25:32, mem=1918.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 16:25:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1918.7M, current mem=1918.7M)
% Begin Save routing data ... (date=06/22 16:25:32, mem=1918.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2161.9M) ***
% End Save routing data ... (date=06/22 16:25:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1918.7M, current mem=1918.7M)
Saving property file CONV_AfterVerifyGeo.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2161.9M) ***
% Begin Save power constraints data ... (date=06/22 16:25:32, mem=1920.9M)
% End Save power constraints data ... (date=06/22 16:25:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1920.9M, current mem=1920.9M)
Saving rc congestion map CONV_AfterVerifyGeo.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterVerifyGeo.dat
#% End save design ... (date=06/22 16:25:33, total cpu=0:00:02.0, real=0:00:03.0, peak res=1920.9M, current mem=1239.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1742.0M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55184  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55184 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55184 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.31% V. EstWL: 5.043927e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2852( 4.09%)     228( 0.33%)       3( 0.00%)   ( 4.42%) 
[NR-eGR] Layer3     956( 1.37%)      52( 0.07%)       1( 0.00%)   ( 1.44%) 
[NR-eGR] Layer4    1064( 1.53%)      39( 0.06%)       1( 0.00%)   ( 1.58%) 
[NR-eGR] Layer5     234( 0.33%)       8( 0.01%)       0( 0.00%)   ( 0.35%) 
[NR-eGR] Layer6     610( 0.88%)      17( 0.02%)       0( 0.00%)   ( 0.91%) 
[NR-eGR] Layer7     610( 0.88%)      71( 0.10%)       6( 0.01%)   ( 0.99%) 
[NR-eGR] Layer8     114( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     6440( 1.32%)     415( 0.09%)      11( 0.00%)   ( 1.41%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.27% H + 0.43% V
[NR-eGR] Overflow after earlyGlobalRoute 0.37% H + 0.56% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202868
[NR-eGR] Layer2(METAL2)(V) length: 7.159774e+05um, number of vias: 277732
[NR-eGR] Layer3(METAL3)(H) length: 9.908007e+05um, number of vias: 65414
[NR-eGR] Layer4(METAL4)(V) length: 8.455219e+05um, number of vias: 44951
[NR-eGR] Layer5(METAL5)(H) length: 8.540924e+05um, number of vias: 27010
[NR-eGR] Layer6(METAL6)(V) length: 7.590999e+05um, number of vias: 15668
[NR-eGR] Layer7(METAL7)(H) length: 7.195051e+05um, number of vias: 6319
[NR-eGR] Layer8(METAL8)(V) length: 2.841554e+05um, number of vias: 0
[NR-eGR] Total length: 5.169153e+06um, number of vias: 639962
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.989100e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1733.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.44 seconds
Extraction called for design 'CONV' of instances=51629 and nets=55221 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1724.594M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1755.66)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cwr. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net busy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net csel[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net csel[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 59055
End delay calculation. (MEM=1803.76 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1803.76 CPU=0:00:08.6 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:48:06 mem=1803.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.041  | -0.041  |  0.254  |
|           TNS (ns):| -0.253  | -0.253  |  0.000  |
|    Violating Paths:|   19    |   19    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.213%
Routing Overflow: 0.37% H and 0.56% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 19.16 sec
Total Real time: 24.0 sec
Total Memory Usage: 1735.632812 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	72 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1308.7M, totSessionCpu=0:48:16 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1755.7M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.041  |
|           TNS (ns):| -0.253  |
|    Violating Paths:|   19    |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.213%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1305.4M, totSessionCpu=0:48:19 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1749.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1749.6M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[0] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1822.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55184  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55184 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55184 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.17% H + 0.85% V. EstWL: 5.141864e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2958( 4.24%)     307( 0.44%)      12( 0.02%)   ( 4.70%) 
[NR-eGR] Layer3    1208( 1.73%)     112( 0.16%)       3( 0.00%)   ( 1.89%) 
[NR-eGR] Layer4    1261( 1.81%)      62( 0.09%)       4( 0.01%)   ( 1.90%) 
[NR-eGR] Layer5     315( 0.45%)       6( 0.01%)       0( 0.00%)   ( 0.46%) 
[NR-eGR] Layer6     726( 1.05%)      13( 0.02%)       0( 0.00%)   ( 1.07%) 
[NR-eGR] Layer7     810( 1.17%)      92( 0.13%)       7( 0.01%)   ( 1.31%) 
[NR-eGR] Layer8     174( 0.25%)       0( 0.00%)       0( 0.00%)   ( 0.25%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     7452( 1.53%)     592( 0.12%)      26( 0.01%)   ( 1.66%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.42% H + 0.72% V
[NR-eGR] Overflow after earlyGlobalRoute 0.57% H + 0.97% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202868
[NR-eGR] Layer2(METAL2)(V) length: 7.227090e+05um, number of vias: 277445
[NR-eGR] Layer3(METAL3)(H) length: 1.007453e+06um, number of vias: 65546
[NR-eGR] Layer4(METAL4)(V) length: 8.536828e+05um, number of vias: 45086
[NR-eGR] Layer5(METAL5)(H) length: 8.782547e+05um, number of vias: 26923
[NR-eGR] Layer6(METAL6)(V) length: 7.595235e+05um, number of vias: 15904
[NR-eGR] Layer7(METAL7)(H) length: 7.600637e+05um, number of vias: 6301
[NR-eGR] Layer8(METAL8)(V) length: 2.849338e+05um, number of vias: 0
[NR-eGR] Total length: 5.266620e+06um, number of vias: 640073
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.316470e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1809.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.42 seconds
Extraction called for design 'CONV' of instances=51629 and nets=55221 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1801.074M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1827.14)
Total number of fetched objects 59055
End delay calculation. (MEM=1853.98 CPU=0:00:08.7 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1853.98 CPU=0:00:09.2 REAL=0:00:09.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.21%|        -|  -0.086|  -2.488|   0:00:00.0| 1946.3M|
|    74.21%|        -|  -0.086|  -2.488|   0:00:00.0| 1946.3M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1946.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     1|    -1.79|   109|   109|    -0.73|     0|     0|     0|     0|    -0.09|    -2.49|       0|       0|       0|  74.21|          |         |
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.16|    -4.10|       6|       0|     105|  74.26| 0:00:02.0|  1946.3M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.16|    -4.10|       0|       0|       0|  74.26| 0:00:00.0|  1946.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1946.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1386.2M, totSessionCpu=0:48:57 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.163  TNS Slack -4.102 
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.163|  -4.102|    74.26%|   0:00:00.0| 1956.4M|av_func_mode_max|  default| l0temp3_reg_35_/D        |
|  -0.076|  -0.973|    74.31%|   0:00:20.0| 1958.4M|av_func_mode_max|  default| l0temp2_reg_35_/D        |
|  -0.058|  -0.746|    74.33%|   0:00:03.0| 1958.4M|av_func_mode_max|  default| l0temp3_reg_35_/D        |
|  -0.058|  -0.746|    74.33%|   0:00:00.0| 1958.4M|av_func_mode_max|  default| l0temp3_reg_35_/D        |
|  -0.011|  -0.029|    74.36%|   0:00:02.0| 1958.4M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.011|  -0.016|    74.36%|   0:00:02.0| 1977.5M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.005|  -0.006|    74.37%|   0:00:00.0| 1977.5M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.005|  -0.006|    74.37%|   0:00:00.0| 1977.5M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|   0.000|   0.000|    74.37%|   0:00:01.0| 1977.5M|              NA|       NA| NA                       |
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:27.9 real=0:00:28.0 mem=1977.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:27.9 real=0:00:28.0 mem=1977.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.000
*** Check timing (0:00:00.1)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0352
real setup target slack: 0.0352
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1820.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55204  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55204 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55204 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.30% V. EstWL: 5.037023e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2758( 3.96%)     238( 0.34%)       5( 0.01%)       0( 0.00%)   ( 4.31%) 
[NR-eGR] Layer3     884( 1.26%)      61( 0.09%)       0( 0.00%)       0( 0.00%)   ( 1.35%) 
[NR-eGR] Layer4    1119( 1.61%)      43( 0.06%)       0( 0.00%)       0( 0.00%)   ( 1.67%) 
[NR-eGR] Layer5     210( 0.30%)       1( 0.00%)       2( 0.00%)       0( 0.00%)   ( 0.30%) 
[NR-eGR] Layer6     501( 0.73%)      13( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.75%) 
[NR-eGR] Layer7     585( 0.84%)      83( 0.12%)       7( 0.01%)       1( 0.00%)   ( 0.97%) 
[NR-eGR] Layer8     172( 0.25%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.25%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     6229( 1.28%)     439( 0.09%)      14( 0.00%)       1( 0.00%)   ( 1.37%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.22% H + 0.47% V
[NR-eGR] Overflow after earlyGlobalRoute 0.30% H + 0.60% V
[NR-eGR] End Peak syMemory usage = 1874.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.75 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          6.69 |         10.10 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 6.69, normalized total congestion hotspot area = 10.10 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   386.88   475.60   534.48   623.20 |        6.95   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   209.76   446.08   298.32   564.16 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   386.88   741.28   623.04   829.84 |        1.05   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   209.76   298.48   298.32   387.04 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
*** Starting refinePlace (0:49:37 mem=1874.9M) ***
Density distribution unevenness ratio = 4.848%
incr SKP is on..., with optDC mode
Density distribution unevenness ratio = 6.654%
Move report: Timing Driven Placement moves 51521 insts, mean move: 18.59 um, max move: 797.59 um
	Max move on inst (FE_OCPC6610_n37134): (392.84, 792.94) --> (699.66, 302.17)
	Runtime: CPU: 0:07:28 REAL: 0:07:28 MEM: 2034.3MB
Density distribution unevenness ratio = 6.579%
Move report: Detail placement moves 25351 insts, mean move: 2.84 um, max move: 45.54 um
	Max move on inst (FE_OCPC6598_DP_OP_18677J1_122_5468_n928): (565.34, 161.95) --> (519.80, 161.95)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:09.0 MEM: 2034.3MB
Summary Report:
Instances move: 51513 (out of 51649 movable)
Instances flipped: 32
Mean displacement: 18.64 um
Max displacement: 797.59 um (Instance: FE_OCPC6610_n37134) (392.84, 792.94) -> (699.66, 302.17)
	Length: 14 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX16
Runtime: CPU: 0:07:37 REAL: 0:07:37 MEM: 2034.3MB
*** Finished refinePlace (0:57:14 mem=2034.3M) ***
Density distribution unevenness ratio = 6.534%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55204  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55204 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55204 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.107085e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2149( 3.08%)     140( 0.20%)       1( 0.00%)   ( 3.29%) 
[NR-eGR] Layer3     476( 0.68%)      14( 0.02%)       0( 0.00%)   ( 0.70%) 
[NR-eGR] Layer4     701( 1.01%)      14( 0.02%)       0( 0.00%)   ( 1.03%) 
[NR-eGR] Layer5      96( 0.14%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] Layer6     364( 0.53%)       2( 0.00%)       0( 0.00%)   ( 0.53%) 
[NR-eGR] Layer7     473( 0.68%)      52( 0.07%)       5( 0.01%)   ( 0.76%) 
[NR-eGR] Layer8     108( 0.15%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     4367( 0.90%)     222( 0.05%)       6( 0.00%)   ( 0.94%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.13% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.15% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202908
[NR-eGR] Layer2(METAL2)(V) length: 7.246633e+05um, number of vias: 277270
[NR-eGR] Layer3(METAL3)(H) length: 9.954654e+05um, number of vias: 64157
[NR-eGR] Layer4(METAL4)(V) length: 8.594622e+05um, number of vias: 44011
[NR-eGR] Layer5(METAL5)(H) length: 8.667414e+05um, number of vias: 26355
[NR-eGR] Layer6(METAL6)(V) length: 7.741801e+05um, number of vias: 15278
[NR-eGR] Layer7(METAL7)(H) length: 7.193838e+05um, number of vias: 6248
[NR-eGR] Layer8(METAL8)(V) length: 2.895814e+05um, number of vias: 0
[NR-eGR] Total length: 5.229477e+06um, number of vias: 636227
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.878692e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.2, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1805.1M)
Extraction called for design 'CONV' of instances=51649 and nets=55241 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1805.066M)
**optDesign ... cpu = 0:09:02, real = 0:09:02, mem = 1319.0M, totSessionCpu=0:57:18 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1822.29)
Total number of fetched objects 59075
End delay calculation. (MEM=1846.38 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1846.38 CPU=0:00:08.6 REAL=0:00:09.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|    30|    -1.79|    55|    55|    -0.73|     0|     0|     0|     0|    -0.80|   -40.30|       0|       0|       0|  74.37|          |         |
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.44|   -27.13|      15|       0|      53|  74.41| 0:00:02.0|  1959.5M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.44|   -27.13|       0|       0|       0|  74.41| 0:00:00.0|  1959.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1959.5M) ***

*** Starting refinePlace (0:57:41 mem=1975.5M) ***
Total net bbox length = 3.613e+06 (1.900e+06 1.713e+06) (ext = 3.450e+04)
Density distribution unevenness ratio = 6.611%
Density distribution unevenness ratio = 6.536%
Move report: Detail placement moves 214 insts, mean move: 0.86 um, max move: 5.53 um
	Max move on inst (FE_OFC7134_FE_OFN72043_n51434): (327.98, 423.94) --> (326.14, 420.25)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1975.5MB
Summary Report:
Instances move: 214 (out of 51664 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 5.53 um (Instance: FE_OFC7134_FE_OFN72043_n51434) (327.98, 423.94) -> (326.14, 420.25)
	Length: 10 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX12
Total net bbox length = 3.613e+06 (1.900e+06 1.713e+06) (ext = 3.450e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1975.5MB
*** Finished refinePlace (0:57:42 mem=1975.5M) ***
*** maximum move = 5.53 um ***
*** Finished re-routing un-routed nets (1975.5M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1975.5M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=1822.9M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.444  |
|           TNS (ns):| -27.127 |
|    Violating Paths:|   132   |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.411%
Routing Overflow: 0.08% H and 0.15% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:29, real = 0:09:28, mem = 1387.7M, totSessionCpu=0:57:44 **
*** Timing NOT met, worst failing slack is -0.444
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.444 TNS Slack -27.127 Density 74.41
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.444|   -0.444| -27.127|  -27.127|    74.41%|   0:00:00.0| 1958.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.418|   -0.418| -24.329|  -24.329|    74.42%|   0:00:01.0| 1958.4M|av_func_mode_max|  reg2reg| l0temp2_reg_32_/D        |
|  -0.404|   -0.404| -21.933|  -21.933|    74.42%|   0:00:01.0| 1960.0M|av_func_mode_max|  reg2reg| l0temp2_reg_32_/D        |
|  -0.340|   -0.340| -19.799|  -19.799|    74.42%|   0:00:00.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.311|   -0.311| -19.269|  -19.269|    74.43%|   0:00:02.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp4_reg_29_/D        |
|  -0.283|   -0.283| -16.611|  -16.611|    74.43%|   0:00:00.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.263|   -0.263| -15.710|  -15.710|    74.44%|   0:00:01.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.243|   -0.243| -14.964|  -14.964|    74.46%|   0:00:01.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.222|   -0.222| -12.281|  -12.281|    74.47%|   0:00:01.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.202|   -0.202| -11.492|  -11.492|    74.48%|   0:00:01.0| 2074.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.190|   -0.190| -10.455|  -10.455|    74.49%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.176|   -0.176|  -9.632|   -9.632|    74.50%|   0:00:00.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.162|   -0.162|  -8.792|   -8.792|    74.52%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.158|   -0.158|  -7.305|   -7.305|    74.53%|   0:00:02.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.143|   -0.143|  -6.992|   -6.992|    74.53%|   0:00:00.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.134|   -0.134|  -6.369|   -6.369|    74.54%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.134|   -0.134|  -5.979|   -5.979|    74.54%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.116|   -0.116|  -5.762|   -5.762|    74.54%|   0:00:00.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.115|   -0.115|  -3.816|   -3.816|    74.56%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.096|   -0.096|  -3.560|   -3.560|    74.57%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.082|   -0.082|  -2.728|   -2.728|    74.58%|   0:00:00.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.077|   -0.077|  -1.872|   -1.872|    74.59%|   0:00:02.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.058|   -0.058|  -1.344|   -1.344|    74.61%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| string1_reg_1__35_/D     |
|  -0.054|   -0.054|  -0.721|   -0.721|    74.63%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.036|   -0.036|  -0.512|   -0.512|    74.63%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|  -0.024|   -0.024|  -0.124|   -0.124|    74.66%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.007|   -0.007|  -0.035|   -0.035|    74.67%|   0:00:00.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.000|   -0.000|  -0.000|   -0.000|    74.71%|   0:00:03.0| 2038.3M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|   0.018|    0.018|   0.000|    0.000|    74.73%|   0:00:00.0| 2038.3M|av_func_mode_max|  reg2reg| l0temp2_reg_35_/D        |
|   0.018|    0.018|   0.000|    0.000|    74.77%|   0:00:03.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|   0.032|    0.032|   0.000|    0.000|    74.78%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.045|    0.045|   0.000|    0.000|    74.80%|   0:00:01.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp3_reg_34_/D        |
|   0.045|    0.045|   0.000|    0.000|    74.80%|   0:00:00.0| 2076.4M|av_func_mode_max|  reg2reg| l0temp3_reg_34_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.5 real=0:00:30.0 mem=2076.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.6 real=0:00:30.0 mem=2076.4M) ***
** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 74.80
*** Starting refinePlace (0:58:25 mem=2076.4M) ***
Total net bbox length = 3.616e+06 (1.901e+06 1.714e+06) (ext = 3.450e+04)
Density distribution unevenness ratio = 6.552%
Density distribution unevenness ratio = 6.481%
Move report: Detail placement moves 1642 insts, mean move: 0.86 um, max move: 5.53 um
	Max move on inst (FE_OCPC7147_n37174): (375.36, 826.15) --> (377.20, 829.84)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2076.4MB
Summary Report:
Instances move: 1642 (out of 51773 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 5.53 um (Instance: FE_OCPC7147_n37174) (375.36, 826.15) -> (377.2, 829.84)
	Length: 10 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX12
Total net bbox length = 3.616e+06 (1.902e+06 1.714e+06) (ext = 3.450e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2076.4MB
*** Finished refinePlace (0:58:27 mem=2076.4M) ***
*** maximum move = 5.53 um ***
*** Finished re-routing un-routed nets (2076.4M) ***

*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=2076.4M) ***
** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 74.80
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:36.4 real=0:00:37.0 mem=2076.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.045
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.80%|        -|   0.000|   0.000|   0:00:00.0| 1962.0M|
|    74.80%|        0|   0.000|   0.000|   0:00:01.0| 1962.0M|
|    74.59%|      100|   0.000|   0.000|   0:00:05.0| 1962.0M|
|    74.58%|        4|   0.000|   0.000|   0:00:01.0| 1962.0M|
|    73.73%|     1696|   0.000|   0.000|   0:00:21.0| 2038.3M|
|    73.71%|       82|   0.000|   0.000|   0:00:03.0| 2038.3M|
|    73.71%|        3|   0.000|   0.000|   0:00:01.0| 2038.3M|
|    73.71%|        0|   0.000|   0.000|   0:00:00.0| 2038.3M|
|    73.71%|        0|   0.000|   0.000|   0:00:00.0| 2038.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.71
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:35.2) (real = 0:00:35.0) **
*** Starting refinePlace (0:59:04 mem=2038.3M) ***
Total net bbox length = 3.611e+06 (1.900e+06 1.711e+06) (ext = 3.446e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2038.3MB
Summary Report:
Instances move: 0 (out of 51663 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.611e+06 (1.900e+06 1.711e+06) (ext = 3.446e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2038.3MB
*** Finished refinePlace (0:59:05 mem=2038.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2038.3M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2038.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:37, real=0:00:37, mem=1828.43M, totSessionCpu=0:59:05).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55217  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55217 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55217 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.106846e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2226( 3.19%)     144( 0.21%)       1( 0.00%)       0( 0.00%)   ( 3.40%) 
[NR-eGR] Layer3     494( 0.71%)      17( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.73%) 
[NR-eGR] Layer4     672( 0.96%)      17( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.99%) 
[NR-eGR] Layer5      72( 0.10%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer6     337( 0.49%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.49%) 
[NR-eGR] Layer7     423( 0.61%)      49( 0.07%)       4( 0.01%)       1( 0.00%)   ( 0.69%) 
[NR-eGR] Layer8      69( 0.10%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     4293( 0.88%)     227( 0.05%)       5( 0.00%)       1( 0.00%)   ( 0.93%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.13% V
[NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.16% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 202938
[NR-eGR] Layer2(METAL2)(V) length: 7.252202e+05um, number of vias: 277792
[NR-eGR] Layer3(METAL3)(H) length: 9.962845e+05um, number of vias: 64220
[NR-eGR] Layer4(METAL4)(V) length: 8.635564e+05um, number of vias: 44152
[NR-eGR] Layer5(METAL5)(H) length: 8.639630e+05um, number of vias: 26318
[NR-eGR] Layer6(METAL6)(V) length: 7.703919e+05um, number of vias: 15231
[NR-eGR] Layer7(METAL7)(H) length: 7.216455e+05um, number of vias: 6204
[NR-eGR] Layer8(METAL8)(V) length: 2.885326e+05um, number of vias: 0
[NR-eGR] Total length: 5.229594e+06um, number of vias: 636855
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.882935e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1818.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.26 seconds
Extraction called for design 'CONV' of instances=51663 and nets=55254 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1809.887M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1879.28)
Total number of fetched objects 59088
End delay calculation. (MEM=1867.21 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1867.21 CPU=0:00:08.8 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    48|   122|    -5.90|    55|    55|    -0.88|     0|     0|     0|     0|    -0.05|    -0.70|       0|       0|       0|  73.71|          |         |
|     2|     3|    -4.79|     2|     2|    -0.87|     0|     0|     0|     0|    -0.05|    -0.70|      50|       0|       4|  73.85| 0:00:01.0|  1958.8M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.05|    -0.70|       1|       0|       0|  73.85| 0:00:00.0|  1958.8M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.05|    -0.70|       0|       0|       0|  73.85| 0:00:00.0|  1958.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1958.8M) ***

*** Starting refinePlace (0:59:31 mem=1974.8M) ***
Total net bbox length = 3.613e+06 (1.901e+06 1.712e+06) (ext = 3.427e+04)
Move report: Detail placement moves 8 insts, mean move: 3.17 um, max move: 5.07 um
	Max move on inst (U71870): (621.92, 593.68) --> (623.30, 589.99)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1974.8MB
Summary Report:
Instances move: 8 (out of 51714 movable)
Instances flipped: 0
Mean displacement: 3.17 um
Max displacement: 5.07 um (Instance: U71870) (621.92, 593.68) -> (623.3, 589.99)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
Total net bbox length = 3.613e+06 (1.901e+06 1.712e+06) (ext = 3.427e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1974.8MB
*** Finished refinePlace (0:59:31 mem=1974.8M) ***
*** maximum move = 5.07 um ***
*** Finished re-routing un-routed nets (1974.8M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1974.8M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.048 (bump = 0.048)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -0.701 Density 73.85
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.048|   -0.048|  -0.701|   -0.701|    73.85%|   0:00:00.0| 1974.8M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.007|   -0.007|  -0.015|   -0.015|    73.88%|   0:00:14.0| 2089.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.7 real=0:00:14.0 mem=2089.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.8 real=0:00:14.0 mem=2089.3M) ***
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.015 Density 73.88
*** Starting refinePlace (0:59:52 mem=2089.3M) ***
Total net bbox length = 3.613e+06 (1.901e+06 1.712e+06) (ext = 3.427e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2089.3MB
Summary Report:
Instances move: 0 (out of 51716 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.613e+06 (1.901e+06 1.712e+06) (ext = 3.427e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2089.3MB
*** Finished refinePlace (0:59:53 mem=2089.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2089.3M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2089.3M) ***
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.015 Density 73.88
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.5 real=0:00:16.0 mem=2089.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.007 (bump = 0.007)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.378%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2070.2M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.015 Density 73.88
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.007|   -0.007|  -0.015|   -0.015|    73.88%|   0:00:00.0| 2089.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.007|   -0.007|  -0.015|   -0.015|    73.88%|   0:00:00.0| 2089.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2089.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2089.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2089.3M) ***

End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=51716 and nets=55307 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1804.660M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55269  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55269 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55269 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.107270e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2156( 3.09%)     141( 0.20%)       2( 0.00%)       0( 0.00%)   ( 3.30%) 
[NR-eGR] Layer3     504( 0.72%)      14( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.74%) 
[NR-eGR] Layer4     620( 0.89%)      15( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.91%) 
[NR-eGR] Layer5      82( 0.12%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer6     330( 0.48%)       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.48%) 
[NR-eGR] Layer7     476( 0.69%)      55( 0.08%)       1( 0.00%)       1( 0.00%)   ( 0.77%) 
[NR-eGR] Layer8      82( 0.12%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     4250( 0.87%)     228( 0.05%)       3( 0.00%)       1( 0.00%)   ( 0.92%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.14% V
[NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.16% V
[NR-eGR] End Peak syMemory usage = 1864.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.68 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1878.95)
Total number of fetched objects 59141
End delay calculation. (MEM=1905.78 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1905.78 CPU=0:00:08.6 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:09.0 totSessionCpu=1:00:16 mem=1905.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:01, real = 0:12:01, mem = 1411.3M, totSessionCpu=1:00:17 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  |  0.241  |
|           TNS (ns):| -0.015  | -0.015  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.885%
Routing Overflow: 0.08% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:12:04, real = 0:12:04, mem = 1396.0M, totSessionCpu=1:00:20 **
*** Finished optDesign ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	72 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1325.3M, totSessionCpu=1:00:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1762.4M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.007  |
|           TNS (ns):| -0.015  |
|    Violating Paths:|    5    |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.885%
Routing Overflow: 0.08% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1322.7M, totSessionCpu=1:00:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1756.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1756.4M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: caddr_rd[0] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1827.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55269  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55269 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55269 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.19% V. EstWL: 5.217114e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2438( 3.50%)     209( 0.30%)       4( 0.01%)       0( 0.00%)   ( 3.80%) 
[NR-eGR] Layer3     658( 0.94%)      40( 0.06%)       1( 0.00%)       0( 0.00%)   ( 1.00%) 
[NR-eGR] Layer4     811( 1.16%)      14( 0.02%)       0( 0.00%)       0( 0.00%)   ( 1.18%) 
[NR-eGR] Layer5     102( 0.15%)       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] Layer6     457( 0.66%)       5( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.67%) 
[NR-eGR] Layer7     561( 0.81%)      61( 0.09%)       4( 0.01%)       1( 0.00%)   ( 0.90%) 
[NR-eGR] Layer8     104( 0.15%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     5131( 1.05%)     330( 0.07%)       9( 0.00%)       1( 0.00%)   ( 1.12%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.20% V
[NR-eGR] Overflow after earlyGlobalRoute 0.12% H + 0.24% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 203043
[NR-eGR] Layer2(METAL2)(V) length: 7.300294e+05um, number of vias: 277863
[NR-eGR] Layer3(METAL3)(H) length: 1.014366e+06um, number of vias: 64752
[NR-eGR] Layer4(METAL4)(V) length: 8.668394e+05um, number of vias: 44614
[NR-eGR] Layer5(METAL5)(H) length: 8.921985e+05um, number of vias: 26628
[NR-eGR] Layer6(METAL6)(V) length: 7.747441e+05um, number of vias: 15507
[NR-eGR] Layer7(METAL7)(H) length: 7.717265e+05um, number of vias: 6272
[NR-eGR] Layer8(METAL8)(V) length: 2.902097e+05um, number of vias: 0
[NR-eGR] Total length: 5.340114e+06um, number of vias: 638679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.175051e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1817.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.35 seconds
Extraction called for design 'CONV' of instances=51716 and nets=55307 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1808.887M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1834.96)
Total number of fetched objects 59141
End delay calculation. (MEM=1861.8 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1861.8 CPU=0:00:08.7 REAL=0:00:09.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    73.88%|        -|  -0.090|  -1.863|   0:00:00.0| 1954.1M|
|    73.88%|        -|  -0.090|  -1.863|   0:00:00.0| 1954.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1954.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     1|    -1.79|   125|   125|    -0.73|     0|     0|     0|     0|    -0.09|    -1.86|       0|       0|       0|  73.88|          |         |
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.29|   -11.61|       5|       0|     122|  73.94| 0:00:03.0|  1954.1M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.29|   -11.61|       0|       0|       0|  73.94| 0:00:00.0|  1954.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=1954.1M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1405.0M, totSessionCpu=1:01:06 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.286  TNS Slack -11.607 
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.286| -11.607|    73.94%|   0:00:00.0| 1962.2M|av_func_mode_max|  default| l0temp3_reg_19_/D        |
|  -0.105|  -1.783|    73.98%|   0:00:21.0| 1967.7M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.057|  -0.508|    74.01%|   0:00:04.0| 1967.7M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.057|  -0.508|    74.01%|   0:00:00.0| 1967.7M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.023|  -0.090|    74.04%|   0:00:01.0| 1967.7M|av_func_mode_max|  default| l0temp4_reg_31_/D        |
|  -0.019|  -0.064|    74.04%|   0:00:03.0| 2005.9M|av_func_mode_max|  default| l0temp1_reg_35_/D        |
|  -0.007|  -0.013|    74.05%|   0:00:00.0| 2005.9M|av_func_mode_max|  default| l0temp2_reg_30_/D        |
|  -0.007|  -0.013|    74.05%|   0:00:00.0| 2005.9M|av_func_mode_max|  default| l0temp2_reg_30_/D        |
|   0.000|   0.000|    74.05%|   0:00:00.0| 2005.9M|              NA|       NA| NA                       |
+--------+--------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:29.8 real=0:00:29.0 mem=2005.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:29.8 real=0:00:29.0 mem=2005.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.001
*** Check timing (0:00:00.1)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0352
real setup target slack: 0.0352
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1830.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55288  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55288 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55288 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.06% V. EstWL: 5.106632e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2218( 3.18%)     138( 0.20%)       0( 0.00%)   ( 3.38%) 
[NR-eGR] Layer3     534( 0.76%)      18( 0.03%)       0( 0.00%)   ( 0.79%) 
[NR-eGR] Layer4     648( 0.93%)      16( 0.02%)       0( 0.00%)   ( 0.95%) 
[NR-eGR] Layer5      87( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer6     319( 0.46%)       1( 0.00%)       0( 0.00%)   ( 0.46%) 
[NR-eGR] Layer7     441( 0.63%)      37( 0.05%)       2( 0.00%)   ( 0.69%) 
[NR-eGR] Layer8      99( 0.14%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     4346( 0.89%)     210( 0.04%)       2( 0.00%)   ( 0.94%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.13% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.16% V
[NR-eGR] End Peak syMemory usage = 1884.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.69 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (1:01:48 mem=1884.3M) ***
Density distribution unevenness ratio = 6.603%
incr SKP is on..., with optDC mode
Density distribution unevenness ratio = 6.382%
Move report: Timing Driven Placement moves 51536 insts, mean move: 16.69 um, max move: 595.42 um
	Max move on inst (FE_OFC7130_DP_OP_18677J1_122_5468_n1026): (361.10, 412.87) --> (720.36, 176.71)
	Runtime: CPU: 0:08:31 REAL: 0:08:31 MEM: 2046.7MB
Density distribution unevenness ratio = 6.295%
Move report: Detail placement moves 24727 insts, mean move: 2.85 um, max move: 49.68 um
	Max move on inst (FE_OFC1398_DP_OP_18679J1_124_5468_n1043): (402.04, 139.81) --> (451.72, 139.81)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2046.7MB
Summary Report:
Instances move: 51538 (out of 51735 movable)
Instances flipped: 61
Mean displacement: 16.74 um
Max displacement: 595.42 um (Instance: FE_OFC7130_DP_OP_18677J1_122_5468_n1026) (361.1, 412.87) -> (720.36, 176.71)
	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX8
Runtime: CPU: 0:08:40 REAL: 0:08:39 MEM: 2046.7MB
*** Finished refinePlace (1:10:27 mem=2046.7M) ***
Density distribution unevenness ratio = 6.238%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55288  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55288 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55288 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 5.025190e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2300( 3.30%)     137( 0.20%)       2( 0.00%)   ( 3.50%) 
[NR-eGR] Layer3     551( 0.79%)      18( 0.03%)       0( 0.00%)   ( 0.81%) 
[NR-eGR] Layer4     693( 0.99%)      11( 0.02%)       1( 0.00%)   ( 1.01%) 
[NR-eGR] Layer5     113( 0.16%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer6     341( 0.49%)       3( 0.00%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer7     471( 0.68%)      55( 0.08%)       9( 0.01%)   ( 0.77%) 
[NR-eGR] Layer8     108( 0.15%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     4577( 0.94%)     224( 0.05%)      12( 0.00%)   ( 0.99%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 0.15% V
[NR-eGR] Overflow after earlyGlobalRoute 0.14% H + 0.17% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 203081
[NR-eGR] Layer2(METAL2)(V) length: 7.206995e+05um, number of vias: 277915
[NR-eGR] Layer3(METAL3)(H) length: 9.915215e+05um, number of vias: 63280
[NR-eGR] Layer4(METAL4)(V) length: 8.410778e+05um, number of vias: 43937
[NR-eGR] Layer5(METAL5)(H) length: 8.475562e+05um, number of vias: 26017
[NR-eGR] Layer6(METAL6)(V) length: 7.519862e+05um, number of vias: 15354
[NR-eGR] Layer7(METAL7)(H) length: 7.097770e+05um, number of vias: 6228
[NR-eGR] Layer8(METAL8)(V) length: 2.854500e+05um, number of vias: 0
[NR-eGR] Total length: 5.148068e+06um, number of vias: 635812
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.901174e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.5, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1817.8M)
Extraction called for design 'CONV' of instances=51735 and nets=55326 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1817.785M)
**optDesign ... cpu = 0:10:07, real = 0:10:07, mem = 1336.8M, totSessionCpu=1:10:32 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1835.01)
Total number of fetched objects 59160
End delay calculation. (MEM=1861.1 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1861.1 CPU=0:00:09.0 REAL=0:00:09.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|    33|    -1.79|    18|    18|    -0.73|     0|     0|     0|     0|    -1.35|   -83.21|       0|       0|       0|  74.05|          |         |
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.38|   -15.72|       3|       0|      21|  74.06| 0:00:01.0|  1953.4M|
|     1|     1|    -1.79|     1|     1|    -0.73|     0|     0|     0|     0|    -0.38|   -15.72|       0|       0|       0|  74.06| 0:00:00.0|  1953.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1953.4M) ***

*** Starting refinePlace (1:10:53 mem=1969.4M) ***
Total net bbox length = 3.558e+06 (1.886e+06 1.672e+06) (ext = 3.534e+04)
Density distribution unevenness ratio = 6.321%
Density distribution unevenness ratio = 6.240%
Move report: Detail placement moves 31 insts, mean move: 2.72 um, max move: 11.05 um
	Max move on inst (U75532): (361.56, 475.60) --> (354.20, 471.91)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1976.1MB
Summary Report:
Instances move: 31 (out of 51738 movable)
Instances flipped: 0
Mean displacement: 2.72 um
Max displacement: 11.05 um (Instance: U75532) (361.56, 475.6) -> (354.2, 471.91)
	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI21XL
Total net bbox length = 3.558e+06 (1.886e+06 1.672e+06) (ext = 3.534e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1976.1MB
*** Finished refinePlace (1:10:54 mem=1976.1M) ***
*** maximum move = 11.05 um ***
*** Finished re-routing un-routed nets (1976.1M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=1976.1M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=1833.6M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.378  |
|           TNS (ns):| -15.724 |
|    Violating Paths:|   130   |
|          All Paths:|  11451  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.659   |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.063%
Routing Overflow: 0.14% H and 0.17% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:31, real = 0:10:31, mem = 1403.2M, totSessionCpu=1:10:57 **
*** Timing NOT met, worst failing slack is -0.378
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.378 TNS Slack -15.724 Density 74.06
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.378|   -0.378| -15.724|  -15.724|    74.06%|   0:00:00.0| 1969.1M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.337|   -0.337| -10.752|  -10.752|    74.06%|   0:00:00.0| 1970.9M|av_func_mode_max|  reg2reg| l0temp3_reg_24_/D        |
|  -0.280|   -0.280|  -9.570|   -9.570|    74.07%|   0:00:00.0| 1970.9M|av_func_mode_max|  reg2reg| l0temp3_reg_24_/D        |
|  -0.243|   -0.243|  -8.413|   -8.413|    74.07%|   0:00:00.0| 1970.9M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.227|   -0.227|  -7.816|   -7.816|    74.08%|   0:00:01.0| 1972.9M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.198|   -0.198|  -6.676|   -6.676|    74.08%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_26_/D        |
|  -0.179|   -0.179|  -6.337|   -6.337|    74.09%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.157|   -0.157|  -6.206|   -6.206|    74.09%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.139|   -0.139|  -5.769|   -5.769|    74.09%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp4_reg_30_/D        |
|  -0.113|   -0.113|  -4.241|   -4.241|    74.11%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.094|   -0.094|  -3.497|   -3.497|    74.12%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| cdata_wr_reg_9_/D        |
|  -0.079|   -0.079|  -1.997|   -1.997|    74.14%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.070|   -0.070|  -1.437|   -1.437|    74.14%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.061|   -0.061|  -1.142|   -1.142|    74.15%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.045|   -0.045|  -0.795|   -0.795|    74.15%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_27_/D        |
|  -0.043|   -0.043|  -0.442|   -0.442|    74.17%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp4_reg_30_/D        |
|  -0.033|   -0.033|  -0.277|   -0.277|    74.17%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.022|   -0.022|  -0.138|   -0.138|    74.18%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.022|   -0.022|  -0.058|   -0.058|    74.19%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.004|   -0.004|  -0.016|   -0.016|    74.19%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.002|   -0.002|  -0.003|   -0.003|    74.22%|   0:00:02.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|   0.008|    0.008|   0.000|    0.000|    74.23%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.016|    0.016|   0.000|    0.000|    74.24%|   0:00:02.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.033|    0.033|   0.000|    0.000|    74.26%|   0:00:01.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp3_reg_27_/D        |
|   0.045|    0.045|   0.000|    0.000|    74.29%|   0:00:03.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|   0.045|    0.045|   0.000|    0.000|    74.29%|   0:00:00.0| 2068.3M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:19.0 mem=2068.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.9 real=0:00:20.0 mem=2068.3M) ***
** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 74.29
*** Starting refinePlace (1:11:28 mem=2068.3M) ***
Total net bbox length = 3.560e+06 (1.887e+06 1.672e+06) (ext = 3.534e+04)
Density distribution unevenness ratio = 6.313%
Density distribution unevenness ratio = 6.235%
Move report: Detail placement moves 1094 insts, mean move: 0.81 um, max move: 4.61 um
	Max move on inst (FE_OFC680_n49751): (368.92, 634.27) --> (368.00, 630.58)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2068.3MB
Summary Report:
Instances move: 1094 (out of 51843 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 4.61 um (Instance: FE_OFC680_n49751) (368.92, 634.27) -> (368, 630.58)
	Length: 10 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX12
Total net bbox length = 3.560e+06 (1.887e+06 1.672e+06) (ext = 3.534e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2068.3MB
*** Finished refinePlace (1:11:30 mem=2068.3M) ***
*** maximum move = 4.61 um ***
*** Finished re-routing un-routed nets (2068.3M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=2068.3M) ***
** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 74.29
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:26.9 real=0:00:27.0 mem=2068.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.045
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.29%|        -|   0.000|   0.000|   0:00:00.0| 1972.9M|
|    74.29%|        0|   0.000|   0.000|   0:00:00.0| 1972.9M|
|    74.09%|       88|   0.000|   0.000|   0:00:05.0| 1972.9M|
|    74.08%|        5|   0.000|   0.000|   0:00:01.0| 1972.9M|
|    73.47%|     1310|   0.000|   0.000|   0:00:20.0| 2011.0M|
|    73.46%|       53|   0.000|   0.000|   0:00:03.0| 2011.0M|
|    73.46%|        2|   0.000|   0.000|   0:00:00.0| 2011.0M|
|    73.46%|        0|   0.000|   0.000|   0:00:00.0| 2011.0M|
|    73.46%|        0|   0.000|   0.000|   0:00:00.0| 2011.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.46
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:32.5) (real = 0:00:32.0) **
*** Starting refinePlace (1:12:04 mem=2011.0M) ***
Total net bbox length = 3.558e+06 (1.886e+06 1.671e+06) (ext = 3.534e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2011.0MB
Summary Report:
Instances move: 0 (out of 51743 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.558e+06 (1.886e+06 1.671e+06) (ext = 3.534e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2011.0MB
*** Finished refinePlace (1:12:05 mem=2011.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2011.0M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2011.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=1839.32M, totSessionCpu=1:12:06).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55296  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55296 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55296 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.025223e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2195( 3.15%)     128( 0.18%)       1( 0.00%)   ( 3.33%) 
[NR-eGR] Layer3     568( 0.81%)      18( 0.03%)       0( 0.00%)   ( 0.84%) 
[NR-eGR] Layer4     751( 1.08%)       4( 0.01%)       0( 0.00%)   ( 1.08%) 
[NR-eGR] Layer5      90( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] Layer6     341( 0.49%)       5( 0.01%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer7     520( 0.75%)      51( 0.07%)       4( 0.01%)   ( 0.83%) 
[NR-eGR] Layer8     100( 0.14%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     4565( 0.94%)     206( 0.04%)       5( 0.00%)   ( 0.98%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.12% H + 0.14% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 203100
[NR-eGR] Layer2(METAL2)(V) length: 7.159918e+05um, number of vias: 277479
[NR-eGR] Layer3(METAL3)(H) length: 9.902340e+05um, number of vias: 63415
[NR-eGR] Layer4(METAL4)(V) length: 8.419328e+05um, number of vias: 43994
[NR-eGR] Layer5(METAL5)(H) length: 8.461591e+05um, number of vias: 26264
[NR-eGR] Layer6(METAL6)(V) length: 7.541907e+05um, number of vias: 15370
[NR-eGR] Layer7(METAL7)(H) length: 7.130777e+05um, number of vias: 6230
[NR-eGR] Layer8(METAL8)(V) length: 2.862622e+05um, number of vias: 0
[NR-eGR] Total length: 5.147848e+06um, number of vias: 635852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.901660e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1829.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.37 seconds
Extraction called for design 'CONV' of instances=51743 and nets=55333 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1820.777M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1890.17)
Total number of fetched objects 59167
End delay calculation. (MEM=1878.1 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1878.1 CPU=0:00:09.1 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    47|   118|    -5.90|    59|    59|    -0.88|     0|     0|     0|     0|    -0.07|    -1.35|       0|       0|       0|  73.46|          |         |
|    17|    37|    -5.89|    17|    17|    -0.87|     0|     0|     0|     0|    -0.07|    -1.35|      35|       8|      11|  73.57| 0:00:02.0|  1990.8M|
|     9|    21|    -4.78|     9|     9|    -0.87|     0|     0|     0|     0|    -0.07|    -1.35|       7|       2|       2|  73.60| 0:00:00.0|  1990.8M|
|     9|    21|    -1.79|     9|     9|    -0.73|     0|     0|     0|     0|    -0.07|    -1.35|       0|       0|       1|  73.60| 0:00:00.0|  1990.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
*info:     1 net(s): Could not be fixed because of no legal loc.
*info:     2 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the violating term's net is not routed.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:05.0 mem=1990.8M) ***

*** Starting refinePlace (1:12:32 mem=2006.8M) ***
Total net bbox length = 3.560e+06 (1.888e+06 1.673e+06) (ext = 3.495e+04)
Move report: Detail placement moves 48 insts, mean move: 3.34 um, max move: 11.07 um
	Max move on inst (FE_OFC7379_iaddr_0): (45.08, 291.10) --> (45.08, 280.03)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2006.8MB
Summary Report:
Instances move: 48 (out of 51795 movable)
Instances flipped: 0
Mean displacement: 3.34 um
Max displacement: 11.07 um (Instance: FE_OFC7379_iaddr_0) (45.08, 291.1) -> (45.08, 280.03)
	Length: 10 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX16
Total net bbox length = 3.560e+06 (1.888e+06 1.673e+06) (ext = 3.494e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2006.8MB
*** Finished refinePlace (1:12:33 mem=2006.8M) ***
*** maximum move = 11.07 um ***
*** Finished re-routing un-routed nets (2006.8M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2006.8M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.068 (bump = 0.068)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.068 TNS Slack -1.349 Density 73.61
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.068|   -0.068|  -1.349|   -1.349|    73.61%|   0:00:00.0| 2006.8M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.045|   -0.045|  -0.707|   -0.707|    73.61%|   0:00:00.0| 2006.8M|av_func_mode_max|  reg2reg| l0temp3_reg_26_/D        |
|  -0.035|   -0.035|  -0.352|   -0.352|    73.61%|   0:00:02.0| 2044.9M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.018|   -0.018|  -0.146|   -0.146|    73.62%|   0:00:04.0| 2044.9M|av_func_mode_max|  reg2reg| l0temp2_reg_30_/D        |
|  -0.008|   -0.008|  -0.020|   -0.020|    73.63%|   0:00:07.0| 2121.2M|av_func_mode_max|  reg2reg| string0_reg_3__35_/D     |
|   0.000|    0.000|   0.000|    0.000|    73.63%|   0:00:01.0| 2121.2M|              NA|       NA| NA                       |
|   0.000|    0.000|   0.000|    0.000|    73.63%|   0:00:00.0| 2121.2M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.8 real=0:00:14.0 mem=2121.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.8 real=0:00:14.0 mem=2121.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.63
*** Starting refinePlace (1:12:54 mem=2121.2M) ***
Total net bbox length = 3.561e+06 (1.888e+06 1.673e+06) (ext = 3.494e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2121.2MB
Summary Report:
Instances move: 0 (out of 51803 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.561e+06 (1.888e+06 1.673e+06) (ext = 3.494e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2121.2MB
*** Finished refinePlace (1:12:55 mem=2121.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2121.2M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2121.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.64
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.7 real=0:00:17.0 mem=2121.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.340%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2102.1M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=51803 and nets=55393 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1817.520M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55354  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55354 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55354 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.07% V. EstWL: 5.027142e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2276( 3.27%)     138( 0.20%)       1( 0.00%)   ( 3.47%) 
[NR-eGR] Layer3     542( 0.77%)      25( 0.04%)       1( 0.00%)   ( 0.81%) 
[NR-eGR] Layer4     698( 1.00%)      13( 0.02%)       0( 0.00%)   ( 1.02%) 
[NR-eGR] Layer5     111( 0.16%)       1( 0.00%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer6     348( 0.50%)       2( 0.00%)       0( 0.00%)   ( 0.51%) 
[NR-eGR] Layer7     491( 0.71%)      51( 0.07%)       3( 0.00%)   ( 0.78%) 
[NR-eGR] Layer8      81( 0.12%)       0( 0.00%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     4547( 0.93%)     230( 0.05%)       5( 0.00%)   ( 0.98%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.14% V
[NR-eGR] Overflow after earlyGlobalRoute 0.14% H + 0.16% V
[NR-eGR] End Peak syMemory usage = 1877.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.83 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1889.82)
Total number of fetched objects 59227
End delay calculation. (MEM=1897.58 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1897.58 CPU=0:00:08.6 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=1:13:12 mem=1897.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:47, real = 0:12:47, mem = 1435.4M, totSessionCpu=1:13:12 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.225  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.659   |      9 (9)       |
|   max_tran     |      5 (13)      |   -1.492   |      5 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.640%
Routing Overflow: 0.14% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:12:50, real = 0:12:50, mem = 1426.0M, totSessionCpu=1:13:15 **
*** Finished optDesign ***
<CMD> saveDesign CONV_AfterTimeOpt
#% Begin save design ... (date=06/22 16:54:33, mem=1426.0M)
% Begin Save netlist data ... (date=06/22 16:54:33, mem=1426.3M)
Writing Binary DB to CONV_AfterTimeOpt.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 16:54:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1426.7M, current mem=1426.7M)
% Begin Save AAE data ... (date=06/22 16:54:33, mem=1426.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 16:54:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1426.7M, current mem=1426.7M)
% Begin Save clock tree data ... (date=06/22 16:54:34, mem=1426.7M)
% End Save clock tree data ... (date=06/22 16:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1426.7M, current mem=1426.7M)
Saving preference file CONV_AfterTimeOpt.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 16:54:35, mem=1427.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 16:54:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=1427.3M, current mem=1427.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 16:54:35, mem=1427.3M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 16:54:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1427.4M, current mem=1427.4M)
% Begin Save routing data ... (date=06/22 16:54:35, mem=1427.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1807.3M) ***
% End Save routing data ... (date=06/22 16:54:37, total cpu=0:00:00.8, real=0:00:02.0, peak res=1428.7M, current mem=1428.7M)
Saving property file CONV_AfterTimeOpt.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1807.3M) ***
% Begin Save power constraints data ... (date=06/22 16:54:37, mem=1428.7M)
% End Save power constraints data ... (date=06/22 16:54:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.7M, current mem=1428.7M)
Saving rc congestion map CONV_AfterTimeOpt.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterTimeOpt.dat
#% End save design ... (date=06/22 16:54:38, total cpu=0:00:02.8, real=0:00:05.0, peak res=1428.7M, current mem=1358.2M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 10.
Re-routed 5 nets
INFO: Total Number of Tie Cells (TIEHI) placed: 1  
Re-routed 5 nets
INFO: Total Number of Tie Cells (TIELO) placed: 1  
<CMD> setOptMode -usefulSkewCCOpt standard
<CMD> add_ndr -name CTS_2W1S -spacing {METAL1:METAL4 0.1 METAL5:METAL6 0.2 METAL7 0.3} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
<CMD> add_ndr -name CTS_2W2S -spacing {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
<CMD> create_route_type -name leaf_rule -non_default_rule CTS_2W1S -top_preferred_layer METAL5 -bottom_preferred_layer METAL4
<CMD> create_route_type -name trunk_rule -non_default_rule CTS_2W2S -top_preferred_layer METAL7 -bottom_preferred_layer METAL6 -shield_net VSS
<CMD> set_ccopt_property -net_type leaf route_type leaf_rule
<CMD> set_ccopt_property -net_type trunk route_type trunk_rule
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> set_ccopt_property buffer_cells {BUFX12 BUFX8 BUFX6 BUFX4 BUFX2}
<CMD> set_ccopt_property inverter_cells {INVX12 INVX8 INVX6 INVX4 INVX2}
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> set_ccopt_property target_skew 50ps
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 5867 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner Delay_Corner_max -early -clock_tree clk 0.100
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner Delay_Corner_max -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
<CMD> set_ccopt_property clock_period -pin clk 8
<CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {Delay_Corner_max Delay_Corner_min}
<CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {Delay_Corner_max Delay_Corner_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/22 16:57:42, mem=1417.9M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1867.6M, init mem=1867.6M)
*info: Placed = 51805         
*info: Unplaced = 0           
Placement Density:73.64%(595039/808025)
Placement Density (including fixed std cells):73.64%(595039/808025)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1867.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1867.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55355  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55355 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55355 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 5.027500e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2219( 3.18%)     129( 0.19%)       3( 0.00%)       0( 0.00%)   ( 3.37%) 
[NR-eGR] Layer3     570( 0.81%)      19( 0.03%)       0( 0.00%)       0( 0.00%)   ( 0.84%) 
[NR-eGR] Layer4     710( 1.02%)      14( 0.02%)       0( 0.00%)       0( 0.00%)   ( 1.04%) 
[NR-eGR] Layer5     105( 0.15%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] Layer6     374( 0.54%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.54%) 
[NR-eGR] Layer7     480( 0.69%)      54( 0.08%)       5( 0.01%)       1( 0.00%)   ( 0.78%) 
[NR-eGR] Layer8      90( 0.13%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     4548( 0.93%)     216( 0.04%)       8( 0.00%)       1( 0.00%)   ( 0.98%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.13% V
[NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.15% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 203220
[NR-eGR] Layer2(METAL2)(V) length: 7.154220e+05um, number of vias: 277510
[NR-eGR] Layer3(METAL3)(H) length: 9.901282e+05um, number of vias: 63343
[NR-eGR] Layer4(METAL4)(V) length: 8.467194e+05um, number of vias: 44052
[NR-eGR] Layer5(METAL5)(H) length: 8.504866e+05um, number of vias: 26297
[NR-eGR] Layer6(METAL6)(V) length: 7.512003e+05um, number of vias: 15244
[NR-eGR] Layer7(METAL7)(H) length: 7.099204e+05um, number of vias: 6312
[NR-eGR] Layer8(METAL8)(V) length: 2.867134e+05um, number of vias: 0
[NR-eGR] Total length: 5.150590e+06um, number of vias: 635978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.895911e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1807.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.01 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.2 real=0:00:03.2)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_output_max_trans is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
use_inverters is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): leaf_rule (default: default)
  route_type (trunk): trunk_rule (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  use_inverters: true (default: auto)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  For power domain auto-default:
    Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
    Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
    Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 819361.614um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
    Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
    Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
  For timing_corner Delay_Corner_max:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power domain auto-default:   0.126ns
    Buffer max distance for power domain auto-default: 325.128um
  Fastest wire driving cells and distances for power domain auto-default:
    For nets routed with trunk routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=387.429um, saturatedSlew=0.100ns, speed=2709.294um per ns, cellArea=43.812um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=325.128um, saturatedSlew=0.100ns, speed=4283.636um per ns, cellArea=41.766um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.364um, saturatedSlew=0.100ns, speed=2281.783um per ns, cellArea=81.502um^2 per 1000um}
    For nets routed with top routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=247.018um, saturatedSlew=0.080ns, speed=1904.534um per ns, cellArea=68.716um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=207.018um, saturatedSlew=0.083ns, speed=3270.427um per ns, cellArea=65.594um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
Type 'man IMPCCOPT-1041' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin clk
  Total number of sinks:       5867
  Delay constrained sinks:     5867
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.126ns
  Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_XR       0.680    0.034    0.023    false
M2-M3    VIA23_V        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_V        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_V        0.420    0.032    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_V        0.420    0.085    0.036    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W1S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W2S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.4)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.6 real=0:00:04.7)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=485, icg=0, nicg=0, l=0, total=485
      cell areas       : b=0.000um^2, i=6344.881um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6344.881um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INVX12: 416 INVX8: 65 INVX6: 4 
    Bottom-up phase done. (took cpu=0:00:30.8 real=0:00:30.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (1:14:18 mem=1804.3M) ***
Total net bbox length = 3.598e+06 (1.907e+06 1.691e+06) (ext = 3.503e+04)
Density distribution unevenness ratio = 5.286%
Move report: Detail placement moves 3736 insts, mean move: 2.08 um, max move: 14.74 um
	Max move on inst (U62432): (487.14, 73.39) --> (479.78, 80.77)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1816.0MB
Summary Report:
Instances move: 3736 (out of 52290 movable)
Instances flipped: 0
Mean displacement: 2.08 um
Max displacement: 14.74 um (Instance: U62432) (487.14, 73.39) -> (479.78, 80.77)
	Length: 11 sites, height: 1 rows, site name: TSM13SITE, cell type: ADDHXL
Total net bbox length = 3.602e+06 (1.909e+06 1.693e+06) (ext = 3.501e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1816.0MB
*** Finished refinePlace (1:14:19 mem=1816.0M) ***
    Moved 951 and flipped 173 of 6352 clock instance(s) during refinement.
    The largest move was 12.4 microns for CTS_ccl_a_INV_CLOCK_NODE_UID_A17ee1.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.0 real=0:00:02.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [0.46,1.658)               7
    [1.658,2.856)             11
    [2.856,4.054)             14
    [4.054,5.252)            111
    [5.252,6.45)               8
    [6.45,7.648)              33
    [7.648,8.846)              5
    [8.846,10.044)             1
    [10.044,11.242)            6
    [11.242,12.44)             8
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
        12.44        (544.180,198.850)    (549.240,191.470)    ccl_a clock inverter, uid:A17df3 (a lib_cell INVX12) at (549.240,191.470), in power domain auto-default
        12.44        (544.180,198.850)    (539.120,191.470)    ccl_a clock inverter, uid:A17ee2 (a lib_cell INVX12) at (539.120,191.470), in power domain auto-default
        12.44        (544.180,198.850)    (549.240,206.230)    ccl_a clock inverter, uid:A17ee1 (a lib_cell INVX12) at (549.240,206.230), in power domain auto-default
        12.44        (96.140,220.990)     (101.200,213.610)    ccl clock inverter, uid:A18036 (a lib_cell INVX12) at (101.200,213.610), in power domain auto-default
        12.44        (96.140,220.990)     (101.200,228.370)    ccl clock inverter, uid:A1806c (a lib_cell INVX12) at (101.200,228.370), in power domain auto-default
        11.52        (544.180,198.850)    (540.040,206.230)    ccl_a clock inverter, uid:A17c43 (a lib_cell INVX8) at (540.040,206.230), in power domain auto-default
        11.52        (133.400,700.690)    (129.260,693.310)    ccl_a clock inverter, uid:A17be8 (a lib_cell INVX8) at (129.260,693.310), in power domain auto-default
        11.5         (544.180,198.850)    (555.680,198.850)    ccl_a clock inverter, uid:A17dd7 (a lib_cell INVX12) at (555.680,198.850), in power domain auto-default
        11.04        (96.140,220.990)     (107.180,220.990)    ccl clock inverter, uid:A18031 (a lib_cell INVX12) at (107.180,220.990), in power domain auto-default
        10.12        (133.400,700.690)    (143.520,700.690)    ccl_a clock inverter, uid:A17dbc (a lib_cell INVX12) at (143.520,700.690), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:03.1 real=0:00:03.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=485, icg=0, nicg=0, l=0, total=485
      cell areas       : b=0.000um^2, i=6344.881um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6344.881um^2
      cell capacitance : b=0.000pF, i=11.522pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.522pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.250pF, leaf=10.157pF, total=13.406pF
      wire lengths     : top=0.000um, trunk=16594.135um, leaf=47730.354um, total=64324.489um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=21, worst=[0.400ns, 0.057ns, 0.006ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, ...]} avg=0.023ns sd=0.087ns sum=0.487ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=251 avg=0.084ns sd=0.030ns min=0.049ns max=0.500ns {12 <= 0.060ns, 112 <= 0.080ns, 116 <= 0.100ns} {9 <= 0.105ns, 2 > 0.105ns}
      Leaf  : target=0.100ns count=235 avg=0.092ns sd=0.006ns min=0.076ns max=0.106ns {4 <= 0.080ns, 221 <= 0.100ns} {9 <= 0.105ns, 1 > 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INVX12: 416 INVX8: 65 INVX6: 4 
    Primary reporting skew group after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.017, avg=0.974, sd=0.022], skew [0.100 vs 0.126, 100% {0.917, 1.017}] (wid=0.014 ws=0.003) (gid=1.004 gs=0.099)
    Skew group summary after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.017, avg=0.974, sd=0.022], skew [0.100 vs 0.126, 100% {0.917, 1.017}] (wid=0.014 ws=0.003) (gid=1.004 gs=0.099)
    Clock network insertion delays are now [0.917ns, 1.017ns] average 0.974ns std.dev 0.022ns
    Legalizer calls during this step: 21768 succeeded with DRC/Color checks: 21768 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:34.5 real=0:00:34.5)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  --------------------------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  --------------------------------------------------------------------------------------------------------------------------
  Trunk        252      1.929       1         3        0.546      {47 <= 2, 176 <= 3, 29 <= 4}
  Leaf         235     24.966      12        32        3.517      {8 <= 16, 9 <= 20, 47 <= 24, 117 <= 28, 53 <= 32, 1 <= 36}
  --------------------------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  -------------------------------------------------------------------------
  Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
              Tried       Failed      Failures       Failures    Failures
  -------------------------------------------------------------------------
  Trunk        24063        5837          41            4           5837
  Leaf          7329        3405           0            0           3405
  -------------------------------------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 1 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=52290 and nets=55880 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1804.277M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=485, icg=0, nicg=0, l=0, total=485
    cell areas       : b=0.000um^2, i=6344.881um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6344.881um^2
    cell capacitance : b=0.000pF, i=11.522pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.522pF
    sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.250pF, leaf=10.214pF, total=13.464pF
    wire lengths     : top=0.000um, trunk=16594.135um, leaf=47730.354um, total=64324.489um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=23, worst=[0.400ns, 0.057ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.021ns sd=0.083ns sum=0.492ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=251 avg=0.084ns sd=0.030ns min=0.049ns max=0.500ns {12 <= 0.060ns, 112 <= 0.080ns, 116 <= 0.100ns} {9 <= 0.105ns, 2 > 0.105ns}
    Leaf  : target=0.100ns count=235 avg=0.092ns sd=0.006ns min=0.076ns max=0.106ns {4 <= 0.080ns, 219 <= 0.100ns} {11 <= 0.105ns, 1 > 0.105ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INVX12: 416 INVX8: 65 INVX6: 4 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.917, max=1.016, avg=0.974, sd=0.022], skew [0.100 vs 0.126, 100% {0.917, 1.016}] (wid=0.014 ws=0.004) (gid=1.004 gs=0.099)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.917, max=1.016, avg=0.974, sd=0.022], skew [0.100 vs 0.126, 100% {0.917, 1.016}] (wid=0.014 ws=0.004) (gid=1.004 gs=0.099)
  Clock network insertion delays are now [0.917ns, 1.016ns] average 0.974ns std.dev 0.022ns
  Update congestion based capacitance done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Clustering done. (took cpu=0:00:36.1 real=0:00:36.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6467.094um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6467.094um^2
      cell capacitance : b=0.000pF, i=11.753pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.753pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.307pF, leaf=10.203pF, total=13.510pF
      wire lengths     : top=0.000um, trunk=16889.665um, leaf=47682.881um, total=64572.546um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=2, worst=[0.400ns, 0.057ns]} avg=0.229ns sd=0.242ns sum=0.457ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=257 avg=0.083ns sd=0.030ns min=0.032ns max=0.500ns {3 <= 0.040ns, 11 <= 0.060ns, 117 <= 0.080ns, 124 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INVX12: 429 INVX8: 59 INVX6: 4 INVX4: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Clock network insertion delays are now [0.917ns, 1.114ns] average 0.977ns std.dev 0.029ns
    BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 11135}Legalizer calls during this step: 584 succeeded with DRC/Color checks: 570 succeeded without DRC/Color checks: 14
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.6 real=0:00:01.6)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6467.094um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6467.094um^2
      cell capacitance : b=0.000pF, i=11.753pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.753pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.307pF, leaf=10.203pF, total=13.510pF
      wire lengths     : top=0.000um, trunk=16889.665um, leaf=47682.881um, total=64572.546um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=2, worst=[0.400ns, 0.057ns]} avg=0.229ns sd=0.242ns sum=0.457ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=257 avg=0.083ns sd=0.030ns min=0.032ns max=0.500ns {3 <= 0.040ns, 11 <= 0.060ns, 117 <= 0.080ns, 124 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INVX12: 429 INVX8: 59 INVX6: 4 INVX4: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Clock network insertion delays are now [0.917ns, 1.114ns] average 0.977ns std.dev 0.029ns
    BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 11135}Legalizer calls during this step: 28 succeeded with DRC/Color checks: 28 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing done. (took cpu=0:00:01.9 real=0:00:01.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6467.094um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6467.094um^2
      cell capacitance : b=0.000pF, i=11.753pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.753pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.307pF, leaf=10.203pF, total=13.510pF
      wire lengths     : top=0.000um, trunk=16889.665um, leaf=47682.881um, total=64572.546um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=2, worst=[0.400ns, 0.057ns]} avg=0.229ns sd=0.242ns sum=0.457ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=257 avg=0.083ns sd=0.030ns min=0.032ns max=0.500ns {3 <= 0.040ns, 11 <= 0.060ns, 117 <= 0.080ns, 124 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INVX12: 429 INVX8: 59 INVX6: 4 INVX4: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Clock network insertion delays are now [0.917ns, 1.114ns] average 0.977ns std.dev 0.029ns
    BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 11135}Legalizer calls during this step: 11 succeeded with DRC/Color checks: 11 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6467.094um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6467.094um^2
      cell capacitance : b=0.000pF, i=11.753pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.753pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.307pF, leaf=10.203pF, total=13.510pF
      wire lengths     : top=0.000um, trunk=16889.665um, leaf=47682.881um, total=64572.546um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=2, worst=[0.400ns, 0.057ns]} avg=0.229ns sd=0.242ns sum=0.457ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=257 avg=0.083ns sd=0.030ns min=0.032ns max=0.500ns {3 <= 0.040ns, 11 <= 0.060ns, 117 <= 0.080ns, 124 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INVX12: 429 INVX8: 59 INVX6: 4 INVX4: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Clock network insertion delays are now [0.917ns, 1.114ns] average 0.977ns std.dev 0.029ns
    BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 11135}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6467.094um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6467.094um^2
      cell capacitance : b=0.000pF, i=11.753pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.753pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.307pF, leaf=10.203pF, total=13.510pF
      wire lengths     : top=0.000um, trunk=16889.665um, leaf=47682.881um, total=64572.546um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=2, worst=[0.400ns, 0.057ns]} avg=0.229ns sd=0.242ns sum=0.457ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=257 avg=0.083ns sd=0.030ns min=0.032ns max=0.500ns {3 <= 0.040ns, 11 <= 0.060ns, 117 <= 0.080ns, 124 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INVX12: 429 INVX8: 59 INVX6: 4 INVX4: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.114, avg=0.977, sd=0.029], skew [0.197 vs 0.126*, 97.4% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.101 gs=0.195)
    Clock network insertion delays are now [0.917ns, 1.114ns] average 0.977ns std.dev 0.029ns
    BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 11135}Legalizer calls during this step: 20 succeeded with DRC/Color checks: 20 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6446.725um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6446.725um^2
      cell capacitance : b=0.000pF, i=11.720pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.720pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.303pF, leaf=10.203pF, total=13.506pF
      wire lengths     : top=0.000um, trunk=16876.485um, leaf=47682.881um, total=64559.366um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=2, worst=[0.400ns, 0.057ns]} avg=0.229ns sd=0.242ns sum=0.457ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=255 avg=0.083ns sd=0.030ns min=0.035ns max=0.500ns {2 <= 0.040ns, 11 <= 0.060ns, 117 <= 0.080ns, 123 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INVX12: 428 INVX8: 59 INVX6: 4 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.084, avg=0.975, sd=0.024], skew [0.167 vs 0.126*, 99% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.071 gs=0.165)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=0.917, max=1.084, avg=0.975, sd=0.024], skew [0.167 vs 0.126*, 99% {0.917, 1.043}] (wid=0.014 ws=0.004) (gid=1.071 gs=0.165)
    Clock network insertion delays are now [0.917ns, 1.084ns] average 0.975ns std.dev 0.024ns
    BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 10836}Legalizer calls during this step: 283 succeeded with DRC/Color checks: 283 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6453.515um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6453.515um^2
      cell capacitance : b=0.000pF, i=11.736pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.736pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.264pF, leaf=10.206pF, total=13.470pF
      wire lengths     : top=0.000um, trunk=16668.156um, leaf=47701.511um, total=64369.667um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=255 avg=0.082ns sd=0.030ns min=0.036ns max=0.500ns {1 <= 0.040ns, 13 <= 0.060ns, 118 <= 0.080ns, 121 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INVX12: 429 INVX8: 60 INVX6: 2 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=0.877, max=1.020, avg=0.935, sd=0.023], skew [0.142 vs 0.126*, 99% {0.877, 1.003}] (wid=0.014 ws=0.004) (gid=1.007 gs=0.141)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=0.877, max=1.020, avg=0.935, sd=0.023], skew [0.142 vs 0.126*, 99% {0.877, 1.003}] (wid=0.014 ws=0.004) (gid=1.007 gs=0.141)
    Clock network insertion delays are now [0.877ns, 1.020ns] average 0.935ns std.dev 0.023ns
    BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 10197}Legalizer calls during this step: 1056 succeeded with DRC/Color checks: 1049 succeeded without DRC/Color checks: 7
  Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.7 real=0:00:03.7)
  CCOpt::Phase::Construction done. (took cpu=0:00:41.8 real=0:00:41.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6453.515um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6453.515um^2
      cell capacitance : b=0.000pF, i=11.736pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.736pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.227pF, leaf=10.206pF, total=13.433pF
      wire lengths     : top=0.000um, trunk=16474.347um, leaf=47701.511um, total=64175.858um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=255 avg=0.082ns sd=0.030ns min=0.036ns max=0.500ns {1 <= 0.040ns, 14 <= 0.060ns, 117 <= 0.080ns, 121 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.059ns max=0.100ns {1 <= 0.060ns, 6 <= 0.080ns, 230 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INVX12: 429 INVX8: 60 INVX6: 2 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=0.877, max=1.017, avg=0.934, sd=0.023], skew [0.140 vs 0.126*, 99% {0.877, 1.003}] (wid=0.014 ws=0.004) (gid=1.004 gs=0.139)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=0.877, max=1.017, avg=0.934, sd=0.023], skew [0.140 vs 0.126*, 99% {0.877, 1.003}] (wid=0.014 ws=0.004) (gid=1.004 gs=0.139)
    Clock network insertion delays are now [0.877ns, 1.017ns] average 0.934ns std.dev 0.023ns
    BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 10174}Legalizer calls during this step: 807 succeeded with DRC/Color checks: 807 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6198.905um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6198.905um^2
      cell capacitance : b=0.000pF, i=11.132pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.132pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.433pF
      wire lengths     : top=0.000um, trunk=16476.447um, leaf=47701.511um, total=64177.958um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=255 avg=0.087ns sd=0.029ns min=0.044ns max=0.500ns {5 <= 0.060ns, 81 <= 0.080ns, 167 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INVX12: 359 INVX8: 120 INVX6: 12 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=0.906, max=1.006, avg=0.948, sd=0.017], skew [0.099 vs 0.126, 100% {0.906, 1.006}] (wid=0.014 ws=0.004) (gid=0.992 gs=0.098)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=0.906, max=1.006, avg=0.948, sd=0.017], skew [0.099 vs 0.126, 100% {0.906, 1.006}] (wid=0.014 ws=0.004) (gid=0.992 gs=0.098)
    Clock network insertion delays are now [0.906ns, 1.006ns] average 0.948ns std.dev 0.017ns
    BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 10055}Legalizer calls during this step: 704 succeeded with DRC/Color checks: 704 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.4 real=0:00:03.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6198.905um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6198.905um^2
      cell capacitance : b=0.000pF, i=11.132pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.132pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.433pF
      wire lengths     : top=0.000um, trunk=16476.447um, leaf=47701.511um, total=64177.958um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=255 avg=0.087ns sd=0.029ns min=0.044ns max=0.500ns {5 <= 0.060ns, 81 <= 0.080ns, 167 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INVX12: 359 INVX8: 120 INVX6: 12 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=0.906, max=1.006, avg=0.948, sd=0.017], skew [0.099 vs 0.126, 100% {0.906, 1.006}] (wid=0.014 ws=0.004) (gid=0.992 gs=0.098)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=0.906, max=1.006, avg=0.948, sd=0.017], skew [0.099 vs 0.126, 100% {0.906, 1.006}] (wid=0.014 ws=0.004) (gid=0.992 gs=0.098)
    Clock network insertion delays are now [0.906ns, 1.006ns] average 0.948ns std.dev 0.017ns
    BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/func_mode,WC: 5636.3 -> 10055}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:04.1 real=0:00:04.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.005ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 493 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6198.905um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6198.905um^2
          cell capacitance : b=0.000pF, i=11.132pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.132pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.433pF
          wire lengths     : top=0.000um, trunk=16476.447um, leaf=47701.511um, total=64177.958um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=255 avg=0.087ns sd=0.029ns min=0.044ns max=0.500ns {5 <= 0.060ns, 81 <= 0.080ns, 167 <= 0.100ns} {2 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INVX12: 359 INVX8: 120 INVX6: 12 
        Clock network insertion delays are now [0.906ns, 1.006ns] average 0.948ns std.dev 0.017ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
          cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
          wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INVX12: 350 INVX8: 125 INVX6: 16 
        Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
        Legalizer calls during this step: 744 succeeded with DRC/Color checks: 744 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:03.2 real=0:00:03.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
          cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
          wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INVX12: 350 INVX8: 125 INVX6: 16 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 744 succeeded with DRC/Color checks: 744 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:04.5 real=0:00:04.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
    cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
    cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
    sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
    wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
    Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INVX12: 350 INVX8: 125 INVX6: 16 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
  Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
          cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
          wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INVX12: 350 INVX8: 125 INVX6: 16 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:06.3 real=0:00:06.3)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 1 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=52296 and nets=55886 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1807.332M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
    cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
    cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
    sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
    wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
    Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INVX12: 350 INVX8: 125 INVX6: 16 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
  Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
  Merging balancing drivers for power...
    Tried: 493 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.043pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.043pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.434pF
      wire lengths     : top=0.000um, trunk=16475.937um, leaf=47701.511um, total=64177.448um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=255 avg=0.088ns sd=0.028ns min=0.044ns max=0.500ns {4 <= 0.060ns, 75 <= 0.080ns, 174 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INVX12: 350 INVX8: 125 INVX6: 16 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.946, sd=0.013], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.004) (gid=0.985 gs=0.098)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.946ns std.dev 0.013ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=18.406pF fall=18.406pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=18.305pF fall=18.305pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6119.127um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6119.127um^2
      cell capacitance : b=0.000pF, i=10.942pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=10.942pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.433pF
      wire lengths     : top=0.000um, trunk=16475.117um, leaf=47701.511um, total=64176.628um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=255 avg=0.089ns sd=0.028ns min=0.044ns max=0.500ns {3 <= 0.060ns, 68 <= 0.080ns, 182 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INVX12: 342 INVX8: 124 INVX6: 25 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.949, sd=0.015], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.005) (gid=0.986 gs=0.099)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.949, sd=0.015], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.005) (gid=0.986 gs=0.099)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.949ns std.dev 0.015ns
    Legalizer calls during this step: 650 succeeded with DRC/Color checks: 650 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:04.0 real=0:00:04.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
      cell areas       : b=0.000um^2, i=6119.127um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6119.127um^2
      cell capacitance : b=0.000pF, i=10.942pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=10.942pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.228pF, leaf=10.206pF, total=13.433pF
      wire lengths     : top=0.000um, trunk=16475.117um, leaf=47701.511um, total=64176.628um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=255 avg=0.089ns sd=0.028ns min=0.044ns max=0.500ns {3 <= 0.060ns, 68 <= 0.080ns, 182 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=237 avg=0.092ns sd=0.006ns min=0.073ns max=0.100ns {5 <= 0.080ns, 232 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INVX12: 342 INVX8: 124 INVX6: 25 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.949, sd=0.015], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.005) (gid=0.986 gs=0.099)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=0.899, max=0.998, avg=0.949, sd=0.015], skew [0.099 vs 0.126, 100% {0.899, 0.998}] (wid=0.014 ws=0.005) (gid=0.986 gs=0.099)
    Clock network insertion delays are now [0.899ns, 0.998ns] average 0.949ns std.dev 0.015ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=31.738pF fall=31.738pF), of which (rise=13.433pF fall=13.433pF) is wire, and (rise=18.305pF fall=18.305pF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.4 real=0:00:06.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:14:46 mem=1807.3M) ***
Total net bbox length = 3.602e+06 (1.909e+06 1.693e+06) (ext = 3.512e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1807.3MB
Summary Report:
Instances move: 0 (out of 52296 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.602e+06 (1.909e+06 1.693e+06) (ext = 3.512e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1807.3MB
*** Finished refinePlace (1:14:46 mem=1807.3M) ***
  Moved 0 and flipped 0 of 6358 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:18.2 real=0:00:18.2)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       492 (unrouted=492, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55394 (unrouted=40, trialRouted=55354, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 492 for routing of which 492 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55845  numIgnoredNets=55591
[NR-eGR] There are 254 clock nets ( 254 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 254 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 254 net(s) in layer range [6, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 1.696662e+04um
[NR-eGR] 
[NR-eGR] Move 41 nets to layer range [6, 8]
[NR-eGR] Layer group 2: route 41 net(s) in layer range [6, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.822860e+03um
[NR-eGR] 
[NR-eGR] Move 10 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.114300e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6      10( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer7       1( 0.00%)       0( 0.00%)       3( 0.00%)   ( 0.01%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total       11( 0.00%)       0( 0.00%)       3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 198097
[NR-eGR] Layer2(METAL2)(V) length: 6.919425e+05um, number of vias: 266342
[NR-eGR] Layer3(METAL3)(H) length: 9.680698e+05um, number of vias: 63492
[NR-eGR] Layer4(METAL4)(V) length: 8.465248e+05um, number of vias: 44348
[NR-eGR] Layer5(METAL5)(H) length: 8.508950e+05um, number of vias: 26586
[NR-eGR] Layer6(METAL6)(V) length: 7.579288e+05um, number of vias: 15482
[NR-eGR] Layer7(METAL7)(H) length: 7.161837e+05um, number of vias: 6323
[NR-eGR] Layer8(METAL8)(V) length: 2.868171e+05um, number of vias: 0
[NR-eGR] Total length: 5.118362e+06um, number of vias: 620670
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.673056e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 744
[NR-eGR] Layer2(METAL2)(V) length: 1.360790e+03um, number of vias: 772
[NR-eGR] Layer3(METAL3)(H) length: 1.765891e+03um, number of vias: 303
[NR-eGR] Layer4(METAL4)(V) length: 9.860550e+01um, number of vias: 298
[NR-eGR] Layer5(METAL5)(H) length: 4.097300e+02um, number of vias: 289
[NR-eGR] Layer6(METAL6)(V) length: 6.728510e+03um, number of vias: 238
[NR-eGR] Layer7(METAL7)(H) length: 6.263309e+03um, number of vias: 11
[NR-eGR] Layer8(METAL8)(V) length: 1.037300e+02um, number of vias: 0
[NR-eGR] Total length: 1.673057e+04um, number of vias: 2655
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.673057e+04um, number of vias: 2655
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1804.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.67 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1804.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 254  numPreroutedWires = 2762
[NR-eGR] Read numTotalNets=55845  numIgnoredNets=55608
[NR-eGR] There are 237 clock nets ( 237 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 237 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 237 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.613238e+04um
[NR-eGR] 
[NR-eGR] Move 70 nets to layer range [4, 7]
[NR-eGR] Layer group 2: route 70 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.349064e+04um
[NR-eGR] 
[NR-eGR] Move 69 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 69 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.337625e+04um
[NR-eGR] 
[NR-eGR] Move 8 nets to layer range [2, 8]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.767500e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 204201
[NR-eGR] Layer2(METAL2)(V) length: 7.056302e+05um, number of vias: 273888
[NR-eGR] Layer3(METAL3)(H) length: 9.842354e+05um, number of vias: 66173
[NR-eGR] Layer4(METAL4)(V) length: 8.569285e+05um, number of vias: 46178
[NR-eGR] Layer5(METAL5)(H) length: 8.587879e+05um, number of vias: 26594
[NR-eGR] Layer6(METAL6)(V) length: 7.579341e+05um, number of vias: 15482
[NR-eGR] Layer7(METAL7)(H) length: 7.161837e+05um, number of vias: 6323
[NR-eGR] Layer8(METAL8)(V) length: 2.868171e+05um, number of vias: 0
[NR-eGR] Total length: 5.166517e+06um, number of vias: 638839
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.815528e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6104
[NR-eGR] Layer2(METAL2)(V) length: 1.368767e+04um, number of vias: 7546
[NR-eGR] Layer3(METAL3)(H) length: 1.616569e+04um, number of vias: 2681
[NR-eGR] Layer4(METAL4)(V) length: 1.040372e+04um, number of vias: 1830
[NR-eGR] Layer5(METAL5)(H) length: 7.892865e+03um, number of vias: 8
[NR-eGR] Layer6(METAL6)(V) length: 5.330000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.815528e+04um, number of vias: 18169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.815528e+04um, number of vias: 18169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1804.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.71 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:01.7 real=0:00:01.7)
Set FIXED routing status on 491 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       492 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=491, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55394 (unrouted=40, trialRouted=55354, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=52296 and nets=55886 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1804.277M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6119.127um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6119.127um^2
          cell capacitance : b=0.000pF, i=10.942pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=10.942pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.464pF, leaf=10.755pF, total=14.220pF
          wire lengths     : top=0.000um, trunk=16731.060um, leaf=48155.277um, total=64886.337um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=63, worst=[0.400ns, 0.018ns, 0.009ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.008ns sd=0.050ns sum=0.526ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=255 avg=0.090ns sd=0.028ns min=0.045ns max=0.500ns {3 <= 0.060ns, 65 <= 0.080ns, 162 <= 0.100ns} {22 <= 0.105ns, 3 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.094ns sd=0.006ns min=0.073ns max=0.106ns {4 <= 0.080ns, 195 <= 0.100ns} {36 <= 0.105ns, 2 > 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INVX12: 342 INVX8: 124 INVX6: 25 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Skew group summary eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Clock network insertion delays are now [0.908ns, 1.014ns] average 0.959ns std.dev 0.016ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         23
          Processed:             23
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             23
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6119.127um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6119.127um^2
          cell capacitance : b=0.000pF, i=10.942pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=10.942pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.464pF, leaf=10.755pF, total=14.220pF
          wire lengths     : top=0.000um, trunk=16731.060um, leaf=48155.277um, total=64886.337um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=63, worst=[0.400ns, 0.018ns, 0.009ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.008ns sd=0.050ns sum=0.526ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=255 avg=0.090ns sd=0.028ns min=0.045ns max=0.500ns {3 <= 0.060ns, 65 <= 0.080ns, 162 <= 0.100ns} {22 <= 0.105ns, 3 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.094ns sd=0.006ns min=0.073ns max=0.106ns {4 <= 0.080ns, 195 <= 0.100ns} {36 <= 0.105ns, 2 > 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Invs: INVX12: 342 INVX8: 124 INVX6: 25 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Clock network insertion delays are now [0.908ns, 1.014ns] average 0.959ns std.dev 0.016ns
        Moving buffers done. (took cpu=0:00:00.5 real=0:00:00.5)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.013ns.
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 676 long paths. The largest offset applied was 0.039ns
          
          Skew Group Offsets:
          
          -------------------------------------------------------------------------------------------
          Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -------------------------------------------------------------------------------------------
          clk/func_mode    5867       676       11.522%      0.039ns       1.014ns         0.975ns
          -------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.005       254
            0.005        0.010       125
            0.010        0.015        57
            0.015        0.020       102
            0.020        0.025        77
            0.025        0.030         0
            0.030        0.035        38
            0.035      and above      23
          -------------------------------
          
          Mean=0.012ns Median=0.009ns Std.Dev=0.010ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 76, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 416, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 76, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 76, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6119.127um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6119.127um^2
          cell capacitance : b=0.000pF, i=10.942pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=10.942pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.464pF, leaf=10.755pF, total=14.220pF
          wire lengths     : top=0.000um, trunk=16731.060um, leaf=48155.277um, total=64886.337um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=63, worst=[0.400ns, 0.018ns, 0.009ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, ...]} avg=0.008ns sd=0.050ns sum=0.526ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=255 avg=0.090ns sd=0.028ns min=0.045ns max=0.500ns {3 <= 0.060ns, 65 <= 0.080ns, 162 <= 0.100ns} {22 <= 0.105ns, 3 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.094ns sd=0.006ns min=0.073ns max=0.106ns {4 <= 0.080ns, 195 <= 0.100ns} {36 <= 0.105ns, 2 > 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Invs: INVX12: 342 INVX8: 124 INVX6: 25 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Skew group summary eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Clock network insertion delays are now [0.908ns, 1.014ns] average 0.959ns std.dev 0.016ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.2 real=0:00:01.2)
        Fixing DRVs...
        Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 492, tested: 492, violation detected: 63, violation ignored (due to small violation): 41, cannot run: 2, attempted: 20, unsuccessful: 0, sized: 2
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
        trunk              5 (25.0%)           2 (100.0%)           0            0                    2 (100.0%)           3 (16.7%)
        leaf              15 (75.0%)           0                    0            0                    0 (0.0%)            15 (83.3%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total             20 (100%)            2 (100%)      -            -                           2 (100%)            18 (100%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 5.092um^2 (0.083%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=491, icg=0, nicg=0, l=0, total=491
          cell areas       : b=0.000um^2, i=6124.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6124.219um^2
          cell capacitance : b=0.000pF, i=10.954pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=10.954pF
          sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=3.464pF, leaf=10.755pF, total=14.220pF
          wire lengths     : top=0.000um, trunk=16731.060um, leaf=48155.277um, total=64886.337um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=62, worst=[0.400ns, 0.018ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.008ns sd=0.051ns sum=0.516ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=255 avg=0.090ns sd=0.028ns min=0.045ns max=0.500ns {3 <= 0.060ns, 66 <= 0.080ns, 162 <= 0.100ns} {22 <= 0.105ns, 2 > 0.105ns}
          Leaf  : target=0.100ns count=237 avg=0.094ns sd=0.006ns min=0.073ns max=0.106ns {4 <= 0.080ns, 195 <= 0.100ns} {36 <= 0.105ns, 2 > 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Invs: INVX12: 343 INVX8: 124 INVX6: 24 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
        Clock network insertion delays are now [0.908ns, 1.014ns] average 0.959ns std.dev 0.016ns
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
        Moving clock insts towards fanout...
          Move to sink centre: considered=52, unsuccessful=0, alreadyClose=0, noImprovementFound=45, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=7
        Moving clock insts towards fanout done.
        Cloning clock nodes to reduce slew violations....
          Cloning results : Attempted = 2 , succeeded = 2 , unsuccessful = 0 , skipped = 0 , ignored = 0
          Fanout results : attempted = 53 ,succeeded = 53 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done.
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 170 insts, 340 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:14:54 mem=1864.6M) ***
Total net bbox length = 3.603e+06 (1.909e+06 1.693e+06) (ext = 3.512e+04)
Density distribution unevenness ratio = 6.372%
Move report: Detail placement moves 432 insts, mean move: 1.51 um, max move: 5.99 um
	Max move on inst (buffer_reg_1__54__5_): (513.36, 276.34) --> (515.66, 280.03)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1864.6MB
Summary Report:
Instances move: 432 (out of 52298 movable)
Instances flipped: 0
Mean displacement: 1.51 um
Max displacement: 5.99 um (Instance: buffer_reg_1__54__5_) (513.36, 276.34) -> (515.66, 280.03)
	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFRX1
Total net bbox length = 3.603e+06 (1.909e+06 1.693e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1864.6MB
*** Finished refinePlace (1:14:56 mem=1864.6M) ***
  Moved 66 and flipped 4 of 6360 clock instance(s) during refinement.
  The largest move was 5.99 microns for buffer_reg_1__54__5_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.4 real=0:00:02.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:10.0 real=0:00:10.0)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
    cell areas       : b=0.000um^2, i=6151.378um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6151.378um^2
    cell capacitance : b=0.000pF, i=11.004pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.004pF
    sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.467pF, leaf=10.772pF, total=14.239pF
    wire lengths     : top=0.000um, trunk=16742.110um, leaf=48230.591um, total=64972.701um
  Clock DAG net violations before routing clock trees:
    Remaining Transition : {count=62, worst=[0.400ns, 0.041ns, 0.018ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.009ns sd=0.051ns sum=0.546ns
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.100ns count=255 avg=0.090ns sd=0.028ns min=0.045ns max=0.500ns {3 <= 0.060ns, 65 <= 0.080ns, 161 <= 0.100ns} {23 <= 0.105ns, 3 > 0.105ns}
    Leaf  : target=0.100ns count=239 avg=0.094ns sd=0.007ns min=0.059ns max=0.104ns {1 <= 0.060ns, 7 <= 0.080ns, 195 <= 0.100ns} {36 <= 0.105ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Invs: INVX12: 345 INVX8: 124 INVX6: 24 
  Primary reporting skew group before routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
  Skew group summary before routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.908, max=1.014, avg=0.959, sd=0.016], skew [0.105 vs 0.126, 100% {0.908, 1.014}] (wid=0.013 ws=0.003) (gid=1.003 gs=0.105)
  Clock network insertion delays are now [0.908ns, 1.014ns] average 0.959ns std.dev 0.016ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       494 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=491, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55394 (unrouted=40, trialRouted=55354, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 494 for routing of which 494 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=55847  numIgnoredNets=55593
[NR-eGR] There are 254 clock nets ( 254 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 1. Nets 254 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 254 net(s) in layer range [6, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 1.699983e+04um
[NR-eGR] 
[NR-eGR] Move 39 nets to layer range [6, 8]
[NR-eGR] Layer group 2: route 39 net(s) in layer range [6, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.767510e+03um
[NR-eGR] 
[NR-eGR] Move 10 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.114300e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6      10( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer7       1( 0.00%)       0( 0.00%)       3( 0.00%)   ( 0.01%) 
[NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total       11( 0.00%)       0( 0.00%)       3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 198099
[NR-eGR] Layer2(METAL2)(V) length: 6.919856e+05um, number of vias: 266345
[NR-eGR] Layer3(METAL3)(H) length: 9.680780e+05um, number of vias: 63488
[NR-eGR] Layer4(METAL4)(V) length: 8.465049e+05um, number of vias: 44345
[NR-eGR] Layer5(METAL5)(H) length: 8.509033e+05um, number of vias: 26583
[NR-eGR] Layer6(METAL6)(V) length: 7.579257e+05um, number of vias: 15479
[NR-eGR] Layer7(METAL7)(H) length: 7.161759e+05um, number of vias: 6325
[NR-eGR] Layer8(METAL8)(V) length: 2.868188e+05um, number of vias: 0
[NR-eGR] Total length: 5.118392e+06um, number of vias: 620664
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.676103e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 746
[NR-eGR] Layer2(METAL2)(V) length: 1.403840e+03um, number of vias: 775
[NR-eGR] Layer3(METAL3)(H) length: 1.774171e+03um, number of vias: 299
[NR-eGR] Layer4(METAL4)(V) length: 7.872050e+01um, number of vias: 295
[NR-eGR] Layer5(METAL5)(H) length: 4.180100e+02um, number of vias: 286
[NR-eGR] Layer6(METAL6)(V) length: 6.725435e+03um, number of vias: 235
[NR-eGR] Layer7(METAL7)(H) length: 6.255489e+03um, number of vias: 13
[NR-eGR] Layer8(METAL8)(V) length: 1.053700e+02um, number of vias: 0
[NR-eGR] Total length: 1.676103e+04um, number of vias: 2649
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.676103e+04um, number of vias: 2649
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1804.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.69 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1804.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=458 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 254  numPreroutedWires = 2755
[NR-eGR] Read numTotalNets=55847  numIgnoredNets=55608
[NR-eGR] There are 239 clock nets ( 239 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 239 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 239 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.619511e+04um
[NR-eGR] 
[NR-eGR] Move 69 nets to layer range [4, 7]
[NR-eGR] Layer group 2: route 69 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.315854e+04um
[NR-eGR] 
[NR-eGR] Move 68 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 68 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.304046e+04um
[NR-eGR] 
[NR-eGR] Move 7 nets to layer range [2, 8]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.350530e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 204205
[NR-eGR] Layer2(METAL2)(V) length: 7.057235e+05um, number of vias: 273888
[NR-eGR] Layer3(METAL3)(H) length: 9.841979e+05um, number of vias: 66167
[NR-eGR] Layer4(METAL4)(V) length: 8.569142e+05um, number of vias: 46182
[NR-eGR] Layer5(METAL5)(H) length: 8.588321e+05um, number of vias: 26589
[NR-eGR] Layer6(METAL6)(V) length: 7.579302e+05um, number of vias: 15479
[NR-eGR] Layer7(METAL7)(H) length: 7.161759e+05um, number of vias: 6325
[NR-eGR] Layer8(METAL8)(V) length: 2.868188e+05um, number of vias: 0
[NR-eGR] Total length: 5.166593e+06um, number of vias: 638835
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.820037e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6106
[NR-eGR] Layer2(METAL2)(V) length: 1.373790e+04um, number of vias: 7543
[NR-eGR] Layer3(METAL3)(H) length: 1.611991e+04um, number of vias: 2679
[NR-eGR] Layer4(METAL4)(V) length: 1.040926e+04um, number of vias: 1837
[NR-eGR] Layer5(METAL5)(H) length: 7.928795e+03um, number of vias: 6
[NR-eGR] Layer6(METAL6)(V) length: 4.510000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.820037e+04um, number of vias: 18171
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.820037e+04um, number of vias: 18171
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1804.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.79 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/.rgfwFSegQ
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 494 clock nets with NanoRoute.
  0 nets are default rule, 239 are CTS_2W1S and 255 are CTS_2W2S.
  Removed pre-existing routes for 493 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/22 16:59:01, mem=1422.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Jun 22 16:59:01 2019
#
#WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sat Jun 22 16:59:03 2019
#
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (EMS-27) Message (NRDB-2077) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-2078) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 55886 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1515.89 (MB), peak = 3389.77 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Sat Jun 22 16:59:15 2019
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 35.57 (MB)
#Total memory = 1516.37 (MB)
#Peak memory = 3389.77 (MB)
#
#
#Start global routing on Sat Jun 22 16:59:15 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Jun 22 16:59:15 2019
#
#Start routing resource analysis on Sat Jun 22 16:59:15 2019
#
#Routing resource analysis is done on Sat Jun 22 16:59:15 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2383           0       25440    81.81%
#  METAL2         V        2133           0       25440     0.00%
#  METAL3         H        2383           0       25440     0.00%
#  METAL4         V        2133           0       25440     0.00%
#  METAL5         H        2383           0       25440     0.00%
#  METAL6         V        2092          41       25440     1.21%
#  METAL7         H        2340          43       25440     1.22%
#  METAL8         V         853           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  16700       0.47%      203520    10.53%
#
#  255 nets (0.46%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jun 22 16:59:15 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.55 (MB), peak = 3389.77 (MB)
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1520.00 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.38 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.68 (MB), peak = 3389.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
#Total number of selected nets for routing = 493.
#Total number of unselected nets (but routable) for routing = 55354 (skipped).
#Total number of nets in the design = 55888.
#
#55354 skipped nets do not have any wires.
#493 routable nets have only global wires.
#493 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#---------------------------------------------------------------------
#        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------
#      Default           0            0              0               0  
#     CTS_2W1S           0          239            239               0  
#     CTS_2W2S         254            0              0               0  
#---------------------------------------------------------------------
#        Total         254          239            239               0  
#---------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------
#        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------
#      Default           0            0              0           55354  
#     CTS_2W1S           0          239            239               0  
#     CTS_2W2S         254            0              0               0  
#---------------------------------------------------------------------
#        Total         254          239            239           55354  
#---------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 494
#Total wire length = 62318 um.
#Total half perimeter of net bounding box = 41187 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 13948 um.
#Total wire length on LAYER METAL3 = 16912 um.
#Total wire length on LAYER METAL4 = 10270 um.
#Total wire length on LAYER METAL5 = 8235 um.
#Total wire length on LAYER METAL6 = 6617 um.
#Total wire length on LAYER METAL7 = 6230 um.
#Total wire length on LAYER METAL8 = 105 um.
#Total number of vias = 17049
#Up-Via Summary (total 17049):
#           
#-----------------------
# METAL1           6852
# METAL2           5399
# METAL3           2603
# METAL4           1695
# METAL5            278
# METAL6            215
# METAL7              7
#-----------------------
#                 17049 
#
#Total number of involved priority nets 493
#Maximum src to sink distance for priority net 322.1
#Average of max src_to_sink distance for priority net 72.5
#Average of ave src_to_sink distance for priority net 50.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 34.23 (MB)
#Total memory = 1550.60 (MB)
#Peak memory = 3389.77 (MB)
#
#Finished global routing on Sat Jun 22 16:59:16 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.89 (MB), peak = 3389.77 (MB)
#Start Track Assignment.
#Done with 3639 horizontal wires in 2 hboxes and 3830 vertical wires in 2 hboxes.
#Done with 40 horizontal wires in 2 hboxes and 31 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 494
#Total wire length = 68690 um.
#Total half perimeter of net bounding box = 41187 um.
#Total wire length on LAYER METAL1 = 6380 um.
#Total wire length on LAYER METAL2 = 13870 um.
#Total wire length on LAYER METAL3 = 17052 um.
#Total wire length on LAYER METAL4 = 10147 um.
#Total wire length on LAYER METAL5 = 8256 um.
#Total wire length on LAYER METAL6 = 6619 um.
#Total wire length on LAYER METAL7 = 6261 um.
#Total wire length on LAYER METAL8 = 105 um.
#Total number of vias = 17049
#Up-Via Summary (total 17049):
#           
#-----------------------
# METAL1           6852
# METAL2           5399
# METAL3           2603
# METAL4           1695
# METAL5            278
# METAL6            215
# METAL7              7
#-----------------------
#                 17049 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1538.82 (MB), peak = 3389.77 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 58.06 (MB)
#Total memory = 1538.82 (MB)
#Peak memory = 3389.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 79.5% required routing.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        4        4
#	Totals        4        4
#cpu time = 00:01:11, elapsed time = 00:01:11, memory = 1602.56 (MB), peak = 3389.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.11 (MB), peak = 3389.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 494
#Total wire length = 66749 um.
#Total half perimeter of net bounding box = 41187 um.
#Total wire length on LAYER METAL1 = 47 um.
#Total wire length on LAYER METAL2 = 3156 um.
#Total wire length on LAYER METAL3 = 9983 um.
#Total wire length on LAYER METAL4 = 24025 um.
#Total wire length on LAYER METAL5 = 15785 um.
#Total wire length on LAYER METAL6 = 7077 um.
#Total wire length on LAYER METAL7 = 6579 um.
#Total wire length on LAYER METAL8 = 96 um.
#Total number of vias = 26349
#Up-Via Summary (total 26349):
#           
#-----------------------
# METAL1           6865
# METAL2           6887
# METAL3           6337
# METAL4           5577
# METAL5            356
# METAL6            322
# METAL7              5
#-----------------------
#                 26349 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:13
#Elapsed time = 00:01:13
#Increased memory = -0.51 (MB)
#Total memory = 1538.32 (MB)
#Peak memory = 3389.77 (MB)
#Analyzing shielding information. 
#  Total shield net = 255 (one-side = 0, hf = 0 ), 254 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.37 (MB), peak = 3389.77 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1538.48 (MB), peak = 3389.77 (MB)
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1538.48 (MB), peak = 3389.77 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1570.89 (MB), peak = 3389.77 (MB)
#      Finished loop 1
#      Start loop 2
#        cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1593.13 (MB), peak = 3389.77 (MB)
#      Finished loop 2
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1565.33 (MB), peak = 3389.77 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1565.33 (MB), peak = 3389.77 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 255
#Number of nets reported: 254
#Number of nets without shielding: 39
#Average ratio                   : 0.856
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.000
#METAL2:         4.0        5.1     0.645
#METAL3:         5.8        8.9     0.776
#METAL4:         0.7        1.0     0.742
#METAL5:         1.3        2.0     0.795
#METAL6:        27.9       45.1     0.809
#METAL7:        25.9       50.0     0.965
#METAL8:         0.4        0.8     1.000
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1539.32 (MB), peak = 3389.77 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:01:32
#Increased memory = 0.50 (MB)
#Total memory = 1539.32 (MB)
#Peak memory = 3389.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:49
#Elapsed time = 00:01:49
#Increased memory = 69.96 (MB)
#Total memory = 1491.96 (MB)
#Peak memory = 3389.77 (MB)
#Number of warnings = 85
#Total number of warnings = 87
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 22 17:00:50 2019
#
% End globalDetailRoute (date=06/22 17:00:50, total cpu=0:01:49, real=0:01:49, peak res=1625.9M, current mem=1492.0M)
        NanoRoute done. (took cpu=0:01:49 real=0:01:49)
      Clock detailed routing done.
Checking guided vs. routed lengths for 494 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          185
        50.000     100.000          238
       100.000     150.000           42
       150.000     200.000            9
       200.000     250.000           10
       250.000     300.000            7
       300.000     350.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          244
        0.000     10.000          178
       10.000     20.000           35
       20.000     30.000           17
       30.000     40.000            9
       40.000     50.000            4
       50.000     60.000            4
       60.000     70.000            1
       70.000     80.000            1
       80.000     90.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_1872 (26 terminals)
    Guided length:  max path =   106.060um, total =   205.200um
    Routed length:  max path =   112.850um, total =   271.455um
    Deviation:      max path =     6.402%,  total =    32.288%

    Net CTS_1880 (24 terminals)
    Guided length:  max path =   104.190um, total =   185.650um
    Routed length:  max path =   102.760um, total =   240.715um
    Deviation:      max path =    -1.372%,  total =    29.661%

    Net CTS_1612 (23 terminals)
    Guided length:  max path =   119.940um, total =   226.615um
    Routed length:  max path =   122.460um, total =   293.810um
    Deviation:      max path =     2.101%,  total =    29.652%

    Net CTS_1878 (28 terminals)
    Guided length:  max path =    98.610um, total =   212.240um
    Routed length:  max path =   101.320um, total =   274.270um
    Deviation:      max path =     2.748%,  total =    29.226%

    Net CTS_1641 (29 terminals)
    Guided length:  max path =   105.840um, total =   209.785um
    Routed length:  max path =    84.360um, total =   268.760um
    Deviation:      max path =   -20.295%,  total =    28.112%

    Net CTS_1481 (27 terminals)
    Guided length:  max path =    96.220um, total =   225.475um
    Routed length:  max path =    75.210um, total =   287.210um
    Deviation:      max path =   -21.835%,  total =    27.380%

    Net CTS_1482 (25 terminals)
    Guided length:  max path =    92.150um, total =   202.470um
    Routed length:  max path =    92.200um, total =   257.565um
    Deviation:      max path =     0.054%,  total =    27.211%

    Net CTS_1604 (27 terminals)
    Guided length:  max path =   122.590um, total =   214.440um
    Routed length:  max path =   122.140um, total =   271.550um
    Deviation:      max path =    -0.367%,  total =    26.632%

    Net CTS_1935 (28 terminals)
    Guided length:  max path =    95.800um, total =   189.670um
    Routed length:  max path =    88.030um, total =   240.135um
    Deviation:      max path =    -8.111%,  total =    26.607%

    Net CTS_1834 (29 terminals)
    Guided length:  max path =   111.470um, total =   208.080um
    Routed length:  max path =   108.860um, total =   262.770um
    Deviation:      max path =    -2.341%,  total =    26.283%

Set FIXED routing status on 493 net(s)
Set FIXED placed status on 493 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       494 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=493, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55394 (unrouted=55394, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9148 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 493  numPreroutedWires = 30778
[NR-eGR] Read numTotalNets=55847  numIgnoredNets=493
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 55354 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55354 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.21% V. EstWL: 4.988858e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)          (9-10)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2766( 3.97%)       6( 0.01%)       0( 0.00%)   ( 3.98%) 
[NR-eGR] Layer3     852( 1.22%)       1( 0.00%)       0( 0.00%)   ( 1.22%) 
[NR-eGR] Layer4     856( 1.23%)       1( 0.00%)       0( 0.00%)   ( 1.23%) 
[NR-eGR] Layer5     290( 0.41%)       0( 0.00%)       0( 0.00%)   ( 0.41%) 
[NR-eGR] Layer6     663( 0.96%)       0( 0.00%)       0( 0.00%)   ( 0.96%) 
[NR-eGR] Layer7     817( 1.18%)      16( 0.02%)       1( 0.00%)   ( 1.20%) 
[NR-eGR] Layer8     125( 0.18%)       0( 0.00%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     6369( 1.31%)      24( 0.00%)       1( 0.00%)   ( 1.31%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.20% V
[NR-eGR] Overflow after earlyGlobalRoute 0.20% H + 0.23% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 4.830000e+01um, number of vias: 204218
[NR-eGR] Layer2(METAL2)(V) length: 7.221691e+05um, number of vias: 274513
[NR-eGR] Layer3(METAL3)(H) length: 9.974925e+05um, number of vias: 69020
[NR-eGR] Layer4(METAL4)(V) length: 8.539872e+05um, number of vias: 49561
[NR-eGR] Layer5(METAL5)(H) length: 8.417371e+05um, number of vias: 27062
[NR-eGR] Layer6(METAL6)(V) length: 7.466116e+05um, number of vias: 16289
[NR-eGR] Layer7(METAL7)(H) length: 7.240357e+05um, number of vias: 6310
[NR-eGR] Layer8(METAL8)(V) length: 2.889161e+05um, number of vias: 0
[NR-eGR] Total length: 5.174998e+06um, number of vias: 646973
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.5, real=0:00:04.0)
    Congestion Repair done. (took cpu=0:00:03.6 real=0:00:03.6)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:       494 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=493, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55394 (unrouted=40, trialRouted=55354, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:55 real=0:01:55)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=52298 and nets=55888 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1879.238M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
    cell areas       : b=0.000um^2, i=6151.378um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6151.378um^2
    cell capacitance : b=0.000pF, i=11.004pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.004pF
    sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.431pF, leaf=10.789pF, total=14.220pF
    wire lengths     : top=0.000um, trunk=16761.905um, leaf=49987.600um, total=66749.505um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=65, worst=[0.400ns, 0.041ns, 0.018ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.009ns sd=0.050ns sum=0.584ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=255 avg=0.090ns sd=0.028ns min=0.044ns max=0.500ns {3 <= 0.060ns, 64 <= 0.080ns, 167 <= 0.100ns} {17 <= 0.105ns, 4 > 0.105ns}
    Leaf  : target=0.100ns count=239 avg=0.094ns sd=0.007ns min=0.061ns max=0.107ns {7 <= 0.080ns, 188 <= 0.100ns} {37 <= 0.105ns, 7 > 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INVX12: 345 INVX8: 124 INVX6: 24 
  Primary reporting skew group after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.908, max=1.011, avg=0.958, sd=0.016], skew [0.104 vs 0.126, 100% {0.908, 1.012}] (wid=0.013 ws=0.003) (gid=1.001 gs=0.104)
  Skew group summary after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.908, max=1.011, avg=0.958, sd=0.016], skew [0.104 vs 0.126, 100% {0.908, 1.012}] (wid=0.013 ws=0.003) (gid=1.001 gs=0.104)
  Clock network insertion delays are now [0.908ns, 1.012ns] average 0.958ns std.dev 0.016ns
  CCOpt::Phase::Routing done. (took cpu=0:01:57 real=0:01:58)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 494, tested: 494, violation detected: 66, violation ignored (due to small violation): 0, cannot run: 2, attempted: 64, unsuccessful: 0, sized: 3
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
    trunk             20 (31.2%)           3 (100.0%)           0            0                    3 (100.0%)          17 (27.9%)
    leaf              44 (68.8%)           0                    0            0                    0 (0.0%)            44 (72.1%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total             64 (100%)            3 (100%)      -            -                           3 (100%)            61 (100%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 61, Area change: 10.184um^2 (0.166%)
    Max. move: 0.920um(CTS_ccl_a_INV_CLOCK_NODE_UID_A17c07 {Ccopt::ClockTree::ClockDriver at 0x7fe2220894c0, uid:A17c07, a ccl_a INVX8 at (58.420,287.410) in powerdomain auto-default in usermodule module CONV in clock tree clk} and 17 others), Min. move: 0.000um, Avg. move: 0.029um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.028pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.028pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.431pF, leaf=10.789pF, total=14.220pF
      wire lengths     : top=0.000um, trunk=16761.905um, leaf=49987.600um, total=66749.505um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=63, worst=[0.400ns, 0.018ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.009ns sd=0.050ns sum=0.542ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=255 avg=0.089ns sd=0.028ns min=0.044ns max=0.500ns {3 <= 0.060ns, 63 <= 0.080ns, 170 <= 0.100ns} {16 <= 0.105ns, 3 > 0.105ns}
      Leaf  : target=0.100ns count=239 avg=0.094ns sd=0.007ns min=0.061ns max=0.107ns {7 <= 0.080ns, 188 <= 0.100ns} {37 <= 0.105ns, 7 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Invs: INVX12: 348 INVX8: 121 INVX6: 24 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.011, avg=0.958, sd=0.016], skew [0.104 vs 0.126, 100% {0.908, 1.012}] (wid=0.013 ws=0.003) (gid=1.001 gs=0.104)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.011, avg=0.958, sd=0.016], skew [0.104 vs 0.126, 100% {0.908, 1.012}] (wid=0.013 ws=0.003) (gid=1.001 gs=0.104)
    Clock network insertion delays are now [0.908ns, 1.012ns] average 0.958ns std.dev 0.016ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 65 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.011ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing DRVs...
    Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 494, tested: 494, violation detected: 63, violation ignored (due to small violation): 0, cannot run: 2, attempted: 61, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk             17 (27.9%)           0           0            0                    0                 17 (27.9%)
    leaf              44 (72.1%)           0           0            0                    0                 44 (72.1%)
    -----------------------------------------------------------------------------------------------------------------
    Total             61 (100%)     -           -            -                           0 (100%)          61 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 61, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=493, icg=0, nicg=0, l=0, total=493
      cell areas       : b=0.000um^2, i=6161.562um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6161.562um^2
      cell capacitance : b=0.000pF, i=11.028pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.028pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.431pF, leaf=10.789pF, total=14.220pF
      wire lengths     : top=0.000um, trunk=16761.905um, leaf=49987.600um, total=66749.505um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=63, worst=[0.400ns, 0.018ns, 0.007ns, 0.006ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.009ns sd=0.050ns sum=0.542ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=255 avg=0.089ns sd=0.028ns min=0.044ns max=0.500ns {3 <= 0.060ns, 63 <= 0.080ns, 170 <= 0.100ns} {16 <= 0.105ns, 3 > 0.105ns}
      Leaf  : target=0.100ns count=239 avg=0.094ns sd=0.007ns min=0.061ns max=0.107ns {7 <= 0.080ns, 188 <= 0.100ns} {37 <= 0.105ns, 7 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Invs: INVX12: 348 INVX8: 121 INVX6: 24 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.011, avg=0.958, sd=0.016], skew [0.104 vs 0.126, 100% {0.908, 1.012}] (wid=0.013 ws=0.003) (gid=1.001 gs=0.104)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.011, avg=0.958, sd=0.016], skew [0.104 vs 0.126, 100% {0.908, 1.012}] (wid=0.013 ws=0.003) (gid=1.001 gs=0.104)
    Clock network insertion delays are now [0.908ns, 1.012ns] average 0.958ns std.dev 0.016ns
    Fixing DRVs done. (took cpu=0:00:00.9 real=0:00:00.9)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
    Inserted 14 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 494, nets tested: 494, nets violation detected: 64, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 63, nets unsuccessful: 57, buffered: 6
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
      cell areas       : b=0.000um^2, i=6326.210um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.210um^2
      cell capacitance : b=0.000pF, i=11.317pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.317pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.463pF, leaf=10.785pF, total=14.248pF
      wire lengths     : top=0.000um, trunk=16788.890um, leaf=49960.615um, total=66749.505um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=59, worst=[0.400ns, 0.018ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, ...]} avg=0.009ns sd=0.052ns sum=0.529ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=267 avg=0.088ns sd=0.028ns min=0.039ns max=0.500ns {1 <= 0.040ns, 9 <= 0.060ns, 72 <= 0.080ns, 169 <= 0.100ns} {13 <= 0.105ns, 3 > 0.105ns}
      Leaf  : target=0.100ns count=241 avg=0.093ns sd=0.008ns min=0.046ns max=0.107ns {2 <= 0.060ns, 9 <= 0.080ns, 187 <= 0.100ns} {38 <= 0.105ns, 5 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INVX12: 356 INVX8: 124 INVX6: 27 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.021, avg=0.961, sd=0.021], skew [0.113 vs 0.126, 100% {0.908, 1.021}] (wid=0.013 ws=0.004) (gid=1.008 gs=0.111)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.021, avg=0.961, sd=0.021], skew [0.113 vs 0.126, 100% {0.908, 1.021}] (wid=0.013 ws=0.004) (gid=1.008 gs=0.111)
    Clock network insertion delays are now [0.908ns, 1.021ns] average 0.961ns std.dev 0.021ns
    Buffering to fix DRVs done. (took cpu=0:00:08.1 real=0:00:08.1)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
      cell areas       : b=0.000um^2, i=6326.210um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.210um^2
      cell capacitance : b=0.000pF, i=11.317pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.317pF
      sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=3.463pF, leaf=10.785pF, total=14.248pF
      wire lengths     : top=0.000um, trunk=16788.890um, leaf=49960.615um, total=66749.505um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=59, worst=[0.400ns, 0.018ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, ...]} avg=0.009ns sd=0.052ns sum=0.529ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=267 avg=0.088ns sd=0.028ns min=0.039ns max=0.500ns {1 <= 0.040ns, 9 <= 0.060ns, 72 <= 0.080ns, 169 <= 0.100ns} {13 <= 0.105ns, 3 > 0.105ns}
      Leaf  : target=0.100ns count=241 avg=0.093ns sd=0.008ns min=0.046ns max=0.107ns {2 <= 0.060ns, 9 <= 0.080ns, 187 <= 0.100ns} {38 <= 0.105ns, 5 > 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Invs: INVX12: 356 INVX8: 124 INVX6: 27 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.021, avg=0.961, sd=0.021], skew [0.113 vs 0.126, 100% {0.908, 1.021}] (wid=0.013 ws=0.004) (gid=1.008 gs=0.111)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=0.908, max=1.021, avg=0.961, sd=0.021], skew [0.113 vs 0.126, 100% {0.908, 1.021}] (wid=0.013 ws=0.004) (gid=1.008 gs=0.111)
    Clock network insertion delays are now [0.908ns, 1.021ns] average 0.961ns std.dev 0.021ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:17:05 mem=1873.4M) ***
Total net bbox length = 3.603e+06 (1.910e+06 1.693e+06) (ext = 3.513e+04)
Density distribution unevenness ratio = 6.379%
Move report: Detail placement moves 55 insts, mean move: 4.14 um, max move: 10.14 um
	Max move on inst (U75906): (604.44, 708.07) --> (607.20, 700.69)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1882.1MB
Summary Report:
Instances move: 55 (out of 52312 movable)
Instances flipped: 0
Mean displacement: 4.14 um
Max displacement: 10.14 um (Instance: U75906) (604.44, 708.07) -> (607.2, 700.69)
	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
Total net bbox length = 3.603e+06 (1.910e+06 1.693e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1882.1MB
*** Finished refinePlace (1:17:06 mem=1882.1M) ***
    Moved 0 and flipped 0 of 6374 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
    Set dirty flag on 186 insts, 262 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CONV' of instances=52312 and nets=55902 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1870.363M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  PostConditioning done.
Net route status summary:
  Clock:       508 (unrouted=0, trialRouted=0, noStatus=6, routed=1, fixed=501, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55394 (unrouted=40, trialRouted=55354, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.9 real=0:00:12.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                          0        0.000       0.000
  Inverters                      507     6326.210      11.317
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            507     6326.210      11.317
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     16898.305
  Leaf      49969.655
  Total     66867.960
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk    11.317     3.465    14.782
  Leaf      7.363    10.785    18.148
  Total    18.680    14.250    32.930
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5867     7.363     0.001       0.000      0.001    0.005
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        59       0.009       0.052      0.529    [0.400, 0.018, 0.007, 0.007, 0.006, 0.006, 0.005, 0.005, 0.004, 0.004, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                   Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100      267      0.088       0.028      0.039    0.500    {1 <= 0.040ns, 9 <= 0.060ns, 72 <= 0.080ns, 169 <= 0.100ns}    {13 <= 0.105ns, 3 > 0.105ns}
  Leaf        0.100      241      0.093       0.008      0.046    0.107    {2 <= 0.060ns, 9 <= 0.080ns, 187 <= 0.100ns}                   {38 <= 0.105ns, 5 > 0.105ns}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  INVX12    inverter     356      4834.195
  INVX8     inverter     124      1262.866
  INVX6     inverter      27       229.149
  -----------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    0.908     1.022     0.114       0.126         0.004           0.001           0.961        0.021     100% {0.908, 1.022}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    0.908     1.022     0.114       0.126         0.004           0.001           0.961        0.021     100% {0.908, 1.022}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.908ns, 1.022ns] average 0.961ns std.dev 0.021ns
  
  Found a total of 1264 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------
  Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                               amount     target  achieved  touch  net?   source    
                                                            net?                    
  -----------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    0.400    0.100    0.500    N      N      explicit  CTS_ccl_INV_CLOCK_NODE_UID_A18096/A
  Delay_Corner_max:setup.late    0.400    0.100    0.500    N      N      explicit  clk
  Delay_Corner_max:setup.late    0.018    0.100    0.118    N      N      explicit  CTS_ccl_INV_CLOCK_NODE_UID_A18093/A
  Delay_Corner_max:setup.late    0.018    0.100    0.118    N      N      explicit  CTS_ccl_INV_CLOCK_NODE_UID_A18096/Y
  Delay_Corner_max:setup.late    0.007    0.100    0.107    N      N      explicit  buffer_reg_0__59__10_/CK
  Delay_Corner_max:setup.late    0.007    0.100    0.107    N      N      explicit  buffer_reg_0__43__18_/CK
  Delay_Corner_max:setup.late    0.007    0.100    0.107    N      N      explicit  buffer_reg_0__25__10_/CK
  Delay_Corner_max:setup.late    0.007    0.100    0.107    N      N      explicit  buffer_reg_0__25__18_/CK
  Delay_Corner_max:setup.late    0.007    0.100    0.107    N      N      explicit  buffer_reg_0__3__10_/CK
  Delay_Corner_max:setup.late    0.007    0.100    0.107    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A1718b/Y
  -----------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.8 real=0:00:00.8)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1974.4)
Total number of fetched objects 59736
Total number of fetched objects 59736
End delay calculation. (MEM=2025.1 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2025.1 CPU=0:00:05.3 REAL=0:00:05.0)
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.960785
	 Executing: set_clock_latency -source -early -max -rise -0.460785 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.960785
	 Executing: set_clock_latency -source -late -max -rise -0.460785 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.989134
	 Executing: set_clock_latency -source -early -max -fall -0.489134 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.989134
	 Executing: set_clock_latency -source -late -max -fall -0.489134 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.441578
	 Executing: set_clock_latency -source -early -min -rise 0.0584219 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.441578
	 Executing: set_clock_latency -source -late -min -rise 0.0584219 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.503847
	 Executing: set_clock_latency -source -early -min -fall -0.0038473 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.503847
	 Executing: set_clock_latency -source -late -min -fall -0.0038473 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.960785
	 Executing: set_clock_latency -source -early -max -rise -0.460785 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.960785
	 Executing: set_clock_latency -source -late -max -rise -0.460785 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.989134
	 Executing: set_clock_latency -source -early -max -fall -0.489134 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.989134
	 Executing: set_clock_latency -source -late -max -fall -0.489134 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.441578
	 Executing: set_clock_latency -source -early -min -rise 0.0584219 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.441578
	 Executing: set_clock_latency -source -late -min -rise 0.0584219 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.503847
	 Executing: set_clock_latency -source -early -min -fall -0.0038473 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.503847
	 Executing: set_clock_latency -source -late -min -fall -0.0038473 [get_pins clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
  cell areas       : b=0.000um^2, i=6326.210um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.210um^2
  cell capacitance : b=0.000pF, i=11.317pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.317pF
  sink capacitance : count=5867, total=7.363pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
  wire capacitance : top=0.000pF, trunk=3.465pF, leaf=10.785pF, total=14.250pF
  wire lengths     : top=0.000um, trunk=16898.305um, leaf=49969.655um, total=66867.960um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=59, worst=[0.400ns, 0.018ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, ...]} avg=0.009ns sd=0.052ns sum=0.529ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=267 avg=0.088ns sd=0.028ns min=0.039ns max=0.500ns {1 <= 0.040ns, 9 <= 0.060ns, 72 <= 0.080ns, 169 <= 0.100ns} {13 <= 0.105ns, 3 > 0.105ns}
  Leaf  : target=0.100ns count=241 avg=0.093ns sd=0.008ns min=0.046ns max=0.107ns {2 <= 0.060ns, 9 <= 0.080ns, 187 <= 0.100ns} {38 <= 0.105ns, 5 > 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INVX12: 356 INVX8: 124 INVX6: 27 
Primary reporting skew group after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=0.908, max=1.022, avg=0.961, sd=0.021], skew [0.114 vs 0.126, 100% {0.908, 1.022}] (wid=0.014 ws=0.004) (gid=1.008 gs=0.112)
Skew group summary after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=0.908, max=1.022, avg=0.961, sd=0.021], skew [0.114 vs 0.126, 100% {0.908, 1.022}] (wid=0.014 ws=0.004) (gid=1.008 gs=0.112)
Clock network insertion delays are now [0.908ns, 1.022ns] average 0.961ns std.dev 0.021ns
Logging CTS constraint violations...
  Clock tree clk has 48 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.000,0.000), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.500ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_INV_clk_G0_L1_1 (a lib_cell INVX12) at (99.820,95.530), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_INV_clk_G0_L1_1/Y with a slew time target of 0.100ns. Achieved a slew time of 0.118ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_28 (a lib_cell INVX12) at (300.840,516.190), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_28/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell CTS_ccl_a_INV_clk_G0_L16_4 (a lib_cell INVX12) at (529.000,582.610), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L16_4/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_25 (a lib_cell INVX12) at (382.260,368.590), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_25/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_12 (a lib_cell INVX12) at (405.260,656.410), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_12/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 26 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_24 (a lib_cell INVX12) at (344.540,420.250), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_24/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_csf_INV_clk_G0_L13_62 (a lib_cell INVX12) at (914.480,398.110), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_csf_INV_clk_G0_L13_62/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 30 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_189 (a lib_cell INVX12) at (76.820,560.470), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_189/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 29 slew violations below cell CTS_ccl_a_INV_clk_G0_L16_3 (a lib_cell INVX12) at (533.600,626.890), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L16_3/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_INV_clk_G0_L13_53 (a lib_cell INVX12) at (906.660,589.990), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L13_53/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 30 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_94 (a lib_cell INVX12) at (649.980,619.510), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_94/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 23 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_45 (a lib_cell INVX12) at (166.980,656.410), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_45/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_227 (a lib_cell INVX12) at (161.000,102.910), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_227/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_5 (a lib_cell INVX12) at (303.600,571.540), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_5/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 31 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_213 (a lib_cell INVX12) at (284.280,243.130), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_213/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_153 (a lib_cell INVX12) at (417.680,479.290), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_153/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_3 (a lib_cell INVX12) at (302.220,626.890), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_3/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 28 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_159 (a lib_cell INVX12) at (567.640,468.220), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_159/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_INV_clk_G0_L14_155 (a lib_cell INVX12) at (442.980,435.010), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L14_155/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.050ns for skew group clk/func_mode in half corner Delay_Corner_max:setup.late. Achieved skew of 0.114ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns for skew group clk/func_mode. Achieved shortest insertion delay of 0.908ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:11.4 real=0:00:11.4)
Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:03:38 real=0:03:38)
Runtime Summary
===============
Clock Runtime:  (35%) Core CTS          77.56 (Init 1.80, Construction 39.37, Implementation 16.92, eGRPC 5.47, PostConditioning 10.83, Other 3.18)
Clock Runtime:  (61%) CTS services     133.39 (RefinePlace 7.04, EarlyGlobalClock 3.56, NanoRoute 109.31, ExtractRC 2.09, TimingAnalysis 11.39)
Clock Runtime:   (3%) Other CTS          7.06 (Init 3.48, CongRepair 3.58)
Clock Runtime: (100%) Total            218.01

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2220        4  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        4  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1261        1  The skew target of %s for %s is too smal...
WARNING   IMPCCOPT-1007       48  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 77 warning(s), 0 error(s)

#% End ccopt_design (date=06/22 17:01:21, total cpu=0:03:38, real=0:03:39, peak res=1625.9M, current mem=1560.3M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1842.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1875.98)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net busy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net csel[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 59736
End delay calculation. (MEM=1932.08 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1932.08 CPU=0:00:08.8 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=1:18:12 mem=1932.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.059  |  0.211  |
|           TNS (ns):| -1.198  | -1.198  |  0.000  |
|    Violating Paths:|   46    |   46    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.659   |     10 (10)      |
|   max_tran     |      8 (19)      |   -1.492   |      8 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.424%
Routing Overflow: 0.20% H and 0.23% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.84 sec
Total Real time: 16.0 sec
Total Memory Usage: 1869.882812 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.5M, totSessionCpu=1:18:22 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1894.9M)
*** Enable all active views. ***
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1902.08)
Total number of fetched objects 59736
End delay calculation. (MEM=1944.17 CPU=0:00:09.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1944.17 CPU=0:00:10.4 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=1:18:37 mem=1944.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.059  |  0.211  |
|           TNS (ns):| -1.198  | -1.198  |  0.000  |
|    Violating Paths:|   46    |   46    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.659   |     10 (10)      |
|   max_tran     |      8 (19)      |   -1.492   |      8 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.424%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1534.6M, totSessionCpu=1:18:39 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1870.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1870.9M) ***
*** Starting optimizing excluded clock nets MEM= 1870.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1870.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|    21|    -1.79|    26|    52|    -0.73|     0|     0|     0|     0|    -0.06|    -1.20|       0|       0|       0|  74.42|          |         |
|     1|     1|    -1.79|     2|     4|    -0.73|     0|     0|     0|     0|    -0.06|    -1.20|      14|       0|      13|  74.46| 0:00:01.0|  2092.5M|
|     1|     1|    -1.79|     2|     4|    -0.73|     0|     0|     0|     0|    -0.06|    -1.20|       0|       0|       0|  74.46| 0:00:00.0|  2092.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_2W1S has 245 constrained nets 
NDR CTS_2W2S has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2092.5M) ***

*** Starting refinePlace (1:18:52 mem=2108.5M) ***
Total net bbox length = 3.605e+06 (1.910e+06 1.695e+06) (ext = 3.513e+04)
Density distribution unevenness ratio = 6.481%
Density distribution unevenness ratio = 6.383%
Move report: Detail placement moves 81 insts, mean move: 3.53 um, max move: 9.22 um
	Max move on inst (U51556): (59.34, 280.03) --> (61.18, 287.41)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2108.5MB
Summary Report:
Instances move: 81 (out of 51819 movable)
Instances flipped: 0
Mean displacement: 3.53 um
Max displacement: 9.22 um (Instance: U51556) (59.34, 280.03) -> (61.18, 287.41)
	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: INVXL
Total net bbox length = 3.606e+06 (1.911e+06 1.695e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2108.5MB
*** Finished refinePlace (1:18:53 mem=2108.5M) ***
*** maximum move = 9.22 um ***
*** Finished re-routing un-routed nets (2108.5M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=2108.5M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.19min real=0.20min mem=1912.1M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.059  |  0.154  |
|           TNS (ns):| -1.198  | -1.198  |  0.000  |
|    Violating Paths:|   46    |   46    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.659   |      2 (2)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.462%
Routing Overflow: 0.20% H and 0.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1561.2M, totSessionCpu=1:18:57 **

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.059
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 501 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.059 TNS Slack -1.198 Density 74.46
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.059|   -0.059|  -1.198|   -1.198|    74.46%|   0:00:01.0| 2043.7M|av_func_mode_max|  reg2reg| string1_reg_3__35_/D     |
|  -0.036|   -0.036|  -0.499|   -0.499|    74.47%|   0:00:20.0| 2718.7M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.036|   -0.036|  -0.348|   -0.348|    74.49%|   0:00:49.0| 3118.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.028|   -0.028|  -0.227|   -0.227|    74.49%|   0:00:00.0| 3118.5M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.027|   -0.027|  -0.135|   -0.135|    74.51%|   0:00:05.0| 3099.9M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.015|   -0.015|  -0.061|   -0.061|    74.52%|   0:00:01.0| 3099.9M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.009|   -0.009|  -0.046|   -0.046|    74.53%|   0:00:14.0| 3099.9M|av_func_mode_max|  reg2reg| l0temp3_reg_26_/D        |
|  -0.009|   -0.009|  -0.021|   -0.021|    74.53%|   0:00:01.0| 3099.9M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.006|   -0.006|  -0.009|   -0.009|    74.54%|   0:00:00.0| 3099.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.006|   -0.006|  -0.006|   -0.006|    74.54%|   0:00:00.0| 3099.9M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.000|    0.000|   0.000|    0.000|    74.54%|   0:00:00.0| 3099.9M|              NA|       NA| NA                       |
|   0.000|    0.000|   0.000|    0.000|    74.54%|   0:00:00.0| 3099.9M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=3099.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:31 mem=3099.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.54
*** Starting refinePlace (1:20:38 mem=2222.4M) ***
Total net bbox length = 3.605e+06 (1.910e+06 1.695e+06) (ext = 3.513e+04)
Density distribution unevenness ratio = 6.489%
Density distribution unevenness ratio = 6.392%
Move report: Detail placement moves 233 insts, mean move: 0.87 um, max move: 5.07 um
	Max move on inst (FE_OCPC7442_n60079): (297.16, 139.81) --> (295.78, 136.12)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2227.6MB
Summary Report:
Instances move: 233 (out of 51826 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 5.07 um (Instance: FE_OCPC7442_n60079) (297.16, 139.81) -> (295.78, 136.12)
	Length: 6 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX8
Total net bbox length = 3.605e+06 (1.910e+06 1.695e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2227.6MB
*** Finished refinePlace (1:20:40 mem=2227.6M) ***
*** maximum move = 5.07 um ***
*** Finished re-routing un-routed nets (2227.6M) ***

*** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=2227.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.54
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:36 real=0:01:36 mem=2227.6M) ***

End: GigaOpt Optimization in TNS mode
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.54%|        -|   0.000|   0.000|   0:00:00.0| 2213.7M|
|    74.54%|        0|   0.000|   0.000|   0:00:03.0| 2213.7M|
|    74.54%|        0|   0.000|   0.000|   0:00:01.0| 2213.7M|
|    74.41%|       46|   0.000|   0.000|   0:00:03.0| 2213.7M|
|    74.41%|        0|   0.000|   0.000|   0:00:01.0| 2213.7M|
|    74.36%|      113|   0.000|   0.000|   0:00:05.0| 2213.7M|
|    74.36%|        5|   0.000|   0.000|   0:00:01.0| 2213.7M|
|    74.36%|        1|   0.000|   0.000|   0:00:00.0| 2213.7M|
|    74.36%|        0|   0.000|   0.000|   0:00:00.0| 2213.7M|
|    74.36%|        0|   0.000|   0.000|   0:00:01.0| 2213.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.36
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:18.1) (real = 0:00:18.0) **
*** Starting refinePlace (1:21:01 mem=2213.7M) ***
Total net bbox length = 3.605e+06 (1.910e+06 1.695e+06) (ext = 3.523e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2213.7MB
Summary Report:
Instances move: 0 (out of 51780 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.605e+06 (1.910e+06 1.695e+06) (ext = 3.523e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2213.7MB
*** Finished refinePlace (1:21:02 mem=2213.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2213.7M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2213.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2080.19M, totSessionCpu=1:21:02).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9148 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 501  numPreroutedWires = 30882
[NR-eGR] Read numTotalNets=55837  numIgnoredNets=501
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55330 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 6 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55336 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.21% V. EstWL: 4.989223e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2758( 3.96%)       4( 0.01%)       0( 0.00%)   ( 3.96%) 
[NR-eGR] Layer3     747( 1.07%)       0( 0.00%)       0( 0.00%)   ( 1.07%) 
[NR-eGR] Layer4     819( 1.18%)       1( 0.00%)       0( 0.00%)   ( 1.18%) 
[NR-eGR] Layer5     274( 0.39%)       0( 0.00%)       0( 0.00%)   ( 0.39%) 
[NR-eGR] Layer6     650( 0.94%)       0( 0.00%)       0( 0.00%)   ( 0.94%) 
[NR-eGR] Layer7     860( 1.24%)      22( 0.03%)       1( 0.00%)   ( 1.27%) 
[NR-eGR] Layer8     128( 0.18%)       0( 0.00%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     6236( 1.28%)      27( 0.01%)       1( 0.00%)   ( 1.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.20% V
[NR-eGR] Overflow after earlyGlobalRoute 0.20% H + 0.24% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 6.205000e+01um, number of vias: 204202
[NR-eGR] Layer2(METAL2)(V) length: 7.222323e+05um, number of vias: 274653
[NR-eGR] Layer3(METAL3)(H) length: 9.952531e+05um, number of vias: 69085
[NR-eGR] Layer4(METAL4)(V) length: 8.586772e+05um, number of vias: 49542
[NR-eGR] Layer5(METAL5)(H) length: 8.448091e+05um, number of vias: 26961
[NR-eGR] Layer6(METAL6)(V) length: 7.426395e+05um, number of vias: 16276
[NR-eGR] Layer7(METAL7)(H) length: 7.236414e+05um, number of vias: 6329
[NR-eGR] Layer8(METAL8)(V) length: 2.886144e+05um, number of vias: 0
[NR-eGR] Total length: 5.175929e+06um, number of vias: 647048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.584000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 2049.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.55 seconds
Extraction called for design 'CONV' of instances=52287 and nets=55877 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2040.371M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2111.76)
Total number of fetched objects 59711
End delay calculation. (MEM=2080.62 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2080.62 CPU=0:00:09.1 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    44|   105|    -5.90|    57|    57|    -0.87|     0|     0|     0|     0|    -0.02|    -0.10|       0|       0|       0|  74.36|          |         |
|     6|    11|    -1.79|     7|     7|    -0.73|     0|     0|     0|     0|    -0.02|    -0.10|      42|       0|      11|  74.48| 0:00:00.0|  2172.2M|
|     6|    11|    -1.79|     7|     7|    -0.73|     0|     0|     0|     0|    -0.02|    -0.10|       0|       0|       0|  74.48| 0:00:01.0|  2172.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the location check has rejected the overall buffering solution.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.
*info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.
*info:     6 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2172.2M) ***

*** Starting refinePlace (1:21:29 mem=2188.2M) ***
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2188.2MB
Summary Report:
Instances move: 0 (out of 51822 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2188.2MB
*** Finished refinePlace (1:21:30 mem=2188.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2188.2M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2188.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.021 (bump = 0.021)
Begin: GigaOpt postEco optimization
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 501 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.097 Density 74.48
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.021|   -0.021|  -0.097|   -0.097|    74.48%|   0:00:00.0| 2188.2M|av_func_mode_max|  reg2reg| l0temp4_reg_30_/D        |
|   0.000|    0.000|   0.000|    0.000|    74.49%|   0:00:06.0| 2321.7M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2321.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=2321.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.49
*** Starting refinePlace (1:21:43 mem=2321.7M) ***
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2321.7MB
Summary Report:
Instances move: 0 (out of 51820 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2321.7MB
*** Finished refinePlace (1:21:44 mem=2321.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2321.7M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2321.7M) ***
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -0.091 Density 74.49
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_2W1S has 245 constrained nets 
NDR CTS_2W2S has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=2321.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.039 (bump = 0.039)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.523%; Threshold: 100; Threshold for Hold: 100
Re-routed 5 nets
Extraction called for design 'CONV' of instances=52327 and nets=55917 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2043.102M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2050.23)
Total number of fetched objects 59751
End delay calculation. (MEM=2077.06 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2077.06 CPU=0:00:08.9 REAL=0:00:09.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 501 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -0.091 Density 74.49
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.039|   -0.039|  -0.091|   -0.091|    74.49%|   0:00:00.0| 2184.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.039|   -0.039|  -0.091|   -0.091|    74.49%|   0:00:00.0| 2184.6M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2184.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2184.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2184.6M) ***

End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=52327 and nets=55917 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2018.855M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9148 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 501  numPreroutedWires = 30882
[NR-eGR] Read numTotalNets=55876  numIgnoredNets=501
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55369 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 6 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55375 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.23% V. EstWL: 4.990456e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2742( 3.93%)       2( 0.00%)       0( 0.00%)   ( 3.94%) 
[NR-eGR] Layer3     808( 1.15%)       0( 0.00%)       0( 0.00%)   ( 1.15%) 
[NR-eGR] Layer4     849( 1.22%)       0( 0.00%)       0( 0.00%)   ( 1.22%) 
[NR-eGR] Layer5     284( 0.41%)       0( 0.00%)       0( 0.00%)   ( 0.41%) 
[NR-eGR] Layer6     660( 0.96%)       0( 0.00%)       0( 0.00%)   ( 0.96%) 
[NR-eGR] Layer7     874( 1.26%)      21( 0.03%)       1( 0.00%)   ( 1.29%) 
[NR-eGR] Layer8     117( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     6334( 1.30%)      23( 0.00%)       1( 0.00%)   ( 1.30%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.18% V
[NR-eGR] Overflow after earlyGlobalRoute 0.19% H + 0.22% V
[NR-eGR] End Peak syMemory usage = 2056.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.80 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2070.39)
Total number of fetched objects 59751
End delay calculation. (MEM=2078.14 CPU=0:00:08.6 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2078.14 CPU=0:00:09.1 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:22:21 mem=2078.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:00, real = 0:04:00, mem = 1557.0M, totSessionCpu=1:22:22 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  |  0.119  |
|           TNS (ns):| -0.091  | -0.091  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.659   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.492   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.489%
Routing Overflow: 0.19% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:03, real = 0:04:03, mem = 1547.9M, totSessionCpu=1:22:25 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1473.9M, totSessionCpu=1:22:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1927.8M)
*** Enable all active views. ***
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1934.97)
Total number of fetched objects 59751
End delay calculation. (MEM=1977.06 CPU=0:00:10.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1977.06 CPU=0:00:10.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:14.0 totSessionCpu=1:22:49 mem=1977.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  |  0.119  |
|           TNS (ns):| -0.091  | -0.091  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.659   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.492   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.489%
Routing Overflow: 0.19% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1469.4M, totSessionCpu=1:22:51 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1903.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1903.8M) ***
*** Starting optimizing excluded clock nets MEM= 1903.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1903.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    11|    -1.79|     7|    14|    -0.73|     0|     0|     0|     0|    -0.04|    -0.09|       0|       0|       0|  74.49|          |         |
|     1|     1|    -1.79|     2|     4|    -0.73|     0|     0|     0|     0|    -0.04|    -0.09|       5|       0|       0|  74.50| 0:00:00.0|  2137.3M|
|     1|     1|    -1.79|     2|     4|    -0.73|     0|     0|     0|     0|    -0.04|    -0.09|       0|       0|       0|  74.50| 0:00:00.0|  2137.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.
*info:     1 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2137.3M) ***

*** Starting refinePlace (1:23:07 mem=2153.3M) ***
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Density distribution unevenness ratio = 6.491%
Density distribution unevenness ratio = 6.395%
Move report: Detail placement moves 5 insts, mean move: 2.30 um, max move: 4.15 um
	Max move on inst (FE_OFC7493_cdata_wr_18): (161.46, 202.54) --> (161.92, 206.23)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2153.3MB
Summary Report:
Instances move: 5 (out of 51825 movable)
Instances flipped: 0
Mean displacement: 2.30 um
Max displacement: 4.15 um (Instance: FE_OFC7493_cdata_wr_18) (161.46, 202.54) -> (161.92, 206.23)
	Length: 14 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX16
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2153.3MB
*** Finished refinePlace (1:23:08 mem=2153.3M) ***
*** maximum move = 4.15 um ***
*** Finished re-routing un-routed nets (2153.3M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=2153.3M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.24min real=0.23min mem=1985.1M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  |  0.119  |
|           TNS (ns):| -0.091  | -0.091  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.659   |      2 (2)       |
|   max_tran     |      1 (1)       |   -1.492   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.504%
Routing Overflow: 0.19% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1559.0M, totSessionCpu=1:23:12 **

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.039
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 501 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -0.091 Density 74.50
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.039|   -0.039|  -0.091|   -0.091|    74.50%|   0:00:01.0| 2116.7M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|   0.000|    0.000|   0.000|    0.000|    74.50%|   0:00:00.0| 2116.7M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2116.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:01.0 mem=2116.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.50
*** Starting refinePlace (1:23:23 mem=2116.7M) ***
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Density distribution unevenness ratio = 6.490%
Density distribution unevenness ratio = 6.395%
Move report: Detail placement moves 1 insts, mean move: 0.46 um, max move: 0.46 um
	Max move on inst (FE_RC_1217_0): (692.76, 615.82) --> (692.30, 615.82)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2125.4MB
Summary Report:
Instances move: 1 (out of 51825 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 0.46 um (Instance: FE_RC_1217_0) (692.76, 615.82) -> (692.3, 615.82)
	Length: 6 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI22X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.606e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2125.4MB
*** Finished refinePlace (1:23:24 mem=2125.4M) ***
*** maximum move = 0.46 um ***
*** Finished re-routing un-routed nets (2125.4M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=2125.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.50
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=2125.4M) ***

End: GigaOpt Optimization in TNS mode
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.50%|        -|   0.000|   0.000|   0:00:00.0| 2114.4M|
|    74.50%|        0|   0.000|   0.000|   0:00:03.0| 2114.4M|
|    74.50%|        0|   0.000|   0.000|   0:00:01.0| 2114.4M|
|    74.38%|       46|   0.000|   0.000|   0:00:03.0| 2114.4M|
|    74.38%|        0|   0.000|   0.000|   0:00:01.0| 2114.4M|
|    74.37%|       36|   0.000|   0.000|   0:00:04.0| 2114.4M|
|    74.37%|        0|   0.000|   0.000|   0:00:01.0| 2114.4M|
|    74.37%|        0|   0.000|   0.000|   0:00:00.0| 2114.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.37
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.1) (real = 0:00:16.0) **
*** Starting refinePlace (1:23:42 mem=2114.4M) ***
Total net bbox length = 3.606e+06 (1.910e+06 1.695e+06) (ext = 3.523e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2114.4MB
Summary Report:
Instances move: 0 (out of 51779 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.606e+06 (1.910e+06 1.695e+06) (ext = 3.523e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2114.4MB
*** Finished refinePlace (1:23:43 mem=2114.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2114.4M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2114.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1980.87M, totSessionCpu=1:23:44).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9148 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 501  numPreroutedWires = 30882
[NR-eGR] Read numTotalNets=55836  numIgnoredNets=501
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55329 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 6 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55335 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.21% V. EstWL: 4.989887e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2772( 3.98%)       4( 0.01%)       0( 0.00%)   ( 3.98%) 
[NR-eGR] Layer3     810( 1.16%)       0( 0.00%)       0( 0.00%)   ( 1.16%) 
[NR-eGR] Layer4     843( 1.21%)       1( 0.00%)       0( 0.00%)   ( 1.21%) 
[NR-eGR] Layer5     299( 0.43%)       0( 0.00%)       0( 0.00%)   ( 0.43%) 
[NR-eGR] Layer6     639( 0.93%)       0( 0.00%)       0( 0.00%)   ( 0.93%) 
[NR-eGR] Layer7     801( 1.15%)      22( 0.03%)       1( 0.00%)   ( 1.19%) 
[NR-eGR] Layer8      94( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     6258( 1.28%)      27( 0.01%)       1( 0.00%)   ( 1.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.23% V
[NR-eGR] Overflow after earlyGlobalRoute 0.18% H + 0.27% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 6.205000e+01um, number of vias: 204200
[NR-eGR] Layer2(METAL2)(V) length: 7.223611e+05um, number of vias: 274616
[NR-eGR] Layer3(METAL3)(H) length: 9.974698e+05um, number of vias: 69028
[NR-eGR] Layer4(METAL4)(V) length: 8.579746e+05um, number of vias: 49673
[NR-eGR] Layer5(METAL5)(H) length: 8.446623e+05um, number of vias: 26924
[NR-eGR] Layer6(METAL6)(V) length: 7.452133e+05um, number of vias: 16320
[NR-eGR] Layer7(METAL7)(H) length: 7.221581e+05um, number of vias: 6248
[NR-eGR] Layer8(METAL8)(V) length: 2.868044e+05um, number of vias: 0
[NR-eGR] Total length: 5.176706e+06um, number of vias: 647009
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.584000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1966.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 3.40 seconds
Extraction called for design 'CONV' of instances=52286 and nets=55876 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1957.918M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2029.31)
Total number of fetched objects 59710
End delay calculation. (MEM=2017.24 CPU=0:00:08.7 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2017.24 CPU=0:00:09.2 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    43|   103|    -5.90|    55|    55|    -0.87|     0|     0|     0|     0|    -0.03|    -0.14|       0|       0|       0|  74.37|          |         |
|     6|    11|    -1.79|     7|     7|    -0.73|     0|     0|     0|     0|    -0.03|    -0.14|      44|       0|       8|  74.49| 0:00:01.0|  2127.9M|
|     6|    11|    -1.79|     7|     7|    -0.73|     0|     0|     0|     0|    -0.03|    -0.14|       0|       0|       0|  74.49| 0:00:00.0|  2127.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the location check has rejected the overall buffering solution.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.
*info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.
*info:     6 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2127.9M) ***

*** Starting refinePlace (1:24:10 mem=2143.9M) ***
Total net bbox length = 3.607e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Move report: Detail placement moves 9 insts, mean move: 2.97 um, max move: 4.61 um
	Max move on inst (U37268): (289.34, 582.61) --> (288.42, 578.92)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2143.9MB
Summary Report:
Instances move: 9 (out of 51823 movable)
Instances flipped: 0
Mean displacement: 2.97 um
Max displacement: 4.61 um (Instance: U37268) (289.34, 582.61) -> (288.42, 578.92)
	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: AND2X2
Total net bbox length = 3.607e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2143.9MB
*** Finished refinePlace (1:24:11 mem=2143.9M) ***
*** maximum move = 4.61 um ***
*** Finished re-routing un-routed nets (2143.9M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2143.9M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.025 (bump = 0.025)
Begin: GigaOpt postEco optimization
Info: 501 nets with fixed/cover wires excluded.
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 501 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -0.142 Density 74.49
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.025|   -0.025|  -0.142|   -0.142|    74.49%|   0:00:00.0| 2143.9M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.000|    0.000|   0.000|    0.000|    74.49%|   0:00:02.0| 2201.1M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:02.0 mem=2201.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:02.0 mem=2201.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.49
*** Starting refinePlace (1:24:22 mem=2201.1M) ***
Total net bbox length = 3.607e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2201.1MB
Summary Report:
Instances move: 0 (out of 51823 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.607e+06 (1.911e+06 1.696e+06) (ext = 3.513e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2201.1MB
*** Finished refinePlace (1:24:23 mem=2201.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2201.1M) ***

*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=2201.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.49
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_2W1S has 245 constrained nets 
NDR CTS_2W2S has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=2201.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.487%; Threshold: 100; Threshold for Hold: 100
Re-routed 5 nets
Extraction called for design 'CONV' of instances=52330 and nets=55920 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1973.367M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1980.5)
Total number of fetched objects 59754
End delay calculation. (MEM=2007.34 CPU=0:00:08.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2007.34 CPU=0:00:09.0 REAL=0:00:09.0)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CONV' of instances=52330 and nets=55920 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1931.062M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9148 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 501  numPreroutedWires = 30882
[NR-eGR] Read numTotalNets=55879  numIgnoredNets=501
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 55372 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 6 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55378 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.21% V. EstWL: 4.990242e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    2714( 3.89%)       4( 0.01%)       0( 0.00%)   ( 3.90%) 
[NR-eGR] Layer3     812( 1.16%)       2( 0.00%)       0( 0.00%)   ( 1.16%) 
[NR-eGR] Layer4     841( 1.21%)       0( 0.00%)       0( 0.00%)   ( 1.21%) 
[NR-eGR] Layer5     283( 0.40%)       0( 0.00%)       0( 0.00%)   ( 0.40%) 
[NR-eGR] Layer6     663( 0.96%)       0( 0.00%)       0( 0.00%)   ( 0.96%) 
[NR-eGR] Layer7     885( 1.27%)      17( 0.02%)       1( 0.00%)   ( 1.30%) 
[NR-eGR] Layer8     116( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     6314( 1.30%)      23( 0.00%)       1( 0.00%)   ( 1.30%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.18% V
[NR-eGR] Overflow after earlyGlobalRoute 0.18% H + 0.22% V
[NR-eGR] End Peak syMemory usage = 1976.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.75 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2006.47)
Total number of fetched objects 59754
End delay calculation. (MEM=2038.56 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2038.56 CPU=0:00:08.7 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=1:24:52 mem=2038.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:19, real = 0:02:19, mem = 1575.5M, totSessionCpu=1:24:52 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.121  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.659   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.492   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.491%
Routing Overflow: 0.18% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:22, real = 0:02:23, mem = 1560.3M, totSessionCpu=1:24:55 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1870.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1901.96)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net busy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net busy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net csel[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net csel[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 59754
End delay calculation. (MEM=1960.06 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1960.06 CPU=0:00:10.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=1:25:12 mem=1960.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.665  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

Density: 74.491%
Routing Overflow: 0.18% H and 0.22% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 16.3 sec
Total Real time: 16.0 sec
Total Memory Usage: 1870.785156 Mbytes
<CMD> saveDesign CONV_AfterCTSOPT
#% Begin save design ... (date=06/22 17:23:02, mem=1436.3M)
% Begin Save netlist data ... (date=06/22 17:23:02, mem=1437.2M)
Writing Binary DB to CONV_AfterCTSOPT.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 17:23:03, total cpu=0:00:00.2, real=0:00:01.0, peak res=1439.7M, current mem=1439.7M)
% Begin Save AAE data ... (date=06/22 17:23:03, mem=1439.7M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 17:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.7M, current mem=1439.7M)
% Begin Save clock tree data ... (date=06/22 17:23:04, mem=1439.7M)
% End Save clock tree data ... (date=06/22 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.7M, current mem=1439.7M)
Saving preference file CONV_AfterCTSOPT.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 17:23:04, mem=1440.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 17:23:04, total cpu=0:00:00.3, real=0:00:00.0, peak res=1440.3M, current mem=1440.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 17:23:04, mem=1440.3M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.7M, current mem=1442.7M)
% Begin Save routing data ... (date=06/22 17:23:04, mem=1442.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:03.0 mem=1878.8M) ***
% End Save routing data ... (date=06/22 17:23:07, total cpu=0:00:00.9, real=0:00:03.0, peak res=1443.7M, current mem=1443.7M)
Saving property file CONV_AfterCTSOPT.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1878.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 17:23:09, mem=1443.7M)
% End Save power constraints data ... (date=06/22 17:23:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.7M, current mem=1443.7M)
Saving rc congestion map CONV_AfterCTSOPT.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterCTSOPT.dat
#% End save design ... (date=06/22 17:23:09, total cpu=0:00:05.7, real=0:00:07.0, peak res=1443.7M, current mem=1437.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign CONV_AfterCTSOPT2
#% Begin save design ... (date=06/22 17:23:17, mem=1437.8M)
% Begin Save netlist data ... (date=06/22 17:23:17, mem=1437.8M)
Writing Binary DB to CONV_AfterCTSOPT2.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 17:23:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1442.3M, current mem=1442.3M)
% Begin Save AAE data ... (date=06/22 17:23:18, mem=1442.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 17:23:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.3M, current mem=1442.3M)
% Begin Save clock tree data ... (date=06/22 17:23:19, mem=1442.3M)
% End Save clock tree data ... (date=06/22 17:23:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.3M, current mem=1442.3M)
Saving preference file CONV_AfterCTSOPT2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 17:23:19, mem=1442.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 17:23:19, total cpu=0:00:00.3, real=0:00:00.0, peak res=1442.4M, current mem=1442.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 17:23:19, mem=1442.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 17:23:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.2M, current mem=1443.2M)
% Begin Save routing data ... (date=06/22 17:23:19, mem=1443.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:03.0 mem=1882.8M) ***
% End Save routing data ... (date=06/22 17:23:22, total cpu=0:00:00.9, real=0:00:03.0, peak res=1444.2M, current mem=1444.2M)
Saving property file CONV_AfterCTSOPT2.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1882.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 17:23:24, mem=1444.2M)
% End Save power constraints data ... (date=06/22 17:23:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1444.2M, current mem=1444.2M)
Saving rc congestion map CONV_AfterCTSOPT2.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterCTSOPT2.dat
#% End save design ... (date=06/22 17:23:24, total cpu=0:00:05.8, real=0:00:07.0, peak res=1444.5M, current mem=1433.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat Jun 22 17:23:56 2019 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb05/b05069/ICD2019/project/project/layout
SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.el6.x86_64 Xeon 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2851.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 1063 macros, 190 used
Read in 52330 components
  52330 core components: 0 unplaced, 51823 placed, 507 fixed
Read in 105 logical pins
Read in 317 nets, 212 routed
Read in 2 special nets, 2 routed
Read in 104660 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 488
  Number of Followpin connections: 244
End power routing: cpu: 0:00:02, real: 0:00:03, peak: 3053.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 732 wires.
ViaGen created 2440 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       732      |       NA       |
|  VIA12 |       488      |        0       |
|  VIA23 |       488      |        0       |
|  VIA34 |       488      |        0       |
|  VIA45 |       488      |        0       |
|  VIA56 |       488      |        0       |
+--------+----------------+----------------+
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (1:25:34 mem=2081.1M) ***
Density distribution unevenness ratio = 6.392%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2081.1MB
Summary Report:
Instances move: 0 (out of 51823 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2081.1MB
*** Finished refinePlace (1:25:35 mem=2081.1M) ***
Density distribution unevenness ratio = 6.387%
<CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Jun 22 17:24:43 2019

Design Name: CONV
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (981.1800, 977.0300)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 17:24:43 **** Processed 5000 nets.
**** 17:24:44 **** Processed 10000 nets.
**** 17:24:44 **** Processed 15000 nets.
**** 17:24:44 **** Processed 20000 nets.
**** 17:24:44 **** Processed 25000 nets.
**** 17:24:44 **** Processed 30000 nets.
**** 17:24:44 **** Processed 35000 nets.
**** 17:24:44 **** Processed 40000 nets.
**** 17:24:45 **** Processed 45000 nets.
**** 17:24:45 **** Processed 50000 nets.
**** 17:24:45 **** Processed 55000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Jun 22 17:24:46 2019
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.1  MEM: -0.074M)

<CMD> saveDesign CONV_AfterSR
#% Begin save design ... (date=06/22 17:25:08, mem=1778.6M)
% Begin Save netlist data ... (date=06/22 17:25:08, mem=1778.6M)
Writing Binary DB to CONV_AfterSR.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 17:25:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=1778.6M, current mem=1778.4M)
% Begin Save AAE data ... (date=06/22 17:25:09, mem=1778.4M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 17:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.4M, current mem=1778.4M)
% Begin Save clock tree data ... (date=06/22 17:25:10, mem=1778.4M)
% End Save clock tree data ... (date=06/22 17:25:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.4M, current mem=1778.4M)
Saving preference file CONV_AfterSR.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 17:25:10, mem=1778.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 17:25:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1778.4M, current mem=1778.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 17:25:10, mem=1778.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 17:25:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.4M, current mem=1778.4M)
% Begin Save routing data ... (date=06/22 17:25:10, mem=1778.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2083.1M) ***
% End Save routing data ... (date=06/22 17:25:10, total cpu=0:00:00.2, real=0:00:00.0, peak res=1778.4M, current mem=1778.4M)
Saving property file CONV_AfterSR.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=2083.1M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 17:25:13, mem=1778.4M)
% End Save power constraints data ... (date=06/22 17:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.4M, current mem=1778.4M)
Saving rc congestion map CONV_AfterSR.dat/CONV.congmap.gz ...
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterSR.dat
#% End save design ... (date=06/22 17:25:13, total cpu=0:00:04.8, real=0:00:05.0, peak res=1778.6M, current mem=1447.7M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1968 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1967 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1966 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1965 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1964 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1963 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1962 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1961 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1960 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1959 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1958 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1957 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1956 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1955 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1954 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1953 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1952 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1951 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1950 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1949 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1948 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1947 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1946 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1945 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1944 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1943 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1942 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1941 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1940 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1939 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1938 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1937 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1936 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1935 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1934 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1933 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1932 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1931 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1930 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1929 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1928 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1927 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1926 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1925 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1924 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1923 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1922 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1921 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1920 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1919 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1918 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1917 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1916 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1915 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1914 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1913 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1912 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1911 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1910 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1909 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1908 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1907 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1906 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1905 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1904 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1903 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1902 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1901 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1900 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1899 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1898 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1897 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1896 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1895 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1894 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1893 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1892 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1891 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1890 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1889 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1888 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1887 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1886 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1885 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1884 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1883 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1882 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1881 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1880 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1879 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1878 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1877 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1876 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1875 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1874 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1873 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1872 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1871 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1870 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1869 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1868 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1867 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1866 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1865 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1864 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1863 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1862 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1861 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1860 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1859 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1858 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1857 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1856 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1855 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1854 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1853 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1852 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1851 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1850 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1849 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1848 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1847 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1846 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1845 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1844 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1843 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1842 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1841 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1840 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1839 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1838 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1837 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1836 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1835 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1834 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1833 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1832 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1831 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1830 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1829 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1828 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1827 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1826 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1825 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1824 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1823 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1822 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1821 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1820 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1819 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1818 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1817 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1816 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1815 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1814 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1813 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1812 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1811 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1810 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1809 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1808 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1807 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1806 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1805 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1804 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1803 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1802 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1801 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1800 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1799 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1798 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1797 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1796 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1795 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1794 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1793 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1792 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1791 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1790 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1789 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1788 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1787 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1786 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1785 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1784 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1783 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1782 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1781 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1780 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1779 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1778 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1777 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1776 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1775 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1774 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1773 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1772 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1771 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1770 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1769 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1768 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1767 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1766 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1765 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1764 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1763 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1762 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1761 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1760 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1759 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1758 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1757 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1756 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1755 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1754 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1753 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1752 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1751 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1750 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1749 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1748 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1747 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1746 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1745 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1744 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1743 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1742 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1741 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1740 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1739 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1738 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1737 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1736 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1735 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1734 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1733 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1732 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1731 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1730 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1729 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1728 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1727 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1726 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1725 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1724 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1723 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1722 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1721 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1720 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1719 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1718 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1717 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1716 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1715 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1714 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1713 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1712 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1711 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1710 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1709 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1708 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1707 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1706 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1705 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1704 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1703 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1702 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1701 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1700 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1699 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1698 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1697 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1696 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1695 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1694 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1693 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1692 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1691 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1690 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1689 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1688 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1687 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1686 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1685 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1684 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1683 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1682 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1681 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1680 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1679 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1678 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1677 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1676 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1675 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1674 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1673 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1672 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1671 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1670 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1669 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1668 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1667 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1666 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1665 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1664 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1663 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1662 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1661 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1660 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1659 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1658 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1657 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1656 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1655 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1654 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1653 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1652 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1651 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1650 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1649 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1648 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1647 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1646 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1645 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1644 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1643 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1642 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1641 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1640 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1639 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1638 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1637 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1636 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1635 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1634 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1633 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1632 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1631 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1630 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1629 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1628 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1627 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1626 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1625 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1624 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1623 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1622 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1621 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1620 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1619 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1618 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1617 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1616 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1615 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1614 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1613 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1612 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1611 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1610 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1609 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1608 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1607 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1606 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1605 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1604 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1603 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1602 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1601 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1600 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1599 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1598 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1597 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1596 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1595 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1594 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1593 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1592 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1591 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1590 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1589 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1588 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1587 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1586 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1585 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1584 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1583 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1582 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1581 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1580 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1579 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1578 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1577 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1576 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1575 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1574 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1573 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1572 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1571 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1570 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1569 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1568 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1567 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1566 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1565 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1564 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1563 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1562 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1561 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1560 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1559 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1558 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1557 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1556 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1555 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1554 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1553 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1552 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1551 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1550 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1549 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1548 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1547 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1546 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1545 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1544 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1543 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1542 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1541 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1540 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1539 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1538 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1537 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1536 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1535 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1534 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1533 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1532 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1531 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1530 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1529 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1528 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1527 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1526 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1525 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1524 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1523 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1522 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1521 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1520 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1519 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1518 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1517 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1516 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1515 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1514 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1513 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1512 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1511 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1510 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1509 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1508 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1507 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1506 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1505 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1504 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1503 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1502 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1501 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1500 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1499 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1498 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1497 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1496 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1495 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1494 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1493 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1492 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1491 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1490 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1489 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1488 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1487 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1486 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1485 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1484 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1483 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1482 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1481 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1480 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1479 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1478 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1477 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1476 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1475 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1474 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1473 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1472 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1471 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1470 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1469 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1468 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1467 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1466 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1465 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1464 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1463 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_1462 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
*** Total 508 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1439.99 (MB), peak = 3389.77 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1879.1M, init mem=1879.1M)
*info: Placed = 52330          (Fixed = 507)
*info: Unplaced = 0           
Placement Density:74.49%(601905/808025)
Placement Density (including fixed std cells):74.49%(601905/808025)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1879.1M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (501) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1879.1M) ***
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.29 (MB), peak = 3389.77 (MB)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Jun 22 17:29:11 2019
#
#Generating timing data, please wait...
#55885 total nets, 501 already routed, 501 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net busy. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_1963. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_1962. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_1956. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_1955. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net cdata_wr[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net csel[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net caddr_wr[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net iaddr[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 59754
End delay calculation. (MEM=1979.39 CPU=0:00:08.4 REAL=0:00:08.0)
#Normalized TNS: 1000.00 8.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1558.89 (MB), peak = 3389.77 (MB)
#Library Standard Delay: 35.20ps
#Slack threshold: 70.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1561.34 (MB), peak = 3389.77 (MB)
#Stage 3: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1565.68 (MB), peak = 3389.77 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1573.66 (MB), peak = 3389.77 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
CONV
CONV
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1442.41 (MB), peak = 3389.77 (MB)
#Done generating timing data.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_67559.tif.gz ...
#Read in timing information for 105 ports, 52330 instances from timing file .timing_file_67559.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sat Jun 22 17:29:50 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 55918 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1516.89 (MB), peak = 3389.77 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.21 (MB), peak = 3389.77 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 661.9050 89.6500 ) on METAL1 for NET CTS_1829. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 404.8900 699.2200 ) on METAL1 for NET CTS_1489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 620.4500 635.7350 ) on METAL1 for NET CTS_1656. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 381.4300 662.3200 ) on METAL1 for NET CTS_1481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 717.9700 212.1400 ) on METAL1 for NET CTS_1814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 704.1700 212.1400 ) on METAL1 for NET CTS_1814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 223.1900 861.5800 ) on METAL1 for NET CTS_1560. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 371.3100 525.0350 ) on METAL1 for NET CTS_1514. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 704.6300 285.9400 ) on METAL1 for NET CTS_1757. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 267.1700 281.4950 ) on METAL1 for NET CTS_1910. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 652.3950 89.9800 ) on METAL1 for NET CTS_1828. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 637.9850 89.6500 ) on METAL1 for NET CTS_1828. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 319.7900 687.3950 ) on METAL1 for NET CTS_1477. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 346.0100 429.0950 ) on METAL1 for NET CTS_1503. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 365.3300 404.0200 ) on METAL1 for NET CTS_1503. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 342.7900 404.0200 ) on METAL1 for NET CTS_1503. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 353.3700 318.3950 ) on METAL1 for NET CTS_1497. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 352.9100 802.5400 ) on METAL1 for NET CTS_1564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 344.1700 802.5400 ) on METAL1 for NET CTS_1564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 334.0500 802.5400 ) on METAL1 for NET CTS_1564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#180 routed nets are extracted.
#    43 (0.08%) extracted nets are partially routed.
#321 routed net(s) are imported.
#55378 (99.03%) nets are without wires.
#41 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 55920.
#
#
#Finished routing data preparation on Sat Jun 22 17:29:53 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.31 (MB)
#Total memory = 1530.52 (MB)
#Peak memory = 3389.77 (MB)
#
#
#Start global routing on Sat Jun 22 17:29:53 2019
#
#Number of eco nets is 43
#
#Start global routing data preparation on Sat Jun 22 17:29:53 2019
#
#Start routing resource analysis on Sat Jun 22 17:29:53 2019
#
#Routing resource analysis is done on Sat Jun 22 17:29:54 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2383           0       25440    81.80%
#  METAL2         V        2133           0       25440     0.00%
#  METAL3         H        2383           0       25440     0.00%
#  METAL4         V        2133           0       25440     0.00%
#  METAL5         H        2383           0       25440     0.00%
#  METAL6         V        2092          41       25440     1.21%
#  METAL7         H        2340          43       25440     1.22%
#  METAL8         V         853           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  16700       0.47%      203520    10.53%
#
#  508 nets (0.91%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jun 22 17:29:54 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1533.29 (MB), peak = 3389.77 (MB)
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1533.68 (MB), peak = 3389.77 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.92 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.23 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.24 (MB), peak = 3389.77 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 4...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1619.43 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1619.43 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 6...
#cpu time = 00:03:37, elapsed time = 00:03:37, memory = 1675.75 (MB), peak = 3389.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
#Total number of routable nets = 55879.
#Total number of nets in the design = 55920.
#
#55421 routable nets have only global wires.
#458 routable nets have only detail routed wires.
#49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#458 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                  0           0           55372  
#     CTS_2W1S                 32           0               0  
#     CTS_2W2S                  0          17               0  
#------------------------------------------------------------
#        Total                 32          17           55372  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                  0           0           55372  
#     CTS_2W1S                245           0               0  
#     CTS_2W2S                  0         262               0  
#------------------------------------------------------------
#        Total                245         262           55372  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2     2292(9.01%)    471(1.85%)    145(0.57%)     21(0.08%)   (11.5%)
#  METAL3       97(0.38%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.38%)
#  METAL4      180(0.71%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.71%)
#  METAL5       18(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#  METAL6       75(0.30%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.30%)
#  METAL7       17(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#  METAL8        6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  --------------------------------------------------------------------------
#     Total   2685(1.45%)    471(0.26%)    145(0.08%)     21(0.01%)   (1.80%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.16% H + 3.14% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5322183 um.
#Total half perimeter of net bounding box = 3682162 um.
#Total wire length on LAYER METAL1 = 22636 um.
#Total wire length on LAYER METAL2 = 496017 um.
#Total wire length on LAYER METAL3 = 847831 um.
#Total wire length on LAYER METAL4 = 912261 um.
#Total wire length on LAYER METAL5 = 1000057 um.
#Total wire length on LAYER METAL6 = 840468 um.
#Total wire length on LAYER METAL7 = 868422 um.
#Total wire length on LAYER METAL8 = 334490 um.
#Total number of vias = 486523
#Up-Via Summary (total 486523):
#           
#-----------------------
# METAL1         192926
# METAL2         138711
# METAL3          64732
# METAL4          44995
# METAL5          23841
# METAL6          15291
# METAL7           6027
#-----------------------
#                486523 
#
#Total number of involved regular nets 11938
#Maximum src to sink distance  2317.7
#Average of max src_to_sink distance  244.7
#Average of ave src_to_sink distance  150.1
#Total number of involved priority nets 49
#Maximum src to sink distance for priority net 208.9
#Average of max src_to_sink distance for priority net 67.3
#Average of ave src_to_sink distance for priority net 43.8
#Max overcon = 8 tracks.
#Total overcon = 1.80%.
#Worst layer Gcell overcon rate = 0.71%.
#
#Global routing statistics:
#Cpu time = 00:04:23
#Elapsed time = 00:04:23
#Increased memory = 145.21 (MB)
#Total memory = 1675.73 (MB)
#Peak memory = 3389.77 (MB)
#
#Finished global routing on Sat Jun 22 17:34:16 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.07 (MB), peak = 3389.77 (MB)
#Start Track Assignment.
#Done with 110863 horizontal wires in 2 hboxes and 116712 vertical wires in 2 hboxes.
#Done with 27092 horizontal wires in 2 hboxes and 26283 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1     22705.87 	  0.01%  	  0.00% 	  0.01%
# METAL2    489242.93 	  0.16%  	  0.00% 	  0.00%
# METAL3    829322.76 	  0.16%  	  0.00% 	  0.00%
# METAL4    889916.16 	  0.24%  	  0.00% 	  0.03%
# METAL5    988471.88 	  0.11%  	  0.00% 	  0.02%
# METAL6    836300.36 	  0.12%  	  0.00% 	  0.00%
# METAL7    863621.34 	  0.03%  	  0.00% 	  0.00%
# METAL8    336208.26 	  0.24%  	  0.06% 	  0.00%
#------------------------------------------------------------------------
# All     5255789.56  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5489970 um.
#Total half perimeter of net bounding box = 3682162 um.
#Total wire length on LAYER METAL1 = 117211 um.
#Total wire length on LAYER METAL2 = 496767 um.
#Total wire length on LAYER METAL3 = 880770 um.
#Total wire length on LAYER METAL4 = 924362 um.
#Total wire length on LAYER METAL5 = 1013787 um.
#Total wire length on LAYER METAL6 = 847424 um.
#Total wire length on LAYER METAL7 = 873036 um.
#Total wire length on LAYER METAL8 = 336614 um.
#Total number of vias = 486519
#Up-Via Summary (total 486519):
#           
#-----------------------
# METAL1         192924
# METAL2         138709
# METAL3          64732
# METAL4          44995
# METAL5          23841
# METAL6          15291
# METAL7           6027
#-----------------------
#                486519 
#
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1644.44 (MB), peak = 3389.77 (MB)
#
#number of short segments in preferred routing layers
#	METAL4    METAL5    METAL6    METAL7    
#	2         5         1         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:04:55
#Elapsed time = 00:04:55
#Increased memory = 77.91 (MB)
#Total memory = 1577.26 (MB)
#Peak memory = 3389.77 (MB)
#WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 344
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        1        1        0        2
#	METAL2      121      149        3      273
#	METAL3        0        1        0        1
#	METAL4        0        4        0        4
#	METAL5        3        0        0        3
#	METAL6        0        2        0        2
#	METAL7       50        8        0       58
#	METAL8        1        0        0        1
#	Totals      176      165        3      344
#814 out of 52330 instances (1.6%) need to be verified(marked ipoed), dirty area=1.2%.
#18.1% of the total area is being checked for drcs
#18.1% of the total area was checked
#   number of violations = 348
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        1        1        0        2
#	METAL2      122      149        3      274
#	METAL3        0        1        0        1
#	METAL4        0        4        0        4
#	METAL5        3        0        0        3
#	METAL6        0        2        0        2
#	METAL7       53        8        0       61
#	METAL8        1        0        0        1
#	Totals      180      165        3      348
#cpu time = 00:11:44, elapsed time = 00:11:44, memory = 1846.16 (MB), peak = 3389.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 129
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        1        0        1
#	METAL2       17       87        3      107
#	METAL3        0        0        0        0
#	METAL4        0        0        0        0
#	METAL5        1        0        0        1
#	METAL6        1        0        0        1
#	METAL7       13        6        0       19
#	Totals       32       94        3      129
#    number of process antenna violations = 1117
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1847.86 (MB), peak = 3389.77 (MB)
#start 2nd optimization iteration ...
#   number of violations = 119
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        1        0        1
#	METAL2       31       72        4      107
#	METAL3        1        0        0        1
#	METAL4        0        0        0        0
#	METAL5        1        0        0        1
#	METAL6        0        0        0        0
#	METAL7        7        2        0        9
#	Totals       40       75        4      119
#    number of process antenna violations = 1118
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1847.88 (MB), peak = 3389.77 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        4        1        5
#	METAL3        0        0        0        0
#	METAL4        0        0        0        0
#	METAL5        0        0        0        0
#	METAL6        1        2        2        5
#	METAL7        4        0        0        4
#	Totals        5        6        3       14
#    number of process antenna violations = 1118
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1849.14 (MB), peak = 3389.77 (MB)
#start 4th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        1        1
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        0        0
#	METAL6        0        0
#	METAL7        3        3
#	Totals        4        4
#    number of process antenna violations = 1118
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1849.14 (MB), peak = 3389.77 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        0        0
#	METAL6        0        0
#	METAL7        1        1
#	Totals        1        1
#    number of process antenna violations = 1118
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1849.16 (MB), peak = 3389.77 (MB)
#start 6th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        0        0
#	METAL6        1        1
#	METAL7        1        1
#	Totals        2        2
#    number of process antenna violations = 877
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1849.68 (MB), peak = 3389.77 (MB)
#start 7th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 821
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1849.70 (MB), peak = 3389.77 (MB)
#start 8th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 815
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1849.70 (MB), peak = 3389.77 (MB)
#start 9th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 815
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.70 (MB), peak = 3389.77 (MB)
#start 10th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.70 (MB), peak = 3389.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5519003 um.
#Total half perimeter of net bounding box = 3682162 um.
#Total wire length on LAYER METAL1 = 70654 um.
#Total wire length on LAYER METAL2 = 602703 um.
#Total wire length on LAYER METAL3 = 899310 um.
#Total wire length on LAYER METAL4 = 958173 um.
#Total wire length on LAYER METAL5 = 963896 um.
#Total wire length on LAYER METAL6 = 856486 um.
#Total wire length on LAYER METAL7 = 854122 um.
#Total wire length on LAYER METAL8 = 313659 um.
#Total number of vias = 531315
#Up-Via Summary (total 531315):
#           
#-----------------------
# METAL1         201224
# METAL2         155061
# METAL3          74353
# METAL4          47812
# METAL5          27374
# METAL6          19768
# METAL7           5723
#-----------------------
#                531315 
#
#Total number of DRC violations = 0
#Cpu time = 00:12:41
#Elapsed time = 00:12:41
#Increased memory = 11.88 (MB)
#Total memory = 1589.14 (MB)
#Peak memory = 3389.77 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1638.92 (MB), peak = 3389.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5519325 um.
#Total half perimeter of net bounding box = 3682162 um.
#Total wire length on LAYER METAL1 = 70654 um.
#Total wire length on LAYER METAL2 = 602649 um.
#Total wire length on LAYER METAL3 = 899103 um.
#Total wire length on LAYER METAL4 = 957909 um.
#Total wire length on LAYER METAL5 = 963612 um.
#Total wire length on LAYER METAL6 = 856806 um.
#Total wire length on LAYER METAL7 = 854676 um.
#Total wire length on LAYER METAL8 = 313917 um.
#Total number of vias = 532037
#Up-Via Summary (total 532037):
#           
#-----------------------
# METAL1         201224
# METAL2         155069
# METAL3          74413
# METAL4          47940
# METAL5          27538
# METAL6          19972
# METAL7           5881
#-----------------------
#                532037 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 5
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# ** Added 5 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 9.592 microns
#    Mean (X+Y): 2.810 microns
#
# 5 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1601.71 (MB), peak = 3389.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5519339 um.
#Total half perimeter of net bounding box = 3682166 um.
#Total wire length on LAYER METAL1 = 70654 um.
#Total wire length on LAYER METAL2 = 602652 um.
#Total wire length on LAYER METAL3 = 899099 um.
#Total wire length on LAYER METAL4 = 957903 um.
#Total wire length on LAYER METAL5 = 963620 um.
#Total wire length on LAYER METAL6 = 856816 um.
#Total wire length on LAYER METAL7 = 854679 um.
#Total wire length on LAYER METAL8 = 313917 um.
#Total number of vias = 532049
#Up-Via Summary (total 532049):
#           
#-----------------------
# METAL1         201229
# METAL2         155078
# METAL3          74413
# METAL4          47939
# METAL5          27537
# METAL6          19972
# METAL7           5881
#-----------------------
#                532049 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5519339 um.
#Total half perimeter of net bounding box = 3682166 um.
#Total wire length on LAYER METAL1 = 70654 um.
#Total wire length on LAYER METAL2 = 602652 um.
#Total wire length on LAYER METAL3 = 899099 um.
#Total wire length on LAYER METAL4 = 957903 um.
#Total wire length on LAYER METAL5 = 963620 um.
#Total wire length on LAYER METAL6 = 856816 um.
#Total wire length on LAYER METAL7 = 854679 um.
#Total wire length on LAYER METAL8 = 313917 um.
#Total number of vias = 532049
#Up-Via Summary (total 532049):
#           
#-----------------------
# METAL1         201229
# METAL2         155078
# METAL3          74413
# METAL4          47939
# METAL5          27537
# METAL6          19972
# METAL7           5881
#-----------------------
#                532049 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Analyzing shielding information. 
#  Total shield net = 263 (one-side = 0, hf = 0 ), 262 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.71 (MB), peak = 3389.77 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1591.89 (MB), peak = 3389.77 (MB)
#    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1590.00 (MB), peak = 3389.77 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1630.70 (MB), peak = 3389.77 (MB)
#      Finished loop 1
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:08, elapsed time = 00:00:07, memory = 1620.07 (MB), peak = 3389.77 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1620.07 (MB), peak = 3389.77 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 263
#Number of nets reported: 262
#Number of nets without shielding: 2
#Average ratio                   : 0.887
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.066
#METAL2:         3.4        3.9     0.577
#METAL3:         5.8        7.7     0.657
#METAL4:         1.2        1.6     0.633
#METAL5:         1.3        1.8     0.700
#METAL6:        27.0       52.1     0.965
#METAL7:        25.1       46.4     0.923
#METAL8:         0.4        0.7     0.995
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1617.13 (MB), peak = 3389.77 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1686.31 (MB), peak = 3389.77 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jun 22 17:49:38 2019
#
#
#Start Post Route Wire Spread.
#Done with 18004 horizontal wires in 3 hboxes and 12048 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 245
#Total wire length = 5529179 um.
#Total half perimeter of net bounding box = 3664948 um.
#Total wire length on LAYER METAL1 = 70731 um.
#Total wire length on LAYER METAL2 = 604128 um.
#Total wire length on LAYER METAL3 = 901692 um.
#Total wire length on LAYER METAL4 = 962201 um.
#Total wire length on LAYER METAL5 = 969896 um.
#Total wire length on LAYER METAL6 = 852977 um.
#Total wire length on LAYER METAL7 = 851733 um.
#Total wire length on LAYER METAL8 = 315821 um.
#Total number of vias = 529037
#Up-Via Summary (total 529037):
#           
#-----------------------
# METAL1         200457
# METAL2         154329
# METAL3          73968
# METAL4          47576
# METAL5          27181
# METAL6          19650
# METAL7           5876
#-----------------------
#                529037 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:39, elapsed time = 00:00:39, memory = 1697.38 (MB), peak = 3389.77 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1648.86 (MB), peak = 3389.77 (MB)
#CELL_VIEW CONV,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Post Route wire spread is done.
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 263
#Number of nets reported: 262
#Number of nets without shielding: 2
#Average ratio                   : 0.887
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.066
#METAL2:         3.4        3.9     0.577
#METAL3:         5.8        7.7     0.657
#METAL4:         1.2        1.6     0.633
#METAL5:         1.3        1.8     0.700
#METAL6:        27.0       52.1     0.965
#METAL7:        25.1       46.4     0.923
#METAL8:         0.4        0.7     0.995
#-----------------------------------------
#Total number of nets with non-default rule or having extra spacing = 508
#Total wire length = 5546040 um.
#Total half perimeter of net bounding box = 3682166 um.
#Total wire length on LAYER METAL1 = 70775 um.
#Total wire length on LAYER METAL2 = 605011 um.
#Total wire length on LAYER METAL3 = 903222 um.
#Total wire length on LAYER METAL4 = 962528 um.
#Total wire length on LAYER METAL5 = 970229 um.
#Total wire length on LAYER METAL6 = 860044 um.
#Total wire length on LAYER METAL7 = 858314 um.
#Total wire length on LAYER METAL8 = 315918 um.
#Total number of vias = 532049
#Up-Via Summary (total 532049):
#           
#-----------------------
# METAL1         201229
# METAL2         155078
# METAL3          74413
# METAL4          47939
# METAL5          27537
# METAL6          19972
# METAL7           5881
#-----------------------
#                532049 
#
#detailRoute Statistics:
#Cpu time = 00:15:49
#Elapsed time = 00:15:49
#Increased memory = 59.52 (MB)
#Total memory = 1636.78 (MB)
#Peak memory = 3389.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:21:24
#Elapsed time = 00:21:25
#Increased memory = 102.16 (MB)
#Total memory = 1542.45 (MB)
#Peak memory = 3389.77 (MB)
#Number of warnings = 44
#Total number of warnings = 135
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 22 17:50:36 2019
#
#routeDesign: cpu time = 00:21:25, elapsed time = 00:21:25, memory = 1542.45 (MB), peak = 3389.77 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3014         51  The RC network is incomplete for net %s....
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 55 warning(s), 0 error(s)

<CMD> saveDesign CONV_AfterNano
#% Begin save design ... (date=06/22 18:01:38, mem=1542.5M)
% Begin Save netlist data ... (date=06/22 18:01:39, mem=1543.3M)
Writing Binary DB to CONV_AfterNano.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 18:01:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1545.9M, current mem=1545.9M)
% Begin Save AAE data ... (date=06/22 18:01:39, mem=1545.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 18:01:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.9M, current mem=1545.9M)
% Begin Save clock tree data ... (date=06/22 18:01:40, mem=1558.5M)
% End Save clock tree data ... (date=06/22 18:01:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1558.5M, current mem=1558.5M)
Saving preference file CONV_AfterNano.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 18:01:40, mem=1559.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 18:01:41, total cpu=0:00:00.5, real=0:00:01.0, peak res=1559.7M, current mem=1559.7M)
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/22 18:01:41, mem=1559.7M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 18:01:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1560.7M, current mem=1560.7M)
% Begin Save routing data ... (date=06/22 18:01:41, mem=1560.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:03.0 mem=2060.0M) ***
% End Save routing data ... (date=06/22 18:01:44, total cpu=0:00:01.3, real=0:00:03.0, peak res=1561.2M, current mem=1561.2M)
Saving property file CONV_AfterNano.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2060.0M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 18:01:46, mem=1561.2M)
% End Save power constraints data ... (date=06/22 18:01:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1561.2M, current mem=1561.2M)
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterNano.dat
#% End save design ... (date=06/22 18:01:47, total cpu=0:00:06.2, real=0:00:09.0, peak res=1561.2M, current mem=1549.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign CONV_AfterNano2
#% Begin save design ... (date=06/22 18:01:53, mem=1549.8M)
% Begin Save netlist data ... (date=06/22 18:01:54, mem=1549.8M)
Writing Binary DB to CONV_AfterNano2.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 18:01:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1552.2M, current mem=1552.2M)
% Begin Save AAE data ... (date=06/22 18:01:54, mem=1552.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 18:01:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.2M, current mem=1552.2M)
% Begin Save clock tree data ... (date=06/22 18:01:55, mem=1552.2M)
% End Save clock tree data ... (date=06/22 18:01:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1552.2M, current mem=1552.2M)
Saving preference file CONV_AfterNano2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 18:01:55, mem=1552.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 18:01:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=1552.5M, current mem=1552.5M)
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
% Begin Save placement data ... (date=06/22 18:01:56, mem=1552.5M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 18:01:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1554.7M, current mem=1554.7M)
% Begin Save routing data ... (date=06/22 18:01:56, mem=1554.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:03.0 mem=2064.0M) ***
% End Save routing data ... (date=06/22 18:01:59, total cpu=0:00:01.3, real=0:00:03.0, peak res=1555.2M, current mem=1555.2M)
Saving property file CONV_AfterNano2.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2064.0M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 18:02:01, mem=1555.2M)
% End Save power constraints data ... (date=06/22 18:02:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1555.2M, current mem=1555.2M)
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterNano2.dat
#% End save design ... (date=06/22 18:02:02, total cpu=0:00:06.1, real=0:00:09.0, peak res=1555.2M, current mem=1549.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CONV' of instances=52335 and nets=55920 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/CONV_67559_KcUKKm.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2060.0M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2142.8M)
Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 2142.8M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 2146.8M)
Extracted 40.0002% (CPU Time= 0:00:05.1  MEM= 2146.8M)
Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 2146.8M)
Extracted 60.0002% (CPU Time= 0:00:06.5  MEM= 2146.8M)
Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 2146.8M)
Extracted 80.0002% (CPU Time= 0:00:08.7  MEM= 2146.8M)
Extracted 90.0002% (CPU Time= 0:00:10.6  MEM= 2146.8M)
Extracted 100% (CPU Time= 0:00:12.9  MEM= 2146.8M)
Number of Extracted Resistors     : 1360466
Number of Extracted Ground Cap.   : 1342064
Number of Extracted Coupling Cap. : 3562836
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2108.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.9  Real Time: 0:00:17.0  MEM: 2108.766M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2124.97)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 59754
AAE_INFO-618: Total number of nets in the design is 55920,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2169.58 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=2169.58 CPU=0:00:19.2 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2169.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2169.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2177.65)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59754. 
Total number of fetched objects 59754
AAE_INFO-618: Total number of nets in the design is 55920,  1.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2196.73 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2196.73 CPU=0:00:02.0 REAL=0:00:02.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.391  | -0.391  |  0.337  |
|           TNS (ns):| -13.192 | -13.192 |  0.000  |
|    Violating Paths:|   52    |   52    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     37 (37)      |   -0.707   |     37 (37)      |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.493%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 48.24 sec
Total Real time: 49.0 sec
Total Memory Usage: 2105.792969 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1715.6M, totSessionCpu=1:49:09 **
#Created 675 library cell signatures
#Created 55920 NETS and 0 SPECIALNETS signatures
#Created 52335 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.62 (MB), peak = 3389.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.16 (MB), peak = 3389.77 (MB)
Begin checking placement ... (start mem=2119.9M, init mem=2119.9M)
*info: Placed = 52335          (Fixed = 507)
*info: Unplaced = 0           
Placement Density:74.49%(601922/808025)
Placement Density (including fixed std cells):74.49%(601922/808025)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.3; mem=2119.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'CONV' of instances=52335 and nets=55920 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/CONV_67559_KcUKKm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2111.8M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2197.2M)
Extracted 20.0002% (CPU Time= 0:00:02.9  MEM= 2197.2M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 2201.2M)
Extracted 40.0002% (CPU Time= 0:00:05.2  MEM= 2201.2M)
Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 2201.2M)
Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2201.2M)
Extracted 70.0002% (CPU Time= 0:00:07.7  MEM= 2201.2M)
Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 2201.2M)
Extracted 90.0002% (CPU Time= 0:00:10.8  MEM= 2201.2M)
Extracted 100% (CPU Time= 0:00:13.2  MEM= 2201.2M)
Number of Extracted Resistors     : 1360466
Number of Extracted Ground Cap.   : 1342064
Number of Extracted Coupling Cap. : 3562836
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2169.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.4  Real Time: 0:00:17.0  MEM: 2169.180M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
*** Enable all active views. ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=22.3867)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 59246. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
Total number of fetched objects 59754
End delay calculation. (MEM=0 CPU=0:00:11.0 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.3 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:00:16.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:00:16.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2160.31)
Total number of fetched objects 59754
AAE_INFO-618: Total number of nets in the design is 55920,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2197.87 CPU=0:00:21.7 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=2197.87 CPU=0:00:22.9 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2197.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2197.9M)

Executing IPO callback for view pruning ..

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2205.94)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59754. 
Total number of fetched objects 59754
AAE_INFO-618: Total number of nets in the design is 55920,  1.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2205.94 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2205.94 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:33.3 real=0:00:33.0 totSessionCpu=1:50:20 mem=2205.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.391  | -0.391  |  0.337  |
|           TNS (ns):| -13.192 | -13.192 |  0.000  |
|    Violating Paths:|   52    |   52    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     37 (37)      |   -0.707   |     37 (37)      |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.493%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:14, mem = 1707.4M, totSessionCpu=1:50:21 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       508 (unrouted=1, trialRouted=0, noStatus=0, routed=507, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55412 (unrouted=40, trialRouted=0, noStatus=0, routed=55372, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  original_names is set for at least one key
  primary_delay_corner: Delay_Corner_max (default: )
  route_type is set for at least one key
  routing_top_min_fanout is set for at least one key
  source_output_max_trans is set for at least one key
  target_insertion_delay is set for at least one key
  target_max_trans is set for at least one key
  target_max_trans_sdc is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  use_inverters is set for at least one key
  useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cell_density: 1 (default: 0.75)
    route_type (leaf): leaf_rule (default: default)
    route_type (trunk): trunk_rule (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: true (default: auto)
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17676 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
    Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
    For power domain auto-default:
      Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
      Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
      Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 819361.614um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
      Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
      Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner Delay_Corner_max:setup, late:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns
      Buffer unit delay for power domain auto-default:   0.126ns
      Buffer max distance for power domain auto-default: 326.000um
    Fastest wire driving cells and distances for power domain auto-default:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=388.571um, saturatedSlew=0.100ns, speed=2715.381um per ns, cellArea=43.683um^2 per 1000um}
        Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=326.000um, saturatedSlew=0.100ns, speed=4289.474um per ns, cellArea=41.654um^2 per 1000um}
        Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.250um, saturatedSlew=0.100ns, speed=2281.499um per ns, cellArea=81.512um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=246.726um, saturatedSlew=0.080ns, speed=1902.282um per ns, cellArea=68.797um^2 per 1000um}
        Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=206.726um, saturatedSlew=0.083ns, speed=3268.396um per ns, cellArea=65.687um^2 per 1000um}
        Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
  Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
Type 'man IMPCCOPT-1041' for more detail.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock tree balancer configuration for skew_group clk/func_mode:
    Sources:                     pin clk
    Total number of sinks:       5867
    Delay constrained sinks:     5867
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner Delay_Corner_max:setup.late:
    Skew target:                 0.126ns
    Insertion delay target:      0.500ns
  Clock tree balancer configuration for skew_group clk/scan_mode:
    Sources:                     pin clk
    Total number of sinks:       5867
    Delay constrained sinks:     5867
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner Delay_Corner_max:setup.late:
    Skew target:                 0.126ns
    Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  Via Selection for Estimated Routes (rule CTS_2W1S):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  Via Selection for Estimated Routes (rule CTS_2W2S):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    original_names is set for at least one key
    primary_delay_corner: Delay_Corner_max (default: )
    route_type is set for at least one key
    routing_top_min_fanout is set for at least one key
    source_output_max_trans is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    use_inverters is set for at least one key
    useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties for clock tree clk:
      cell_density: 1 (default: 0.75)
      route_type (leaf): leaf_rule (default: default)
      route_type (trunk): trunk_rule (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      routing_top_min_fanout: 10000 (default: unset)
      use_inverters: true (default: auto)
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group clk/func_mode:
      Sources:                     pin clk
      Total number of sinks:       5867
      Delay constrained sinks:     5867
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner Delay_Corner_max:setup.late:
      Skew target:                 0.126ns
      Insertion delay target:      0.500ns
    Clock tree balancer configuration for skew_group clk/scan_mode:
      Sources:                     pin clk
      Total number of sinks:       5867
      Delay constrained sinks:     5867
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner Delay_Corner_max:setup.late:
      Skew target:                 0.126ns
      Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_2W1S):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_2W2S):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
    cell areas       : b=0.000um^2, i=6326.210um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.210um^2
    cell capacitance : b=0.000pF, i=11.317pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.317pF
    sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.517pF, leaf=9.687pF, total=13.205pF
    wire lengths     : top=0.000um, trunk=16916.250um, leaf=50046.105um, total=66962.355um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=16, worst=[0.400ns, 0.017ns, 0.005ns, 0.005ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, ...]} avg=0.028ns sd=0.099ns sum=0.445ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=267 avg=0.088ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 73 <= 0.080ns, 172 <= 0.100ns} {7 <= 0.105ns, 5 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.088ns sd=0.008ns min=0.045ns max=0.101ns {4 <= 0.060ns, 26 <= 0.080ns, 207 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: INVX12: 356 INVX8: 124 INVX6: 27 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/func_mode: insertion delay [min=0.914, max=1.029, avg=0.968, sd=0.021], skew [0.115 vs 0.126, 100% {0.914, 1.029}] (wid=0.018 ws=0.004) (gid=1.012 gs=0.114)
  Clock network insertion delays are now [0.914ns, 1.029ns] average 0.968ns std.dev 0.021ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.028ns.
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 508, tested: 508, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 2, attempted: 14, unsuccessful: 0, sized: 1
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
  ----------------------------------------------------------------------------------------------------------------------------
  top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
  trunk             10 (71.4%)           1 (100.0%)           0            0                    1 (100.0%)           9 (69.2%)
  leaf               4 (28.6%)           0                    0            0                    0 (0.0%)             4 (30.8%)
  ----------------------------------------------------------------------------------------------------------------------------
  Total             14 (100%)            1 (100%)      -            -                           1 (100%)            13 (100%)
  ----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 3.395um^2 (0.054%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
    cell areas       : b=0.000um^2, i=6329.605um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6329.605um^2
    cell capacitance : b=0.000pF, i=11.325pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.325pF
    sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.517pF, leaf=9.687pF, total=13.205pF
    wire lengths     : top=0.000um, trunk=16916.250um, leaf=50046.105um, total=66962.355um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=15, worst=[0.400ns, 0.017ns, 0.005ns, 0.005ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.030ns sd=0.103ns sum=0.443ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 74 <= 0.080ns, 172 <= 0.100ns} {6 <= 0.105ns, 5 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.088ns sd=0.008ns min=0.045ns max=0.101ns {4 <= 0.060ns, 26 <= 0.080ns, 207 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Invs: INVX12: 357 INVX8: 123 INVX6: 27 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/func_mode: insertion delay [min=0.914, max=1.023, avg=0.967, sd=0.020], skew [0.109 vs 0.126, 100% {0.914, 1.023}] (wid=0.018 ws=0.004) (gid=1.007 gs=0.108)
  Clock network insertion delays are now [0.914ns, 1.023ns] average 0.967ns std.dev 0.020ns
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 27 insts, 54 nets
  Clock DAG stats PRO final:
    cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
    cell areas       : b=0.000um^2, i=6329.605um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6329.605um^2
    cell capacitance : b=0.000pF, i=11.325pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.325pF
    sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.517pF, leaf=9.687pF, total=13.205pF
    wire lengths     : top=0.000um, trunk=16916.250um, leaf=50046.105um, total=66962.355um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=15, worst=[0.400ns, 0.017ns, 0.005ns, 0.005ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.030ns sd=0.103ns sum=0.443ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 74 <= 0.080ns, 172 <= 0.100ns} {6 <= 0.105ns, 5 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.088ns sd=0.008ns min=0.045ns max=0.101ns {4 <= 0.060ns, 26 <= 0.080ns, 207 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: INVX12: 357 INVX8: 123 INVX6: 27 
  Primary reporting skew group PRO final:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/func_mode: insertion delay [min=0.914, max=1.023, avg=0.967, sd=0.020], skew [0.109 vs 0.126, 100% {0.914, 1.023}] (wid=0.018 ws=0.004) (gid=1.007 gs=0.108)
  Clock network insertion delays are now [0.914ns, 1.023ns] average 0.967ns std.dev 0.020ns
PRO done.
Net route status summary:
  Clock:       508 (unrouted=0, trialRouted=0, noStatus=0, routed=508, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55412 (unrouted=40, trialRouted=0, noStatus=0, routed=55372, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:22.5 real=0:00:22.5)
**INFO: Start fixing DRV (Mem = 2270.68M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 508 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    11|    -1.86|    75|    75|    -0.72|     0|     0|     0|     0|     0|     0|    -0.39|   -13.13|       0|       0|       0|  74.49|          |         |
|     6|    11|    -1.86|     7|     7|    -0.72|     0|     0|     0|     0|     0|     0|    -0.39|   -13.13|      18|       0|      50|  74.53| 0:00:50.0|  2597.9M|
|     6|    11|    -1.79|     7|     7|    -0.71|     0|     0|     0|     0|     0|     0|    -0.39|   -13.13|       0|       0|       0|  74.53| 0:00:01.0|  2597.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
NDR CTS_2W1S has 245 constrained nets 
NDR CTS_2W2S has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.
*info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.
*info:     6 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:52.4 real=0:00:53.0 mem=2597.9M) ***

*** Starting refinePlace (1:51:48 mem=2578.8M) ***
Density distribution unevenness ratio = 6.383%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2578.8MB
Summary Report:
Instances move: 0 (out of 51873 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2578.8MB
*** Finished refinePlace (1:51:49 mem=2578.8M) ***
Density distribution unevenness ratio = 6.379%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:41, real = 0:02:42, mem = 1873.4M, totSessionCpu=1:51:50 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:01:02, Mem = 2365.60M).

------------------------------------------------------------
     SI Timing Summary (cpu=1.04min real=1.03min mem=2365.6M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.390  | -0.390  |  0.336  |
|           TNS (ns):| -13.133 | -13.133 |  0.000  |
|    Violating Paths:|   52    |   52    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.531%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:02:44, mem = 1871.9M, totSessionCpu=1:51:52 **
*** Timing NOT met, worst failing slack is -0.390
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.390 TNS Slack -13.133 Density 74.53
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.390|   -0.390| -13.133|  -13.133|    74.53%|   0:00:00.0| 2433.4M|av_func_mode_max|  reg2reg| l0temp4_reg_31_/D        |
|  -0.115|   -0.115|  -0.456|   -0.456|    74.53%|   0:00:01.0| 2495.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.079|   -0.079|  -0.314|   -0.314|    74.53%|   0:00:01.0| 2495.4M|av_func_mode_max|  reg2reg| l0temp1_reg_35_/D        |
|  -0.014|   -0.014|  -0.033|   -0.033|    74.53%|   0:00:00.0| 2495.4M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.000|    0.010|   0.000|    0.000|    74.54%|   0:00:00.0| 2495.4M|              NA|       NA| NA                       |
|   0.000|    0.010|   0.000|    0.000|    74.54%|   0:00:00.0| 2495.4M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2495.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=2495.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.54
Update Timing Windows (Threshold 0.035) ...
Re Calculate Delays on 1 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2495.4M) ***
*** Starting refinePlace (1:52:06 mem=2476.3M) ***
Density distribution unevenness ratio = 6.383%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2476.3MB
Summary Report:
Instances move: 0 (out of 51877 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2476.3MB
*** Finished refinePlace (1:52:07 mem=2476.3M) ***
Density distribution unevenness ratio = 6.378%
End: GigaOpt Optimization in WNS mode
GigaOpt: target slack met, skip TNS optimization
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:01, real = 0:03:02, mem = 1827.0M, totSessionCpu=1:52:10 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2301.58M, totSessionCpu=1:52:11).
**optDesign ... cpu = 0:03:02, real = 0:03:03, mem = 1827.1M, totSessionCpu=1:52:11 **

Default Rule : ""
Non Default Rules : "CTS_2W1S" "CTS_2W2S"
Worst Slack : 0.010 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
GigaOpt: 160 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 255 (0.5%)
Default Rule : ""
Non Default Rules : "CTS_2W1S" "CTS_2W2S"
Worst Slack : 0.010 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 255 (0.5%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.536%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:06, real = 0:03:08, mem = 1765.2M, totSessionCpu=1:52:16 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Jun 22 18:07:19 2019
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 22 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 38
#  Number of instances deleted (including moved) = 16
#  Number of instances resized = 40
#  Total number of placement changes (moved instances are counted twice) = 94
#Start routing data preparation on Sat Jun 22 18:07:24 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 55940 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1725.04 (MB), peak = 3389.77 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 65.9150 625.0950 ) on METAL1 for NET n72679. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 316.5900 278.5500 ) on METAL1 for NET n65207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 312.0750 271.0500 ) on METAL1 for NET n65207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 432.7850 411.0250 ) on METAL1 for NET n68877. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 520.6450 543.8650 ) on METAL1 for NET n70697. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 394.7550 658.2550 ) on METAL1 for NET n70837. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 160.2150 617.7150 ) on METAL1 for NET n70814. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 277.4350 433.4600 ) on METAL1 for NET n70607. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 373.4000 702.3850 ) on METAL1 for NET n67940. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 317.4750 281.8750 ) on METAL1 for NET FE_OFN273_n64793. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 318.6350 278.2600 ) on METAL1 for NET n65538. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 694.4950 308.8900 ) on METAL1 for NET FE_OCPN72568_n37134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 68.1550 625.0450 ) on METAL1 for NET n72681. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 409.0750 573.4350 ) on METAL1 for NET n57849. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 480.2550 503.2150 ) on METAL1 for NET n68317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 426.5550 403.6950 ) on METAL1 for NET n57897. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 424.5300 536.4150 ) on METAL1 for NET n68374. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 358.0600 702.2200 ) on METAL1 for NET FE_OFN285_n70649. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 418.5850 543.9350 ) on METAL1 for NET FE_OFN72772_n34738. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 248.8100 680.4650 ) on METAL1 for NET FE_OFN1263_n46347. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n37456. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#201 routed nets are extracted.
#    132 (0.24%) extracted nets are partially routed.
#55699 routed net(s) are imported.
#1 (0.00%) nets are without wires.
#41 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 55942.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Jun 22 18:07:27 2019
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.54 (MB)
#Total memory = 1725.75 (MB)
#Peak memory = 3389.77 (MB)
#
#
#Start global routing on Sat Jun 22 18:07:27 2019
#
#Number of eco nets is 132
#
#Start global routing data preparation on Sat Jun 22 18:07:27 2019
#
#Start routing resource analysis on Sat Jun 22 18:07:27 2019
#
#Routing resource analysis is done on Sat Jun 22 18:07:34 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2383           0       25440    81.81%
#  METAL2         V        2133           0       25440     0.00%
#  METAL3         H        2383           0       25440     0.00%
#  METAL4         V        2133           0       25440     0.00%
#  METAL5         H        2383           0       25440     0.00%
#  METAL6         V        2092          41       25440     1.21%
#  METAL7         H        2340          43       25440     1.22%
#  METAL8         V         853           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  16700       0.47%      203520    10.53%
#
#  668 nets (1.19%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jun 22 18:07:34 2019
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1729.15 (MB), peak = 3389.77 (MB)
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1729.88 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1753.96 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1760.83 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1760.89 (MB), peak = 3389.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
#Total number of routable nets = 55901.
#Total number of nets in the design = 55942.
#
#133 routable nets have only global wires.
#55768 routable nets have only detail routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#655 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                 11           0             121  
#     CTS_2W1S                  0           0               0  
#     CTS_2W2S                  0           1               0  
#------------------------------------------------------------
#        Total                 11           1             121  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                160           0           55234  
#     CTS_2W1S                245           0               0  
#     CTS_2W2S                  0         262               0  
#------------------------------------------------------------
#        Total                405         262           55234  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)   (0.00%)
#  METAL2        9(0.04%)      5(0.02%)   (0.06%)
#  METAL3        0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)   (0.00%)
#  METAL7        0(0.00%)      0(0.00%)   (0.00%)
#  METAL8        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      9(0.00%)      5(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 668
#Total wire length = 5546659 um.
#Total half perimeter of net bounding box = 3690012 um.
#Total wire length on LAYER METAL1 = 70755 um.
#Total wire length on LAYER METAL2 = 605260 um.
#Total wire length on LAYER METAL3 = 903571 um.
#Total wire length on LAYER METAL4 = 962588 um.
#Total wire length on LAYER METAL5 = 970271 um.
#Total wire length on LAYER METAL6 = 860139 um.
#Total wire length on LAYER METAL7 = 858179 um.
#Total wire length on LAYER METAL8 = 315896 um.
#Total number of vias = 532242
#Up-Via Summary (total 532242):
#           
#-----------------------
# METAL1         201263
# METAL2         155125
# METAL3          74450
# METAL4          47974
# METAL5          27562
# METAL6          19985
# METAL7           5883
#-----------------------
#                532242 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 11.1
#Average of max src_to_sink distance for priority net 11.1
#Average of ave src_to_sink distance for priority net 11.1
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 35.23 (MB)
#Total memory = 1760.98 (MB)
#Peak memory = 3389.77 (MB)
#
#Finished global routing on Sat Jun 22 18:07:37 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.75 (MB), peak = 3389.77 (MB)
#Start Track Assignment.
#Done with 55 horizontal wires in 2 hboxes and 58 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 10 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 668
#Total wire length = 5546763 um.
#Total half perimeter of net bounding box = 3690012 um.
#Total wire length on LAYER METAL1 = 70781 um.
#Total wire length on LAYER METAL2 = 605276 um.
#Total wire length on LAYER METAL3 = 903591 um.
#Total wire length on LAYER METAL4 = 962599 um.
#Total wire length on LAYER METAL5 = 970276 um.
#Total wire length on LAYER METAL6 = 860157 um.
#Total wire length on LAYER METAL7 = 858183 um.
#Total wire length on LAYER METAL8 = 315900 um.
#Total number of vias = 532228
#Up-Via Summary (total 532228):
#           
#-----------------------
# METAL1         201261
# METAL2         155122
# METAL3          74447
# METAL4          47971
# METAL5          27559
# METAL6          19985
# METAL7           5883
#-----------------------
#                532228 
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1904.98 (MB), peak = 3389.77 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 185.77 (MB)
#Total memory = 1904.98 (MB)
#Peak memory = 3389.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 11.5% required routing.
#   number of violations = 43
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        1        2        1        0        4
#	METAL2        4       32        0        1       37
#	METAL3        0        0        0        0        0
#	METAL4        0        0        0        0        0
#	METAL5        0        0        0        0        0
#	METAL6        0        0        0        0        0
#	METAL7        2        0        0        0        2
#	Totals        7       34        1        1       43
#78 out of 52357 instances (0.1%) need to be verified(marked ipoed), dirty area=0.1%.
#3.0% of the total area is being checked for drcs
#3.0% of the total area was checked
#   number of violations = 276
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1      106      130        1        0      237
#	METAL2        4       32        0        1       37
#	METAL3        0        0        0        0        0
#	METAL4        0        0        0        0        0
#	METAL5        0        0        0        0        0
#	METAL6        0        0        0        0        0
#	METAL7        2        0        0        0        2
#	Totals      112      162        1        1      276
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1867.29 (MB), peak = 3389.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        0        1        1
#	METAL3        0        0        0
#	METAL4        0        0        0
#	METAL5        0        0        0
#	METAL6        0        0        0
#	METAL7        2        0        2
#	Totals        2        1        3
#    number of process antenna violations = 18
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1878.54 (MB), peak = 3389.77 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1878.17 (MB), peak = 3389.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 668
#Total wire length = 5546310 um.
#Total half perimeter of net bounding box = 3690012 um.
#Total wire length on LAYER METAL1 = 70697 um.
#Total wire length on LAYER METAL2 = 605135 um.
#Total wire length on LAYER METAL3 = 903988 um.
#Total wire length on LAYER METAL4 = 962648 um.
#Total wire length on LAYER METAL5 = 970214 um.
#Total wire length on LAYER METAL6 = 859929 um.
#Total wire length on LAYER METAL7 = 857836 um.
#Total wire length on LAYER METAL8 = 315863 um.
#Total number of vias = 532608
#Up-Via Summary (total 532608):
#           
#-----------------------
# METAL1         201301
# METAL2         155324
# METAL3          74529
# METAL4          48008
# METAL5          27579
# METAL6          19985
# METAL7           5882
#-----------------------
#                532608 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = -152.14 (MB)
#Total memory = 1752.84 (MB)
#Peak memory = 3389.77 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1785.50 (MB), peak = 3389.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 668
#Total wire length = 5546310 um.
#Total half perimeter of net bounding box = 3690012 um.
#Total wire length on LAYER METAL1 = 70697 um.
#Total wire length on LAYER METAL2 = 605135 um.
#Total wire length on LAYER METAL3 = 903988 um.
#Total wire length on LAYER METAL4 = 962648 um.
#Total wire length on LAYER METAL5 = 970208 um.
#Total wire length on LAYER METAL6 = 859929 um.
#Total wire length on LAYER METAL7 = 857842 um.
#Total wire length on LAYER METAL8 = 315863 um.
#Total number of vias = 532612
#Up-Via Summary (total 532612):
#           
#-----------------------
# METAL1         201301
# METAL2         155324
# METAL3          74529
# METAL4          48008
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532612 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 668
#Total wire length = 5546310 um.
#Total half perimeter of net bounding box = 3690012 um.
#Total wire length on LAYER METAL1 = 70697 um.
#Total wire length on LAYER METAL2 = 605135 um.
#Total wire length on LAYER METAL3 = 903988 um.
#Total wire length on LAYER METAL4 = 962648 um.
#Total wire length on LAYER METAL5 = 970208 um.
#Total wire length on LAYER METAL6 = 859929 um.
#Total wire length on LAYER METAL7 = 857842 um.
#Total wire length on LAYER METAL8 = 315863 um.
#Total number of vias = 532612
#Up-Via Summary (total 532612):
#           
#-----------------------
# METAL1         201301
# METAL2         155324
# METAL3          74529
# METAL4          48008
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532612 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Analyzing shielding information. 
#ECO shield region = 23.09% (per shield region), 18.33% (per design) 
#Total shield nets = 263, extracted = 88, non-dirty nets = 174 no-existing-shield-wire nets = 1 skip-routing nets = 0.
#  Total shield net = 263 (one-side = 0, hf = 0 ), 88 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1785.97 (MB), peak = 3389.77 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1787.09 (MB), peak = 3389.77 (MB)
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1783.04 (MB), peak = 3389.77 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1821.42 (MB), peak = 3389.77 (MB)
#      Finished loop 1
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1815.18 (MB), peak = 3389.77 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1815.18 (MB), peak = 3389.77 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 263
#Number of nets reported: 261
#Number of nets without shielding: 1
#Average ratio                   : 0.887
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.066
#METAL2:         3.4        3.9     0.578
#METAL3:         5.8        7.7     0.659
#METAL4:         1.3        1.6     0.633
#METAL5:         1.3        1.8     0.702
#METAL6:        27.1       52.3     0.966
#METAL7:        25.2       46.5     0.922
#METAL8:         0.4        0.7     0.995
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1820.17 (MB), peak = 3389.77 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jun 22 18:08:57 2019
#
#
#Start Post Route Wire Spread.
#Done with 2441 horizontal wires in 3 hboxes and 974 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 405
#Total wire length = 5530648 um.
#Total half perimeter of net bounding box = 3672794 um.
#Total wire length on LAYER METAL1 = 70662 um.
#Total wire length on LAYER METAL2 = 604404 um.
#Total wire length on LAYER METAL3 = 902644 um.
#Total wire length on LAYER METAL4 = 962485 um.
#Total wire length on LAYER METAL5 = 970259 um.
#Total wire length on LAYER METAL6 = 852978 um.
#Total wire length on LAYER METAL7 = 851393 um.
#Total wire length on LAYER METAL8 = 315824 um.
#Total number of vias = 529600
#Up-Via Summary (total 529600):
#           
#-----------------------
# METAL1         200529
# METAL2         154575
# METAL3          74084
# METAL4          47645
# METAL5          27225
# METAL6          19665
# METAL7           5877
#-----------------------
#                529600 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1924.70 (MB), peak = 3389.77 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 263
#Number of nets reported: 262
#Number of nets without shielding: 2
#Average ratio                   : 0.887
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.066
#METAL2:         3.4        3.9     0.578
#METAL3:         5.8        7.7     0.657
#METAL4:         1.2        1.6     0.633
#METAL5:         1.3        1.8     0.702
#METAL6:        27.0       52.1     0.966
#METAL7:        25.1       46.3     0.922
#METAL8:         0.4        0.7     0.995
#-----------------------------------------
#Total number of nets with non-default rule or having extra spacing = 668
#Total wire length = 5547508 um.
#Total half perimeter of net bounding box = 3690012 um.
#Total wire length on LAYER METAL1 = 70706 um.
#Total wire length on LAYER METAL2 = 605286 um.
#Total wire length on LAYER METAL3 = 904173 um.
#Total wire length on LAYER METAL4 = 962812 um.
#Total wire length on LAYER METAL5 = 970592 um.
#Total wire length on LAYER METAL6 = 860045 um.
#Total wire length on LAYER METAL7 = 857974 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532612
#Up-Via Summary (total 532612):
#           
#-----------------------
# METAL1         201301
# METAL2         155324
# METAL3          74529
# METAL4          48008
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532612 
#
#detailRoute Statistics:
#Cpu time = 00:01:25
#Elapsed time = 00:01:25
#Increased memory = -80.98 (MB)
#Total memory = 1824.00 (MB)
#Peak memory = 3389.77 (MB)
#Updating routing design signature
#Created 675 library cell signatures
#Created 55942 NETS and 0 SPECIALNETS signatures
#Created 52357 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.07 (MB), peak = 3389.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.08 (MB), peak = 3389.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:56
#Elapsed time = 00:01:56
#Increased memory = -7.09 (MB)
#Total memory = 1758.17 (MB)
#Peak memory = 3389.77 (MB)
#Number of warnings = 44
#Total number of warnings = 179
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 22 18:09:15 2019
#
**optDesign ... cpu = 0:05:02, real = 0:05:04, mem = 1713.9M, totSessionCpu=1:54:12 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Extraction called for design 'CONV' of instances=52357 and nets=55942 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/CONV_67559_KcUKKm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2228.6M)
Extracted 10.0001% (CPU Time= 0:00:02.2  MEM= 2294.7M)
Extracted 20.0002% (CPU Time= 0:00:02.9  MEM= 2294.7M)
Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 2298.7M)
Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 2298.7M)
Extracted 50.0002% (CPU Time= 0:00:06.3  MEM= 2298.7M)
Extracted 60.0002% (CPU Time= 0:00:06.9  MEM= 2298.7M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 2298.7M)
Extracted 80.0002% (CPU Time= 0:00:09.2  MEM= 2298.7M)
Extracted 90.0003% (CPU Time= 0:00:11.1  MEM= 2298.7M)
Extracted 100% (CPU Time= 0:00:13.5  MEM= 2298.7M)
Number of Extracted Resistors     : 1368719
Number of Extracted Ground Cap.   : 1350219
Number of Extracted Coupling Cap. : 3588800
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2255.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.7  Real Time: 0:00:17.0  MEM: 2255.375M)
**optDesign ... cpu = 0:05:19, real = 0:05:21, mem = 1725.5M, totSessionCpu=1:54:29 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2248.23)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 59776
AAE_INFO-618: Total number of nets in the design is 55942,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2312.93 CPU=0:00:17.3 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2312.93 CPU=0:00:18.7 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2312.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2312.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2321)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59776. 
Total number of fetched objects 59776
AAE_INFO-618: Total number of nets in the design is 55942,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2321 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2321 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:28.1 real=0:00:28.0 totSessionCpu=1:54:57 mem=2321.0M)
**optDesign ... cpu = 0:05:47, real = 0:05:49, mem = 1789.1M, totSessionCpu=1:54:57 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.014
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.014 TNS Slack -0.014 Density 74.54
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.014|   -0.014|  -0.014|   -0.014|    74.54%|   0:00:00.0| 2500.7M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|  -0.014|   -0.014|  -0.014|   -0.014|    74.54%|   0:00:00.0| 2500.7M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2500.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2500.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2500.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:59, real = 0:06:01, mem = 1880.4M, totSessionCpu=1:55:08 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2337.89M, totSessionCpu=1:55:09).
**optDesign ... cpu = 0:06:00, real = 0:06:02, mem = 1880.5M, totSessionCpu=1:55:09 **

Latch borrow mode reset to max_borrow
*** Enable all active views. ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:01, real = 0:06:03, mem = 1877.0M, totSessionCpu=1:55:10 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.332  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.536%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:06, real = 0:06:08, mem = 1868.7M, totSessionCpu=1:55:15 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**WARN: (IMPOPT-576):	73 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iaddr[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iaddr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	idata[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1763.2M, totSessionCpu=1:55:22 **
#Created 675 library cell signatures
#Created 55942 NETS and 0 SPECIALNETS signatures
#Created 52357 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.20 (MB), peak = 3389.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.21 (MB), peak = 3389.77 (MB)
Begin checking placement ... (start mem=2227.1M, init mem=2227.1M)
*info: Placed = 52357          (Fixed = 480)
*info: Unplaced = 0           
Placement Density:74.54%(602268/808025)
Placement Density (including fixed std cells):74.54%(602268/808025)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2227.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'CONV' of instances=52357 and nets=55942 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/CONV_67559_KcUKKm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2219.1M)
Extracted 10.0001% (CPU Time= 0:00:02.3  MEM= 2281.9M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 2281.9M)
Extracted 30.0002% (CPU Time= 0:00:03.9  MEM= 2285.9M)
Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 2285.9M)
Extracted 50.0002% (CPU Time= 0:00:06.2  MEM= 2285.9M)
Extracted 60.0002% (CPU Time= 0:00:06.8  MEM= 2285.9M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 2285.9M)
Extracted 80.0002% (CPU Time= 0:00:09.0  MEM= 2285.9M)
Extracted 90.0003% (CPU Time= 0:00:11.0  MEM= 2285.9M)
Extracted 100% (CPU Time= 0:00:13.3  MEM= 2285.9M)
Number of Extracted Resistors     : 1368719
Number of Extracted Ground Cap.   : 1350219
Number of Extracted Coupling Cap. : 3588800
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2247.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.8  Real Time: 0:00:18.0  MEM: 2247.859M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
*** Enable all active views. ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=23.0664)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 59268. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
Total number of fetched objects 59776
End delay calculation. (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:13.0 totSessionCpu=0:00:32.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:00:32.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2238.99)
Total number of fetched objects 59776
AAE_INFO-618: Total number of nets in the design is 55942,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2267.01 CPU=0:00:21.2 REAL=0:00:22.0)
End delay calculation (fullDC). (MEM=2267.01 CPU=0:00:22.4 REAL=0:00:23.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2267.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2267.0M)

Executing IPO callback for view pruning ..

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2275.08)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59776. 
Total number of fetched objects 59776
AAE_INFO-618: Total number of nets in the design is 55942,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2275.08 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2275.08 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:32.2 real=0:00:32.0 totSessionCpu=1:56:32 mem=2275.1M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.332  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.536%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 1806.7M, totSessionCpu=1:56:33 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       508 (unrouted=1, trialRouted=0, noStatus=0, routed=507, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55434 (unrouted=40, trialRouted=0, noStatus=0, routed=55394, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  original_names is set for at least one key
  primary_delay_corner: Delay_Corner_max (default: )
  route_type is set for at least one key
  routing_top_min_fanout is set for at least one key
  source_output_max_trans is set for at least one key
  target_insertion_delay is set for at least one key
  target_max_trans is set for at least one key
  target_max_trans_sdc is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  use_inverters is set for at least one key
  useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cell_density: 1 (default: 0.75)
    route_type (leaf): leaf_rule (default: default)
    route_type (trunk): trunk_rule (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: true (default: auto)
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=18006 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
    Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
    For power domain auto-default:
      Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
      Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
      Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 819361.614um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
      Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
      Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner Delay_Corner_max:setup, late:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns
      Buffer unit delay for power domain auto-default:   0.126ns
      Buffer max distance for power domain auto-default: 326.000um
    Fastest wire driving cells and distances for power domain auto-default:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=388.571um, saturatedSlew=0.100ns, speed=2715.381um per ns, cellArea=43.683um^2 per 1000um}
        Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=326.000um, saturatedSlew=0.100ns, speed=4289.474um per ns, cellArea=41.654um^2 per 1000um}
        Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.250um, saturatedSlew=0.100ns, speed=2281.499um per ns, cellArea=81.512um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=246.726um, saturatedSlew=0.080ns, speed=1902.282um per ns, cellArea=68.797um^2 per 1000um}
        Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=206.726um, saturatedSlew=0.083ns, speed=3268.396um per ns, cellArea=65.687um^2 per 1000um}
        Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
  Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
Type 'man IMPCCOPT-1041' for more detail.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock tree balancer configuration for skew_group clk/func_mode:
    Sources:                     pin clk
    Total number of sinks:       5867
    Delay constrained sinks:     5867
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner Delay_Corner_max:setup.late:
    Skew target:                 0.126ns
    Insertion delay target:      0.500ns
  Clock tree balancer configuration for skew_group clk/scan_mode:
    Sources:                     pin clk
    Total number of sinks:       5867
    Delay constrained sinks:     5867
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner Delay_Corner_max:setup.late:
    Skew target:                 0.126ns
    Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  Via Selection for Estimated Routes (rule CTS_2W1S):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  Via Selection for Estimated Routes (rule CTS_2W2S):
  
  ---------------------------------------------------------------
  Layer    Via Cell       Res.     Cap.     RC       Top of Stack
  Range                   (Ohm)    (fF)     (fs)     Only
  ---------------------------------------------------------------
  M1-M2    VIA12_X        0.680    0.028    0.019    false
  M2-M3    VIA23_X        0.680    0.023    0.016    false
  M2-M3    VIA23_TOS      0.680    0.041    0.028    true
  M3-M4    VIA34_X        0.680    0.023    0.016    false
  M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
  M4-M5    VIA45_X        0.680    0.023    0.016    false
  M4-M5    VIA45_TOS      0.680    0.041    0.028    true
  M5-M6    VIA56_X        0.680    0.023    0.015    false
  M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
  M6-M7    VIA67_X        0.420    0.029    0.012    false
  M6-M7    VIA67_TOS      0.420    0.046    0.019    true
  M7-M8    VIA78_H        0.420    0.080    0.033    false
  ---------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    original_names is set for at least one key
    primary_delay_corner: Delay_Corner_max (default: )
    route_type is set for at least one key
    routing_top_min_fanout is set for at least one key
    source_output_max_trans is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    use_inverters is set for at least one key
    useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties for clock tree clk:
      cell_density: 1 (default: 0.75)
      route_type (leaf): leaf_rule (default: default)
      route_type (trunk): trunk_rule (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      routing_top_min_fanout: 10000 (default: unset)
      use_inverters: true (default: auto)
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group clk/func_mode:
      Sources:                     pin clk
      Total number of sinks:       5867
      Delay constrained sinks:     5867
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner Delay_Corner_max:setup.late:
      Skew target:                 0.126ns
      Insertion delay target:      0.500ns
    Clock tree balancer configuration for skew_group clk/scan_mode:
      Sources:                     pin clk
      Total number of sinks:       5867
      Delay constrained sinks:     5867
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner Delay_Corner_max:setup.late:
      Skew target:                 0.126ns
      Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/func_mode with 5867 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_2W1S):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule CTS_2W2S):
    
    ---------------------------------------------------------------
    Layer    Via Cell       Res.     Cap.     RC       Top of Stack
    Range                   (Ohm)    (fF)     (fs)     Only
    ---------------------------------------------------------------
    M1-M2    VIA12_X        0.680    0.028    0.019    false
    M2-M3    VIA23_X        0.680    0.023    0.016    false
    M2-M3    VIA23_TOS      0.680    0.041    0.028    true
    M3-M4    VIA34_X        0.680    0.023    0.016    false
    M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
    M4-M5    VIA45_X        0.680    0.023    0.016    false
    M4-M5    VIA45_TOS      0.680    0.041    0.028    true
    M5-M6    VIA56_X        0.680    0.023    0.015    false
    M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
    M6-M7    VIA67_X        0.420    0.029    0.012    false
    M6-M7    VIA67_TOS      0.420    0.046    0.019    true
    M7-M8    VIA78_H        0.420    0.080    0.033    false
    ---------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
    cell areas       : b=0.000um^2, i=6329.605um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6329.605um^2
    cell capacitance : b=0.000pF, i=11.325pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.325pF
    sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.517pF, leaf=9.685pF, total=13.202pF
    wire lengths     : top=0.000um, trunk=16915.790um, leaf=50046.105um, total=66961.895um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=15, worst=[0.400ns, 0.017ns, 0.005ns, 0.005ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.030ns sd=0.103ns sum=0.444ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 74 <= 0.080ns, 172 <= 0.100ns} {6 <= 0.105ns, 5 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.088ns sd=0.008ns min=0.045ns max=0.102ns {4 <= 0.060ns, 26 <= 0.080ns, 207 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: INVX12: 357 INVX8: 123 INVX6: 27 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/func_mode: insertion delay [min=0.914, max=1.023, avg=0.967, sd=0.020], skew [0.109 vs 0.126, 100% {0.914, 1.023}] (wid=0.018 ws=0.004) (gid=1.007 gs=0.108)
  Clock network insertion delays are now [0.914ns, 1.023ns] average 0.967ns std.dev 0.020ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 0.564ns to 1.023ns.
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing DRVs...
  Fixing clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 508, tested: 508, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 2, attempted: 13, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -----------------------------------------------------------------------------------------------------------------
  Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -----------------------------------------------------------------------------------------------------------------
  top                0                   0           0            0                    0                  0 (0.0%)
  trunk              9 (69.2%)           0           0            0                    0                  9 (69.2%)
  leaf               4 (30.8%)           0           0            0                    0                  4 (30.8%)
  -----------------------------------------------------------------------------------------------------------------
  Total             13 (100%)     -           -            -                           0 (100%)          13 (100%)
  -----------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
    cell areas       : b=0.000um^2, i=6329.605um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6329.605um^2
    cell capacitance : b=0.000pF, i=11.325pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.325pF
    sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.517pF, leaf=9.685pF, total=13.202pF
    wire lengths     : top=0.000um, trunk=16915.790um, leaf=50046.105um, total=66961.895um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=15, worst=[0.400ns, 0.017ns, 0.005ns, 0.005ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.030ns sd=0.103ns sum=0.444ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 74 <= 0.080ns, 172 <= 0.100ns} {6 <= 0.105ns, 5 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.088ns sd=0.008ns min=0.045ns max=0.102ns {4 <= 0.060ns, 26 <= 0.080ns, 207 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Invs: INVX12: 357 INVX8: 123 INVX6: 27 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/func_mode: insertion delay [min=0.914, max=1.023, avg=0.967, sd=0.020], skew [0.109 vs 0.126, 100% {0.914, 1.023}] (wid=0.018 ws=0.004) (gid=1.007 gs=0.108)
  Clock network insertion delays are now [0.914ns, 1.023ns] average 0.967ns std.dev 0.020ns
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 25 insts, 50 nets
  Clock DAG stats PRO final:
    cell counts      : b=0, i=507, icg=0, nicg=0, l=0, total=507
    cell areas       : b=0.000um^2, i=6329.605um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6329.605um^2
    cell capacitance : b=0.000pF, i=11.325pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=11.325pF
    sink capacitance : count=5867, total=7.362pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=3.517pF, leaf=9.685pF, total=13.202pF
    wire lengths     : top=0.000um, trunk=16915.790um, leaf=50046.105um, total=66961.895um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=15, worst=[0.400ns, 0.017ns, 0.005ns, 0.005ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.030ns sd=0.103ns sum=0.444ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=267 avg=0.087ns sd=0.028ns min=0.039ns max=0.500ns {2 <= 0.040ns, 8 <= 0.060ns, 74 <= 0.080ns, 172 <= 0.100ns} {6 <= 0.105ns, 5 > 0.105ns}
    Leaf  : target=0.100ns count=241 avg=0.088ns sd=0.008ns min=0.045ns max=0.102ns {4 <= 0.060ns, 26 <= 0.080ns, 207 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: INVX12: 357 INVX8: 123 INVX6: 27 
  Primary reporting skew group PRO final:
    skew_group default.clk/func_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/func_mode: insertion delay [min=0.914, max=1.023, avg=0.967, sd=0.020], skew [0.109 vs 0.126, 100% {0.914, 1.023}] (wid=0.018 ws=0.004) (gid=1.007 gs=0.108)
  Clock network insertion delays are now [0.914ns, 1.023ns] average 0.967ns std.dev 0.020ns
PRO done.
Net route status summary:
  Clock:       508 (unrouted=0, trialRouted=0, noStatus=0, routed=508, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 55434 (unrouted=40, trialRouted=0, noStatus=0, routed=55394, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:22.4 real=0:00:22.4)
**INFO: Start fixing DRV (Mem = 2360.61M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 508 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    11|    -1.86|     7|     7|    -0.72|     0|     0|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0|  74.54|          |         |
|     6|    11|    -1.79|     7|     7|    -0.71|     0|     0|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0|  74.54| 0:00:00.0|  2608.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed as the violating term's net is not routed.
*info:     5 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.
*info:     6 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=2608.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:46, real = 0:01:47, mem = 1968.7M, totSessionCpu=1:57:08 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 2451.24M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.15min mem=2451.2M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.331  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.536%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1961.2M, totSessionCpu=1:57:10 **
*** Timing NOT met, worst failing slack is -0.014
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 508 clock nets excluded from IPO operation.
*info: 508 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.014 TNS Slack -0.014 Density 74.54
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point         |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+
|  -0.014|   -0.014|  -0.014|   -0.014|    74.54%|   0:00:00.0| 2518.0M|av_func_mode_max|  reg2reg| l0temp3_reg_35_/D        |
|   0.000|    0.006|   0.000|    0.000|    74.54%|   0:00:00.0| 2545.9M|av_func_mode_max|       NA| NA                       |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+--------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2545.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2545.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.54
Update Timing Windows (Threshold 0.035) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 245 constrained nets 
Layer 6 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2545.9M) ***
*** Starting refinePlace (1:57:22 mem=2526.8M) ***
Density distribution unevenness ratio = 6.382%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2526.8MB
Summary Report:
Instances move: 0 (out of 51876 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2526.8MB
*** Finished refinePlace (1:57:24 mem=2526.8M) ***
Density distribution unevenness ratio = 6.377%
End: GigaOpt Optimization in WNS mode
GigaOpt: target slack met, skip TNS optimization
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:05, real = 0:02:05, mem = 1922.6M, totSessionCpu=1:57:27 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2387.14M, totSessionCpu=1:57:28).
**optDesign ... cpu = 0:02:06, real = 0:02:06, mem = 1922.6M, totSessionCpu=1:57:28 **

Default Rule : ""
Non Default Rules : "CTS_2W1S" "CTS_2W2S"
Worst Slack : 0.006 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
GigaOpt: 20 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 259 (0.5%)
Default Rule : ""
Non Default Rules : "CTS_2W1S" "CTS_2W2S"
Worst Slack : 0.006 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 259 (0.5%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.331  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.537%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1860.7M, totSessionCpu=1:57:32 **
-routeWithEco false                       # bool, default=false, user setting
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Jun 22 18:12:51 2019
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[15] of net idata[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[14] of net idata[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[13] of net idata[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[12] of net idata[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 1 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1
#  Total number of placement changes (moved instances are counted twice) = 1
#Start routing data preparation on Sat Jun 22 18:12:56 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 55941 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1812.45 (MB), peak = 3389.77 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 225.5800 613.6600 ) on METAL1 for NET n47027. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 226.6650 613.9300 ) on METAL1 for NET FE_PSN7510_n47027. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#38 routed nets are extracted.
#    2 (0.00%) extracted nets are partially routed.
#55864 routed net(s) are imported.
#41 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 55943.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Jun 22 18:13:00 2019
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.83 (MB)
#Total memory = 1812.55 (MB)
#Peak memory = 3389.77 (MB)
#
#
#Start global routing on Sat Jun 22 18:13:00 2019
#
#Number of eco nets is 2
#
#Start global routing data preparation on Sat Jun 22 18:13:00 2019
#
#Start routing resource analysis on Sat Jun 22 18:13:00 2019
#
#Routing resource analysis is done on Sat Jun 22 18:13:06 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H        2383           0       25440    81.81%
#  METAL2         V        2133           0       25440     0.00%
#  METAL3         H        2383           0       25440     0.00%
#  METAL4         V        2133           0       25440     0.00%
#  METAL5         H        2383           0       25440     0.00%
#  METAL6         V        2092          41       25440     1.21%
#  METAL7         H        2340          43       25440     1.22%
#  METAL8         V         853           0       25440     0.00%
#  --------------------------------------------------------------
#  Total                  16700       0.47%      203520    10.53%
#
#  688 nets (1.23%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jun 22 18:13:06 2019
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1815.95 (MB), peak = 3389.77 (MB)
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1816.67 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1838.72 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1841.94 (MB), peak = 3389.77 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1841.99 (MB), peak = 3389.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 41 (skipped).
#Total number of routable nets = 55902.
#Total number of nets in the design = 55943.
#
#2 routable nets have only global wires.
#55900 routable nets have only detail routed wires.
#687 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#     CTS_2W1S               0  
#     CTS_2W2S               0  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                180           0           55215  
#     CTS_2W1S                245           0               0  
#     CTS_2W2S                  0         262               0  
#------------------------------------------------------------
#        Total                425         262           55215  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        1(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 5547518 um.
#Total half perimeter of net bounding box = 3690032 um.
#Total wire length on LAYER METAL1 = 70706 um.
#Total wire length on LAYER METAL2 = 605293 um.
#Total wire length on LAYER METAL3 = 904179 um.
#Total wire length on LAYER METAL4 = 962812 um.
#Total wire length on LAYER METAL5 = 970598 um.
#Total wire length on LAYER METAL6 = 860037 um.
#Total wire length on LAYER METAL7 = 857974 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532618
#Up-Via Summary (total 532618):
#           
#-----------------------
# METAL1         201303
# METAL2         155326
# METAL3          74531
# METAL4          48008
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532618 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 29.52 (MB)
#Total memory = 1842.07 (MB)
#Peak memory = 3389.77 (MB)
#
#Finished global routing on Sat Jun 22 18:13:10 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.54 (MB), peak = 3389.77 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 5547523 um.
#Total half perimeter of net bounding box = 3690032 um.
#Total wire length on LAYER METAL1 = 70706 um.
#Total wire length on LAYER METAL2 = 605291 um.
#Total wire length on LAYER METAL3 = 904183 um.
#Total wire length on LAYER METAL4 = 962812 um.
#Total wire length on LAYER METAL5 = 970599 um.
#Total wire length on LAYER METAL6 = 860038 um.
#Total wire length on LAYER METAL7 = 857974 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532618
#Up-Via Summary (total 532618):
#           
#-----------------------
# METAL1         201303
# METAL2         155326
# METAL3          74531
# METAL4          48008
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532618 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1990.47 (MB), peak = 3389.77 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 182.75 (MB)
#Total memory = 1990.47 (MB)
#Peak memory = 3389.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.1% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#1 out of 52358 instances (0.0%) need to be verified(marked ipoed), dirty area=0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        3        4        7
#	METAL2        0        1        1
#	Totals        3        5        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1897.08 (MB), peak = 3389.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1905.20 (MB), peak = 3389.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 5547522 um.
#Total half perimeter of net bounding box = 3690032 um.
#Total wire length on LAYER METAL1 = 70705 um.
#Total wire length on LAYER METAL2 = 605294 um.
#Total wire length on LAYER METAL3 = 904183 um.
#Total wire length on LAYER METAL4 = 962831 um.
#Total wire length on LAYER METAL5 = 970600 um.
#Total wire length on LAYER METAL6 = 860015 um.
#Total wire length on LAYER METAL7 = 857974 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532624
#Up-Via Summary (total 532624):
#           
#-----------------------
# METAL1         201303
# METAL2         155330
# METAL3          74531
# METAL4          48010
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532624 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -157.23 (MB)
#Total memory = 1833.23 (MB)
#Peak memory = 3389.77 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1866.44 (MB), peak = 3389.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 5547522 um.
#Total half perimeter of net bounding box = 3690032 um.
#Total wire length on LAYER METAL1 = 70705 um.
#Total wire length on LAYER METAL2 = 605294 um.
#Total wire length on LAYER METAL3 = 904183 um.
#Total wire length on LAYER METAL4 = 962831 um.
#Total wire length on LAYER METAL5 = 970600 um.
#Total wire length on LAYER METAL6 = 860015 um.
#Total wire length on LAYER METAL7 = 857974 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532624
#Up-Via Summary (total 532624):
#           
#-----------------------
# METAL1         201303
# METAL2         155330
# METAL3          74531
# METAL4          48010
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532624 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 5547522 um.
#Total half perimeter of net bounding box = 3690032 um.
#Total wire length on LAYER METAL1 = 70705 um.
#Total wire length on LAYER METAL2 = 605294 um.
#Total wire length on LAYER METAL3 = 904183 um.
#Total wire length on LAYER METAL4 = 962831 um.
#Total wire length on LAYER METAL5 = 970600 um.
#Total wire length on LAYER METAL6 = 860015 um.
#Total wire length on LAYER METAL7 = 857974 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532624
#Up-Via Summary (total 532624):
#           
#-----------------------
# METAL1         201303
# METAL2         155330
# METAL3          74531
# METAL4          48010
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532624 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Analyzing shielding information. 
#ECO shield region = 0.00% (per shield region), 0.34% (per design) 
#Shielding eco is not required as there is no change in the shield net.
#  Total shield net = 263 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.89 (MB), peak = 3389.77 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#WARNING (NRDR-32) All the nets are fixed, skipped, or trivial nets. DRC checking cannot be run.
#WARNING (NRDR-32) All the nets are fixed, skipped, or trivial nets. DRC checking cannot be run.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.17 (MB), peak = 3389.77 (MB)
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1872.26 (MB), peak = 3389.77 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.28 (MB), peak = 3389.77 (MB)
#      Finished loop 1
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#WARNING (NRDR-33) All the available nets are either not detail routed or they are fixed, skipped, or trivial nets. DRC checking cannot be run.
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1898.28 (MB), peak = 3389.77 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1898.28 (MB), peak = 3389.77 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 263
#Number of nets reported: 262
#Number of nets without shielding: 2
#Average ratio                   : 0.887
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.066
#METAL2:         3.4        3.9     0.578
#METAL3:         5.8        7.7     0.657
#METAL4:         1.2        1.6     0.633
#METAL5:         1.3        1.8     0.702
#METAL6:        27.0       52.1     0.966
#METAL7:        25.1       46.3     0.922
#METAL8:         0.4        0.7     0.995
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1928.66 (MB), peak = 3389.77 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jun 22 18:13:41 2019
#
#
#Start Post Route Wire Spread.
#Done with 1485 horizontal wires in 3 hboxes and 431 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 425
#Total wire length = 5530682 um.
#Total half perimeter of net bounding box = 3672814 um.
#Total wire length on LAYER METAL1 = 70661 um.
#Total wire length on LAYER METAL2 = 604412 um.
#Total wire length on LAYER METAL3 = 902658 um.
#Total wire length on LAYER METAL4 = 962505 um.
#Total wire length on LAYER METAL5 = 970275 um.
#Total wire length on LAYER METAL6 = 852949 um.
#Total wire length on LAYER METAL7 = 851398 um.
#Total wire length on LAYER METAL8 = 315824 um.
#Total number of vias = 529612
#Up-Via Summary (total 529612):
#           
#-----------------------
# METAL1         200531
# METAL2         154581
# METAL3          74086
# METAL4          47647
# METAL5          27225
# METAL6          19665
# METAL7           5877
#-----------------------
#                529612 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2035.39 (MB), peak = 3389.77 (MB)
#CELL_VIEW CONV,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 263
#Number of nets reported: 262
#Number of nets without shielding: 2
#Average ratio                   : 0.887
#
# Name         Length    Shield    Ratio
#METAL1:         0.2        0.0     0.066
#METAL2:         3.4        3.9     0.578
#METAL3:         5.8        7.7     0.657
#METAL4:         1.2        1.6     0.633
#METAL5:         1.3        1.8     0.702
#METAL6:        27.0       52.1     0.966
#METAL7:        25.1       46.3     0.922
#METAL8:         0.4        0.7     0.995
#-----------------------------------------
#Total number of nets with non-default rule or having extra spacing = 688
#Total wire length = 5547542 um.
#Total half perimeter of net bounding box = 3690032 um.
#Total wire length on LAYER METAL1 = 70705 um.
#Total wire length on LAYER METAL2 = 605295 um.
#Total wire length on LAYER METAL3 = 904186 um.
#Total wire length on LAYER METAL4 = 962833 um.
#Total wire length on LAYER METAL5 = 970608 um.
#Total wire length on LAYER METAL6 = 860016 um.
#Total wire length on LAYER METAL7 = 857979 um.
#Total wire length on LAYER METAL8 = 315921 um.
#Total number of vias = 532624
#Up-Via Summary (total 532624):
#           
#-----------------------
# METAL1         201303
# METAL2         155330
# METAL3          74531
# METAL4          48010
# METAL5          27581
# METAL6          19987
# METAL7           5882
#-----------------------
#                532624 
#
#detailRoute Statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:38
#Increased memory = -80.14 (MB)
#Total memory = 1910.33 (MB)
#Peak memory = 3389.77 (MB)
#Updating routing design signature
#Created 675 library cell signatures
#Created 55943 NETS and 0 SPECIALNETS signatures
#Created 52358 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.40 (MB), peak = 3389.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.41 (MB), peak = 3389.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = 11.20 (MB)
#Total memory = 1871.92 (MB)
#Peak memory = 3389.77 (MB)
#Number of warnings = 27
#Total number of warnings = 206
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 22 18:14:00 2019
#
**optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1821.4M, totSessionCpu=1:58:41 **
-routeWithEco false                       # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Extraction called for design 'CONV' of instances=52358 and nets=55943 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/CONV_67559_KcUKKm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2349.1M)
Extracted 10.0001% (CPU Time= 0:00:02.4  MEM= 2421.9M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2421.9M)
Extracted 30.0002% (CPU Time= 0:00:04.0  MEM= 2425.9M)
Extracted 40.0002% (CPU Time= 0:00:05.4  MEM= 2425.9M)
Extracted 50.0002% (CPU Time= 0:00:06.4  MEM= 2425.9M)
Extracted 60.0002% (CPU Time= 0:00:07.0  MEM= 2425.9M)
Extracted 70.0002% (CPU Time= 0:00:07.9  MEM= 2425.9M)
Extracted 80.0002% (CPU Time= 0:00:09.2  MEM= 2425.9M)
Extracted 90.0003% (CPU Time= 0:00:11.1  MEM= 2425.9M)
Extracted 100% (CPU Time= 0:00:13.5  MEM= 2425.9M)
Number of Extracted Resistors     : 1368662
Number of Extracted Ground Cap.   : 1350162
Number of Extracted Coupling Cap. : 3588352
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2378.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.8  Real Time: 0:00:17.0  MEM: 2382.602M)
**optDesign ... cpu = 0:03:36, real = 0:03:36, mem = 1828.6M, totSessionCpu=1:58:58 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2379.59)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2417.14 CPU=0:00:18.1 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2417.14 CPU=0:00:19.5 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2417.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2417.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2425.21)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 59777. 
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2444.29 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2444.29 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=1:59:27 mem=2444.3M)
**optDesign ... cpu = 0:04:05, real = 0:04:05, mem = 1908.1M, totSessionCpu=1:59:27 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.1)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:05, real = 0:04:05, mem = 1908.1M, totSessionCpu=1:59:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:04, mem=2384.20M, totSessionCpu=1:59:31).
**optDesign ... cpu = 0:04:09, real = 0:04:09, mem = 1917.5M, totSessionCpu=1:59:31 **

Latch borrow mode reset to max_borrow
*** Enable all active views. ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:10, real = 0:04:10, mem = 1917.5M, totSessionCpu=1:59:32 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.332  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.707   |      7 (7)       |
|   max_tran     |      6 (11)      |   -1.786   |      6 (11)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.537%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:14, real = 0:04:15, mem = 1914.9M, totSessionCpu=1:59:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CONV' of instances=52358 and nets=55943 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_67559_cad29_b05069_wfYDnu/CONV_67559_KcUKKm.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2325.4M)
Extracted 10.0001% (CPU Time= 0:00:02.4  MEM= 2388.2M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2388.2M)
Extracted 30.0002% (CPU Time= 0:00:04.0  MEM= 2392.2M)
Extracted 40.0002% (CPU Time= 0:00:05.5  MEM= 2392.2M)
Extracted 50.0002% (CPU Time= 0:00:06.4  MEM= 2392.2M)
Extracted 60.0002% (CPU Time= 0:00:07.1  MEM= 2392.2M)
Extracted 70.0002% (CPU Time= 0:00:08.0  MEM= 2392.2M)
Extracted 80.0002% (CPU Time= 0:00:09.4  MEM= 2392.2M)
Extracted 90.0003% (CPU Time= 0:00:11.4  MEM= 2392.2M)
Extracted 100% (CPU Time= 0:00:13.8  MEM= 2392.2M)
Number of Extracted Resistors     : 1368662
Number of Extracted Ground Cap.   : 1350162
Number of Extracted Coupling Cap. : 3588352
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2360.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:18.0  MEM: 2360.172M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2317.14)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2354.7 CPU=0:00:20.7 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2354.7 CPU=0:00:22.3 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2354.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2354.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2362.77)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 50. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2381.85 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2381.85 CPU=0:00:00.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:28.4 real=0:00:29.0 totSessionCpu=2:00:28 mem=2381.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.110  |  0.110  |  0.721  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11451  |  6051   |  11200  |
+--------------------+---------+---------+---------+

Density: 74.537%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 49.22 sec
Total Real time: 50.0 sec
Total Memory Usage: 2256.792969 Mbytes
Reset AAE Options
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2256.8) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 40.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:40.5  MEM: 418.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> saveDesign CONV_AfterAll
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/22 18:17:48, mem=2355.0M)
% Begin Save netlist data ... (date=06/22 18:17:49, mem=2355.0M)
Writing Binary DB to CONV_AfterAll.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 18:17:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2355.0M, current mem=2355.0M)
% Begin Save AAE data ... (date=06/22 18:17:49, mem=2355.0M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 18:17:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2355.0M, current mem=2355.0M)
% Begin Save clock tree data ... (date=06/22 18:17:50, mem=2357.7M)
% End Save clock tree data ... (date=06/22 18:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2357.7M, current mem=2357.7M)
Saving preference file CONV_AfterAll.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 18:17:50, mem=2357.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 18:17:51, total cpu=0:00:00.5, real=0:00:01.0, peak res=2357.7M, current mem=2357.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 18:17:51, mem=2357.7M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 18:17:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2357.7M, current mem=2357.7M)
% Begin Save routing data ... (date=06/22 18:17:51, mem=2357.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:03.0 mem=2676.1M) ***
% End Save routing data ... (date=06/22 18:17:54, total cpu=0:00:01.3, real=0:00:03.0, peak res=2357.7M, current mem=2357.7M)
Saving property file CONV_AfterAll.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=2676.1M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 18:17:57, mem=2357.7M)
% End Save power constraints data ... (date=06/22 18:17:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2357.7M, current mem=2357.7M)
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterAll.dat
#% End save design ... (date=06/22 18:17:57, total cpu=0:00:06.4, real=0:00:09.0, peak res=2358.0M, current mem=1845.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign CONV_AfterAll2
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/22 18:18:04, mem=1845.6M)
% Begin Save netlist data ... (date=06/22 18:18:05, mem=1845.6M)
Writing Binary DB to CONV_AfterAll2.dat/CONV.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/22 18:18:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=1848.0M, current mem=1848.0M)
% Begin Save AAE data ... (date=06/22 18:18:05, mem=1848.0M)
Saving AAE Data ...
% End Save AAE data ... (date=06/22 18:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1848.0M, current mem=1848.0M)
% Begin Save clock tree data ... (date=06/22 18:18:06, mem=1848.0M)
% End Save clock tree data ... (date=06/22 18:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1848.0M, current mem=1848.0M)
Saving preference file CONV_AfterAll2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/22 18:18:06, mem=1848.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/22 18:18:07, total cpu=0:00:00.5, real=0:00:00.0, peak res=1850.1M, current mem=1850.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/22 18:18:07, mem=1850.1M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/22 18:18:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1850.1M, current mem=1850.1M)
% Begin Save routing data ... (date=06/22 18:18:07, mem=1850.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:04.0 mem=2506.7M) ***
% End Save routing data ... (date=06/22 18:18:11, total cpu=0:00:01.4, real=0:00:04.0, peak res=1851.1M, current mem=1851.1M)
Saving property file CONV_AfterAll2.dat/CONV.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2506.7M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/22 18:18:13, mem=1851.1M)
% End Save power constraints data ... (date=06/22 18:18:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.1M, current mem=1851.1M)
RC_corner
RC_corner
RC_corner
Generated self-contained design CONV_AfterAll2.dat
#% End save design ... (date=06/22 18:18:13, total cpu=0:00:06.4, real=0:00:09.0, peak res=1851.1M, current mem=1845.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist CONV_APR.v
Writing Netlist "CONV_APR.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf CONV_APR.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2536.56)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2636.23 CPU=0:00:40.2 REAL=0:00:40.0)
End delay calculation (fullDC). (MEM=2636.23 CPU=0:00:42.4 REAL=0:00:42.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2636.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 2636.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2636.34)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  1.6 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 50. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 50. 
Total number of fetched objects 59777
AAE_INFO-618: Total number of nets in the design is 55943,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2655.42 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2655.42 CPU=0:00:02.7 REAL=0:00:03.0)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule CTS_2W1S
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine CTE
<CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> streamOut CONV_APR.gds -mapFile ../library/streamOut.map -libName DesignLib -merge { ../library/gds/tpz013g3_v1.1.gds ../library/gds/tsmc13gfsg_fram.gds } -outputMacros -units 1000 -mode ALL
Finding the highest version number among the merge files
Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5
Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    31                            METAL1
    131                           METAL1
    51                             VIA12
    32                            METAL2
    132                           METAL2
    52                             VIA23
    33                            METAL3
    133                           METAL3
    53                             VIA34
    34                            METAL4
    134                           METAL4
    54                             VIA45
    35                            METAL5
    135                           METAL5
    55                             VIA56
    36                            METAL6
    136                           METAL6
    56                             VIA67
    37                            METAL7
    137                           METAL7
    57                             VIA78
    38                            METAL8
    138                           METAL8
    131                           METAL1
    132                           METAL2
    133                           METAL3
    134                           METAL4
    135                           METAL5
    136                           METAL6
    137                           METAL7
    138                           METAL8


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          52358

Ports/Pins                             0

Nets                              828095
    metal layer METAL1             44356
    metal layer METAL2            319217
    metal layer METAL3            183997
    metal layer METAL4            106823
    metal layer METAL5             82155
    metal layer METAL6             45380
    metal layer METAL7             38188
    metal layer METAL8              7979

    Via Instances                 532624

Special Nets                        6714
    metal layer METAL1               778
    metal layer METAL2              1388
    metal layer METAL3              1160
    metal layer METAL4               669
    metal layer METAL5               625
    metal layer METAL6               987
    metal layer METAL7              1098
    metal layer METAL8                 9

    Via Instances                   6741

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  75
    metal layer METAL1                73
    metal layer METAL6                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ../library/gds/tpz013g3_v1.1.gds to register cell name ......
Scanning GDS file ../library/gds/tsmc13gfsg_fram.gds to register cell name ......
Merging GDS file ../library/gds/tpz013g3_v1.1.gds ......
	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5.
	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file ../library/gds/tsmc13gfsg_fram.gds ......
	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5.
	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Output for cells
######Streamout is finished!

*** Memory Usage v#1 (Current mem = 2501.973M, initial mem = 184.410M) ***
*** Message Summary: 2755 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=2:02:36, real=2:56:44, mem=2502.0M) ---
