{
  "registers": {
    "r": {"kind": "gp" , "any": "r", "names": ["r0-31"]}
  },
  "instructions": [
    {"category": "GP", "data": [
      {"inst": "clo.w rd, rj"                 , "op": "0000000000000000000100|rj|rd"},
      {"inst": "clz.w rd, rj"                 , "op": "0000000000000000000101|rj|rd"},
      {"inst": "cto.w rd, rj"                 , "op": "0000000000000000000110|rj|rd"},
      {"inst": "ctz.w rd, rj"                 , "op": "0000000000000000000111|rj|rd"},
      {"inst": "clo.d rd, rj"                 , "op": "0000000000000000001000|rj|rd"},
      {"inst": "clz.d rd, rj"                 , "op": "0000000000000000001001|rj|rd"},
      {"inst": "cto.d rd, rj"                 , "op": "0000000000000000001010|rj|rd"},
      {"inst": "ctz.d rd, rj"                 , "op": "0000000000000000001011|rj|rd"},
      {"inst": "revb.2h rd, rj"               , "op": "0000000000000000001100|rj|rd"},
      {"inst": "revb.4h rd, rj"               , "op": "0000000000000000001101|rj|rd"},
      {"inst": "revb.2w rd, rj"               , "op": "0000000000000000001110|rj|rd"},
      {"inst": "revb.d rd, rj"                , "op": "0000000000000000001111|rj|rd"},
      {"inst": "revh.2w rd, rj"               , "op": "0000000000000000010000|rj|rd"},
      {"inst": "revh.d rd, rj"                , "op": "0000000000000000010001|rj|rd"},
      {"inst": "bitrev.4b rd, rj"             , "op": "0000000000000000010010|rj|rd"},
      {"inst": "bitrev.8b rd, rj"             , "op": "0000000000000000010011|rj|rd"},
      {"inst": "bitrev.w rd, rj"              , "op": "0000000000000000010100|rj|rd"},
      {"inst": "bitrev.d rd, rj"              , "op": "0000000000000000010101|rj|rd"},
      {"inst": "ext.w.h rd, rj"               , "op": "0000000000000000010110|rj|rd"},
      {"inst": "ext.w.b rd, rj"               , "op": "0000000000000000010111|rj|rd"},
      {"inst": "rdtimel.w rd, rj"             , "op": "0000000000000000011000|rj|rd"},
      {"inst": "rdtimeh.w rd, rj"             , "op": "0000000000000000011001|rj|rd"},
      {"inst": "rdtime.d rd, rj"              , "op": "0000000000000000011010|rj|rd"},
      {"inst": "cpucfg rd, rj"                , "op": "0000000000000000011011|rj|rd"},
      {"inst": "asrtle.d rj, rk"              , "op": "0000000000000001000000|rk|rj"},
      {"inst": "asrtgt.d rj, rk"              , "op": "0000000000000001100000|rk|rj"},
      {"inst": "alsl.w rd, rj, rk, sa2"       , "op": "000000000000010|sa2|rk|rj|rd"},
      {"inst": "alsl.wu rd, rj, rk, sa2"      , "op": "000000000000011|sa2|rk|rj|rd"},
      {"inst": "bytepick.w rd, rj, rk, sa2"   , "op": "000000000000100|sa2|rk|rj|rd"},
      {"inst": "bytepick.d rd, rj, rk, sa3"   , "op": "00000000000011|sa3|rk|rj|rd"},
      {"inst": "add.w rd, rj, rk"             , "op": "00000000000100000|rk|rj|rd"},
      {"inst": "add.d rd, rj, rk"             , "op": "00000000000100001|rk|rj|rd"},
      {"inst": "sub.w rd, rj, rk"             , "op": "00000000000100010|rk|rj|rd"},
      {"inst": "sub.d rd, rj, rk"             , "op": "00000000000100011|rk|rj|rd"},
      {"inst": "slt rd, rj, rk"               , "op": "00000000000100100|rk|rj|rd"},
      {"inst": "sltu rd, rj, rk"              , "op": "00000000000100101|rk|rj|rd"},
      {"inst": "maskeqz rd, rj, rk"           , "op": "00000000000100110|rk|rj|rd"},
      {"inst": "masknez rd, rj, rk"           , "op": "00000000000100111|rk|rj|rd"},
      {"inst": "nor rd, rj, rk"               , "op": "00000000000101000|rk|rj|rd"},
      {"inst": "and rd, rj, rk"               , "op": "00000000000101001|rk|rj|rd"},
      {"inst": "or rd, rj, rk"                , "op": "00000000000101010|rk|rj|rd"},
      {"inst": "xor rd, rj, rk"               , "op": "00000000000101011|rk|rj|rd"},
      {"inst": "orn rd, rj, rk"               , "op": "00000000000101100|rk|rj|rd"},
      {"inst": "andn rd, rj, rk"              , "op": "00000000000101101|rk|rj|rd"},
      {"inst": "sll.w rd, rj, rk"             , "op": "00000000000101110|rk|rj|rd"},
      {"inst": "srl.w rd, rj, rk"             , "op": "00000000000101111|rk|rj|rd"},
      {"inst": "sra.w rd, rj, rk"             , "op": "00000000000110000|rk|rj|rd"},
      {"inst": "sll.d rd, rj, rk"             , "op": "00000000000110001|rk|rj|rd"},
      {"inst": "srl.d rd, rj, rk"             , "op": "00000000000110010|rk|rj|rd"},
      {"inst": "sra.d rd, rj, rk"             , "op": "00000000000110011|rk|rj|rd"},
      {"inst": "rotr.w rd, rj, rk"            , "op": "00000000000110110|rk|rj|rd"},
      {"inst": "rotr.d rd, rj, rk"            , "op": "00000000000110111|rk|rj|rd"},
      {"inst": "mul.w rd, rj, rk"             , "op": "00000000000111000|rk|rj|rd"},
      {"inst": "mulh.w rd, rj, rk"            , "op": "00000000000111001|rk|rj|rd"},
      {"inst": "mulh.wu rd, rj, rk"           , "op": "00000000000111010|rk|rj|rd"},
      {"inst": "mul.d rd, rj, rk"             , "op": "00000000000111011|rk|rj|rd"},
      {"inst": "mulh.d rd, rj, rk"            , "op": "00000000000111100|rk|rj|rd"},
      {"inst": "mulh.du rd, rj, rk"           , "op": "00000000000111101|rk|rj|rd"},
      {"inst": "mulw.d.w rd, rj, rk"          , "op": "00000000000111110|rk|rj|rd"},
      {"inst": "mulw.d.wu rd, rj, rk"         , "op": "00000000000111111|rk|rj|rd"},
      {"inst": "div.w rd, rj, rk"             , "op": "00000000001000000|rk|rj|rd"},
      {"inst": "mod.w rd, rj, rk"             , "op": "00000000001000001|rk|rj|rd"},
      {"inst": "div.wu rd, rj, rk"            , "op": "00000000001000010|rk|rj|rd"},
      {"inst": "mod.wu rd, rj, rk"            , "op": "00000000001000011|rk|rj|rd"},
      {"inst": "div.d rd, rj, rk"             , "op": "00000000001000100|rk|rj|rd"},
      {"inst": "mod.d rd, rj, rk"             , "op": "00000000001000101|rk|rj|rd"},
      {"inst": "div.du rd, rj, rk"            , "op": "00000000001000110|rk|rj|rd"},
      {"inst": "mod.du rd, rj, rk"            , "op": "00000000001000111|rk|rj|rd"},
      {"inst": "crc.w.b.w rd, rj, rk"         , "op": "00000000001001000|rk|rj|rd"},
      {"inst": "crc.w.h.w rd, rj, rk"         , "op": "00000000001001001|rk|rj|rd"},
      {"inst": "crc.w.w.w rd, rj, rk"         , "op": "00000000001001010|rk|rj|rd"},
      {"inst": "crc.w.d.w rd, rj, rk"         , "op": "00000000001001011|rk|rj|rd"},
      {"inst": "crcc.w.b.w rd, rj, rk"        , "op": "00000000001001100|rk|rj|rd"},
      {"inst": "crcc.w.h.w rd, rj, rk"        , "op": "00000000001001101|rk|rj|rd"},
      {"inst": "crcc.w.w.w rd, rj, rk"        , "op": "00000000001001110|rk|rj|rd"},
      {"inst": "crcc.w.d.w rd, rj, rk"        , "op": "00000000001001111|rk|rj|rd"},
      {"inst": "break code"                   , "op": "00000000001010100|code"},
      {"inst": "dbcl code"                    , "op": "00000000001010101|code"},
      {"inst": "syscall code"                 , "op": "00000000001010110|code"},
      {"inst": "alsl.d rd, rj, rk, sa2"       , "op": "000000000010110|sa2|rk|rj|rd"},
      {"inst": "slli.w rd, rj, ui5"           , "op": "00000000010000001|ui5|rj|rd"},
      {"inst": "slli.d rd, rj, ui6"           , "op": "0000000001000001|ui6|rj|rd"},
      {"inst": "srli.w rd, rj, ui5"           , "op": "00000000010001001|ui5|rj|rd"},
      {"inst": "srli.d rd, rj, ui6"           , "op": "0000000001000101|ui6|rj|rd"},
      {"inst": "srai.w rd, rj, ui5"           , "op": "00000000010010001|ui5|rj|rd"},
      {"inst": "srai.d rd, rj, ui6"           , "op": "0000000001001001|ui6|rj|rd"},
      {"inst": "rotri.w rd, rj, ui5"          , "op": "00000000010011001|ui5|rj|rd"},
      {"inst": "rotri.d rd, rj, ui6"          , "op": "0000000001001101|ui6|rj|rd"},
      {"inst": "bstrins.w rd, rj, msbw, lsbw" , "op": "000000000110|msbw|lsbw|rj|rd"},
      {"inst": "bstrpick.w rd, rj, msbw, lsbw", "op": "000000000111|msbw|lsbw|rj|rd"},
      {"inst": "bstrins.d rd, rj, msbd, lsbd" , "op": "0000000010|msbd|lsbd|rj|rd"},
      {"inst": "bstrpick.d rd, rj, msbd, lsbd", "op": "0000000011|msbd|lsbd|rj|rd"},
      {"inst": "fadd.s fd, fj, fk"            , "op": "00000001000000001|fk|fj|fd"},
      {"inst": "fadd.d fd, fj, fk"            , "op": "00000001000000010|fk|fj|fd"},
      {"inst": "fsub.s fd, fj, fk"            , "op": "00000001000000101|fk|fj|fd"},
      {"inst": "fsub.d fd, fj, fk"            , "op": "00000001000000110|fk|fj|fd"},
      {"inst": "fmul.s fd, fj, fk"            , "op": "00000001000001001|fk|fj|fd"},
      {"inst": "fmul.d fd, fj, fk"            , "op": "00000001000001010|fk|fj|fd"},
      {"inst": "fdiv.s fd, fj, fk"            , "op": "00000001000001101|fk|fj|fd"},
      {"inst": "fdiv.d fd, fj, fk"            , "op": "00000001000001110|fk|fj|fd"},
      {"inst": "fmax.s fd, fj, fk"            , "op": "00000001000010001|fk|fj|fd"},
      {"inst": "fmax.d fd, fj, fk"            , "op": "00000001000010010|fk|fj|fd"},
      {"inst": "fmin.s fd, fj, fk"            , "op": "00000001000010101|fk|fj|fd"},
      {"inst": "fmin.d fd, fj, fk"            , "op": "00000001000010110|fk|fj|fd"},
      {"inst": "fmaxa.s fd, fj, fk"           , "op": "00000001000011001|fk|fj|fd"},
      {"inst": "fmaxa.d fd, fj, fk"           , "op": "00000001000011010|fk|fj|fd"},
      {"inst": "fmina.s fd, fj, fk"           , "op": "00000001000011101|fk|fj|fd"},
      {"inst": "fmina.d fd, fj, fk"           , "op": "00000001000011110|fk|fj|fd"},
      {"inst": "fscaleb.s fd, fj, fk"         , "op": "00000001000100001|fk|fj|fd"},
      {"inst": "fscaleb.d fd, fj, fk"         , "op": "00000001000100010|fk|fj|fd"},
      {"inst": "fcopysign.s fd, fj, fk"       , "op": "00000001000100101|fk|fj|fd"},
      {"inst": "fcopysign.d fd, fj, fk"       , "op": "00000001000100110|fk|fj|fd"},
      {"inst": "fabs.s fd, fj"                , "op": "0000000100010100000001|fj|fd"},
      {"inst": "fabs.d fd, fj"                , "op": "0000000100010100000010|fj|fd"},
      {"inst": "fneg.s fd, fj"                , "op": "0000000100010100000101|fj|fd"},
      {"inst": "fneg.d fd, fj"                , "op": "0000000100010100000110|fj|fd"},
      {"inst": "flogb.s fd, fj"               , "op": "0000000100010100001001|fj|fd"},
      {"inst": "flogb.d fd, fj"               , "op": "0000000100010100001010|fj|fd"},
      {"inst": "fclass.s fd, fj"              , "op": "0000000100010100001101|fj|fd"},
      {"inst": "fclass.d fd, fj"              , "op": "0000000100010100001110|fj|fd"},
      {"inst": "fsqrt.s fd, fj"               , "op": "0000000100010100010001|fj|fd"},
      {"inst": "fsqrt.d fd, fj"               , "op": "0000000100010100010010|fj|fd"},
      {"inst": "frecip.s fd, fj"              , "op": "0000000100010100010101|fj|fd"},
      {"inst": "frecip.d fd, fj"              , "op": "0000000100010100010110|fj|fd"},
      {"inst": "frsqrt.s fd, fj"              , "op": "0000000100010100011001|fj|fd"},
      {"inst": "frsqrt.d fd, fj"              , "op": "0000000100010100011010|fj|fd"},
      {"inst": "frecipe.s fd, fj"             , "op": "0000000100010100011101|fj|fd"},
      {"inst": "frecipe.d fd, fj"             , "op": "0000000100010100011110|fj|fd"},
      {"inst": "frsqrte.s fd, fj"             , "op": "0000000100010100100001|fj|fd"},
      {"inst": "frsqrte.d fd, fj"             , "op": "0000000100010100100010|fj|fd"},
      {"inst": "fmov.s fd, fj"                , "op": "0000000100010100100101|fj|fd"},
      {"inst": "fmov.d fd, fj"                , "op": "0000000100010100100110|fj|fd"},
      {"inst": "movgr2fr.w fd, rj"            , "op": "0000000100010100101001|rj|fd"},
      {"inst": "movgr2fr.d fd, rj"            , "op": "0000000100010100101010|rj|fd"},
      {"inst": "movgr2frh.w fd, rj"           , "op": "0000000100010100101011|rj|fd"},
      {"inst": "movfr2gr.s rd, fj"            , "op": "0000000100010100101101|fj|rd"},
      {"inst": "movfr2gr.d rd, fj"            , "op": "0000000100010100101110|fj|rd"},
      {"inst": "movfrh2gr.s rd, fj"           , "op": "0000000100010100101111|fj|rd"},
      {"inst": "movgr2fcsr fcsr, rj"          , "op": "0000000100010100110000|rj|fcsr"},
      {"inst": "movfcsr2gr rd, fcsr"          , "op": "0000000100010100110010|fcsr|rd"},
      {"inst": "movfr2cf cd, fj"              , "op": "000000010001010011010000|fj|cd"},
      {"inst": "movcf2fr fd, cj"              , "op": "000000010001010011010100|cj|fd"},
      {"inst": "movgr2cf cd, rj"              , "op": "000000010001010011011000|rj|cd"},
      {"inst": "movcf2gr rd, cj"              , "op": "000000010001010011011100|cj|rd"},
      {"inst": "fcvt.s.d fd, fj"              , "op": "0000000100011001000110|fj|fd"},
      {"inst": "fcvt.d.s fd, fj"              , "op": "0000000100011001001001|fj|fd"},
      {"inst": "ftintrm.w.s fd, fj"           , "op": "0000000100011010000001|fj|fd"},
      {"inst": "ftintrm.w.d fd, fj"           , "op": "0000000100011010000010|fj|fd"},
      {"inst": "ftintrm.l.s fd, fj"           , "op": "0000000100011010001001|fj|fd"},
      {"inst": "ftintrm.l.d fd, fj"           , "op": "0000000100011010001010|fj|fd"},
      {"inst": "ftintrp.w.s fd, fj"           , "op": "0000000100011010010001|fj|fd"},
      {"inst": "ftintrp.w.d fd, fj"           , "op": "0000000100011010010010|fj|fd"},
      {"inst": "ftintrp.l.s fd, fj"           , "op": "0000000100011010011001|fj|fd"},
      {"inst": "ftintrp.l.d fd, fj"           , "op": "0000000100011010011010|fj|fd"},
      {"inst": "ftintrz.w.s fd, fj"           , "op": "0000000100011010100001|fj|fd"},
      {"inst": "ftintrz.w.d fd, fj"           , "op": "0000000100011010100010|fj|fd"},
      {"inst": "ftintrz.l.s fd, fj"           , "op": "0000000100011010101001|fj|fd"},
      {"inst": "ftintrz.l.d fd, fj"           , "op": "0000000100011010101010|fj|fd"},
      {"inst": "ftintrne.w.s fd, fj"          , "op": "0000000100011010110001|fj|fd"},
      {"inst": "ftintrne.w.d fd, fj"          , "op": "0000000100011010110010|fj|fd"},
      {"inst": "ftintrne.l.s fd, fj"          , "op": "0000000100011010111001|fj|fd"},
      {"inst": "ftintrne.l.d fd, fj"          , "op": "0000000100011010111010|fj|fd"},
      {"inst": "ftint.w.s fd, fj"             , "op": "0000000100011011000001|fj|fd"},
      {"inst": "ftint.w.d fd, fj"             , "op": "0000000100011011000010|fj|fd"},
      {"inst": "ftint.l.s fd, fj"             , "op": "0000000100011011001001|fj|fd"},
      {"inst": "ftint.l.d fd, fj"             , "op": "0000000100011011001010|fj|fd"},
      {"inst": "ffint.s.w fd, fj"             , "op": "0000000100011101000100|fj|fd"},
      {"inst": "ffint.s.l fd, fj"             , "op": "0000000100011101000110|fj|fd"},
      {"inst": "ffint.d.w fd, fj"             , "op": "0000000100011101001000|fj|fd"},
      {"inst": "ffint.d.l fd, fj"             , "op": "0000000100011101001010|fj|fd"},
      {"inst": "frint.s fd, fj"               , "op": "0000000100011110010001|fj|fd"},
      {"inst": "frint.d fd, fj"               , "op": "0000000100011110010010|fj|fd"},
      {"inst": "slti rd, rj, si12"            , "op": "0000001000|si12|rj|rd"},
      {"inst": "sltui rd, rj, si12"           , "op": "0000001001|si12|rj|rd"},
      {"inst": "addi.w rd, rj, si12"          , "op": "0000001010|si12|rj|rd"},
      {"inst": "addi.d rd, rj, si12"          , "op": "0000001011|si12|rj|rd"},
      {"inst": "lu52i.d rd, rj, si12"         , "op": "0000001100|si12|rj|rd"},
      {"inst": "andi rd, rj, ui12"            , "op": "0000001101|ui12|rj|rd"},
      {"inst": "ori rd, rj, ui12"             , "op": "0000001110|ui12|rj|rd"},
      {"inst": "xori rd, rj, ui12"            , "op": "0000001111|ui12|rj|rd"},
      {"inst": "csrrd rd, csr"                , "op": "0000010000000|csr|rd"},
      {"inst": "csrwr rd, csr"                , "op": "0000010000001|csr|rd"},
      {"inst": "csrxchg rd, rj, csr"          , "op": "00000100|csr|rj!=0,1|rd"},
      {"inst": "cacop code, rj, si12"         , "op": "0000011000|si12|rj|code"},
      {"inst": "lddir rd, rj, level"          , "op": "00000110010000|level|rj|rd"},
      {"inst": "ldpte rj, seq"                , "op": "0000011001000100000|seq|rj"},
      {"inst": "iocsrrd.b rd, rj"             , "op": "0000011001001000000000|rj|rd"},
      {"inst": "iocsrrd.h rd, rj"             , "op": "0000011001001000000001|rj|rd"},
      {"inst": "iocsrrd.w rd, rj"             , "op": "0000011001001000000010|rj|rd"},
      {"inst": "iocsrrd.d rd, rj"             , "op": "0000011001001000000011|rj|rd"},
      {"inst": "iocsrwr.b rd, rj"             , "op": "0000011001001000000100|rj|rd"},
      {"inst": "iocsrwr.h rd, rj"             , "op": "0000011001001000000101|rj|rd"},
      {"inst": "iocsrwr.w rd, rj"             , "op": "0000011001001000000110|rj|rd"},
      {"inst": "iocsrwr.d rd, rj"             , "op": "0000011001001000000111|rj|rd"},
      {"inst": "tlbclr 0"                     , "op": "00000110010010000010000000000000|"},
      {"inst": "tlbflush 0"                   , "op": "00000110010010000010010000000000|"},
      {"inst": "tlbsrch 0"                    , "op": "00000110010010000010100000000000|"},
      {"inst": "tlbrd 0"                      , "op": "00000110010010000010110000000000|"},
      {"inst": "tlbwr 0"                      , "op": "00000110010010000011000000000000|"},
      {"inst": "tlbfill 0"                    , "op": "00000110010010000011010000000000|"},
      {"inst": "ertn 0"                       , "op": "00000110010010000011100000000000|"},
      {"inst": "idle level"                   , "op": "00000110010010001|level"},
      {"inst": "invtlb op, rj, rk"            , "op": "00000110010010011|rk|rj|op"},
      {"inst": "fmadd.s fd, fj, fk, fa"       , "op": "000010000001|fa|fk|fj|fd"},
      {"inst": "fmadd.d fd, fj, fk, fa"       , "op": "000010000010|fa|fk|fj|fd"},
      {"inst": "fmsub.s fd, fj, fk, fa"       , "op": "000010000101|fa|fk|fj|fd"},
      {"inst": "fmsub.d fd, fj, fk, fa"       , "op": "000010000110|fa|fk|fj|fd"},
      {"inst": "fnmadd.s fd, fj, fk, fa"      , "op": "000010001001|fa|fk|fj|fd"},
      {"inst": "fnmadd.d fd, fj, fk, fa"      , "op": "000010001010|fa|fk|fj|fd"},
      {"inst": "fnmsub.s fd, fj, fk, fa"      , "op": "000010001101|fa|fk|fj|fd"},
      {"inst": "fnmsub.d fd, fj, fk, fa"      , "op": "000010001110|fa|fk|fj|fd"},
      {"inst": "fcmp.cond.s cd, fj, fk"       , "op": "00001100000100|cond|fk|fj|cd"},
      {"inst": "fcmp.cond.d cd, fj, fk"       , "op": "00001100001000|cond|fk|fj|cd"},
      {"inst": "fsel fd, fj, fk, ca"          , "op": "00001101000000|ca|fk|fj|fd"},
      {"inst": "addu16i.d rd, rj, si16"       , "op": "000100|si16|rj|rd"},
      {"inst": "lu12i.w rd, si20"             , "op": "0001010|si20|rd"},
      {"inst": "lu32i.d rd, si20"             , "op": "0001011|si20|rd"},
      {"inst": "pcaddi rd, si20"              , "op": "0001100|si20|rd"},
      {"inst": "pcalau12i rd, si20"           , "op": "0001101|si20|rd"},
      {"inst": "pcaddu12i rd, si20"           , "op": "0001110|si20|rd"},
      {"inst": "pcaddu18i rd, si20"           , "op": "0001111|si20|rd"},
      {"inst": "ll.w rd, rj, si14"            , "op": "00100000|si14|rj|rd"},
      {"inst": "sc.w rd, rj, si14"            , "op": "00100001|si14|rj|rd"},
      {"inst": "ll.d rd, rj, si14"            , "op": "00100010|si14|rj|rd"},
      {"inst": "sc.d rd, rj, si14"            , "op": "00100011|si14|rj|rd"},
      {"inst": "ldptr.w rd, rj, si14"         , "op": "00100100|si14|rj|rd"},
      {"inst": "stptr.w rd, rj, si14"         , "op": "00100101|si14|rj|rd"},
      {"inst": "ldptr.d rd, rj, si14"         , "op": "00100110|si14|rj|rd"},
      {"inst": "stptr.d rd, rj, si14"         , "op": "00100111|si14|rj|rd"},
      {"inst": "ld.b rd, rj, si12"            , "op": "0010100000|si12|rj|rd"},
      {"inst": "ld.h rd, rj, si12"            , "op": "0010100001|si12|rj|rd"},
      {"inst": "ld.w rd, rj, si12"            , "op": "0010100010|si12|rj|rd"},
      {"inst": "ld.d rd, rj, si12"            , "op": "0010100011|si12|rj|rd"},
      {"inst": "st.b rd, rj, si12"            , "op": "0010100100|si12|rj|rd"},
      {"inst": "st.h rd, rj, si12"            , "op": "0010100101|si12|rj|rd"},
      {"inst": "st.w rd, rj, si12"            , "op": "0010100110|si12|rj|rd"},
      {"inst": "st.d rd, rj, si12"            , "op": "0010100111|si12|rj|rd"},
      {"inst": "ld.bu rd, rj, si12"           , "op": "0010101000|si12|rj|rd"},
      {"inst": "ld.hu rd, rj, si12"           , "op": "0010101001|si12|rj|rd"},
      {"inst": "ld.wu rd, rj, si12"           , "op": "0010101010|si12|rj|rd"},
      {"inst": "preld hint, rj, si12"         , "op": "0010101011|si12|rj|hint"},
      {"inst": "fld.s fd, rj, si12"           , "op": "0010101100|si12|rj|fd"},
      {"inst": "fst.s fd, rj, si12"           , "op": "0010101101|si12|rj|fd"},
      {"inst": "fld.d fd, rj, si12"           , "op": "0010101110|si12|rj|fd"},
      {"inst": "fst.d fd, rj, si12"           , "op": "0010101111|si12|rj|fd"},
      {"inst": "ldx.b rd, rj, rk"             , "op": "00111000000000000|rk|rj|rd"},
      {"inst": "ldx.h rd, rj, rk"             , "op": "00111000000001000|rk|rj|rd"},
      {"inst": "ldx.w rd, rj, rk"             , "op": "00111000000010000|rk|rj|rd"},
      {"inst": "ldx.d rd, rj, rk"             , "op": "00111000000011000|rk|rj|rd"},
      {"inst": "stx.b rd, rj, rk"             , "op": "00111000000100000|rk|rj|rd"},
      {"inst": "stx.h rd, rj, rk"             , "op": "00111000000101000|rk|rj|rd"},
      {"inst": "stx.w rd, rj, rk"             , "op": "00111000000110000|rk|rj|rd"},
      {"inst": "stx.d rd, rj, rk"             , "op": "00111000000111000|rk|rj|rd"},
      {"inst": "ldx.bu rd, rj, rk"            , "op": "00111000001000000|rk|rj|rd"},
      {"inst": "ldx.hu rd, rj, rk"            , "op": "00111000001001000|rk|rj|rd"},
      {"inst": "ldx.wu rd, rj, rk"            , "op": "00111000001010000|rk|rj|rd"},
      {"inst": "preldx hint, rj, rk"          , "op": "00111000001011000|rk|rj|hint"},
      {"inst": "fldx.s fd, rj, rk"            , "op": "00111000001100000|rk|rj|fd"},
      {"inst": "fldx.d fd, rj, rk"            , "op": "00111000001101000|rk|rj|fd"},
      {"inst": "fstx.s fd, rj, rk"            , "op": "00111000001110000|rk|rj|fd"},
      {"inst": "fstx.d fd, rj, rk"            , "op": "00111000001111000|rk|rj|fd"},
      {"inst": "sc.q rd, rk, rj"              , "op": "00111000010101110|rk|rj|fd"},
      {"inst": "llacq.w rd, rj"               , "op": "0011100001010111100000|rj|fd"},
      {"inst": "screl.w rd, rj"               , "op": "0011100001010111100001|rj|fd"},
      {"inst": "llacq.d rd, rj"               , "op": "0011100001010111100010|rj|fd"},
      {"inst": "screl.d rd, rj"               , "op": "0011100001010111100011|rj|fd"},
      {"inst": "amcas.b rd, rk, rj"           , "op": "00111000010110000|rk|rj|fd"},
      {"inst": "amcas.h rd, rk, rj"           , "op": "00111000010110001|rk|rj|fd"},
      {"inst": "amcas.w rd, rk, rj"           , "op": "00111000010110010|rk|rj|fd"},
      {"inst": "amcas.d rd, rk, rj"           , "op": "00111000010110011|rk|rj|fd"},
      {"inst": "amcas_db.b rd, rk, rj"        , "op": "00111000010110100|rk|rj|fd"},
      {"inst": "amcas_db.h rd, rk, rj"        , "op": "00111000010110101|rk|rj|fd"},
      {"inst": "amcas_db.w rd, rk, rj"        , "op": "00111000010110110|rk|rj|fd"},
      {"inst": "amcas_db.d rd, rk, rj"        , "op": "00111000010110111|rk|rj|fd"},
      {"inst": "amswap.b rd, rk, rj"          , "op": "00111000010111000|rk|rj|fd"},
      {"inst": "amswap.h rd, rk, rj"          , "op": "00111000010111001|rk|rj|fd"},
      {"inst": "amadd.b rd, rk, rj"           , "op": "00111000010111010|rk|rj|fd"},
      {"inst": "amadd.h rd, rk, rj"           , "op": "00111000010111011|rk|rj|fd"},
      {"inst": "amswap_db.b rd, rk, rj"       , "op": "00111000010111100|rk|rj|fd"},
      {"inst": "amswap_db.h rd, rk, rj"       , "op": "00111000010111101|rk|rj|fd"},
      {"inst": "amadd_db.b rd, rk, rj"        , "op": "00111000010111110|rk|rj|fd"},
      {"inst": "amadd_db.h rd, rk, rj"        , "op": "00111000010111111|rk|rj|fd"},
      {"inst": "amswap.w rd, rk, rj"          , "op": "00111000011000000|rk|rj|rd"},
      {"inst": "amswap.d rd, rk, rj"          , "op": "00111000011000001|rk|rj|rd"},
      {"inst": "amadd.w rd, rk, rj"           , "op": "00111000011000010|rk|rj|rd"},
      {"inst": "amadd.d rd, rk, rj"           , "op": "00111000011000011|rk|rj|rd"},
      {"inst": "amand.w rd, rk, rj"           , "op": "00111000011000100|rk|rj|rd"},
      {"inst": "amand.d rd, rk, rj"           , "op": "00111000011000101|rk|rj|rd"},
      {"inst": "amor.w rd, rk, rj"            , "op": "00111000011000110|rk|rj|rd"},
      {"inst": "amor.d rd, rk, rj"            , "op": "00111000011000111|rk|rj|rd"},
      {"inst": "amxor.w rd, rk, rj"           , "op": "00111000011001000|rk|rj|rd"},
      {"inst": "amxor.d rd, rk, rj"           , "op": "00111000011001001|rk|rj|rd"},
      {"inst": "ammax.w rd, rk, rj"           , "op": "00111000011001010|rk|rj|rd"},
      {"inst": "ammax.d rd, rk, rj"           , "op": "00111000011001011|rk|rj|rd"},
      {"inst": "ammin.w rd, rk, rj"           , "op": "00111000011001100|rk|rj|rd"},
      {"inst": "ammin.d rd, rk, rj"           , "op": "00111000011001101|rk|rj|rd"},
      {"inst": "ammax.wu rd, rk, rj"          , "op": "00111000011001110|rk|rj|rd"},
      {"inst": "ammax.du rd, rk, rj"          , "op": "00111000011001111|rk|rj|rd"},
      {"inst": "ammin.wu rd, rk, rj"          , "op": "00111000011010000|rk|rj|rd"},
      {"inst": "ammin.du rd, rk, rj"          , "op": "00111000011010001|rk|rj|rd"},
      {"inst": "amswap_db.w rd, rk, rj"       , "op": "00111000011010010|rk|rj|rd"},
      {"inst": "amswap_db.d rd, rk, rj"       , "op": "00111000011010011|rk|rj|rd"},
      {"inst": "amadd_db.w rd, rk, rj"        , "op": "00111000011010100|rk|rj|rd"},
      {"inst": "amadd_db.d rd, rk, rj"        , "op": "00111000011010101|rk|rj|rd"},
      {"inst": "amand_db.w rd, rk, rj"        , "op": "00111000011010110|rk|rj|rd"},
      {"inst": "amand_db.d rd, rk, rj"        , "op": "00111000011010111|rk|rj|rd"},
      {"inst": "amor_db.w rd, rk, rj"         , "op": "00111000011011000|rk|rj|rd"},
      {"inst": "amor_db.d rd, rk, rj"         , "op": "00111000011011001|rk|rj|rd"},
      {"inst": "amxor_db.w rd, rk, rj"        , "op": "00111000011011010|rk|rj|rd"},
      {"inst": "amxor_db.d rd, rk, rj"        , "op": "00111000011011011|rk|rj|rd"},
      {"inst": "ammax_db.w rd, rk, rj"        , "op": "00111000011011100|rk|rj|rd"},
      {"inst": "ammax_db.d rd, rk, rj"        , "op": "00111000011011101|rk|rj|rd"},
      {"inst": "ammin_db.w rd, rk, rj"        , "op": "00111000011011110|rk|rj|rd"},
      {"inst": "ammin_db.d rd, rk, rj"        , "op": "00111000011011111|rk|rj|rd"},
      {"inst": "ammax_db.wu rd, rk, rj"       , "op": "00111000011100000|rk|rj|rd"},
      {"inst": "ammax_db.du rd, rk, rj"       , "op": "00111000011100001|rk|rj|rd"},
      {"inst": "ammin_db.wu rd, rk, rj"       , "op": "00111000011100010|rk|rj|rd"},
      {"inst": "ammin_db.du rd, rk, rj"       , "op": "00111000011100011|rk|rj|rd"},
      {"inst": "dbar hint"                    , "op": "00111000011100100|hint"},
      {"inst": "ibar hint"                    , "op": "00111000011100101|hint"},
      {"inst": "fldgt.s fd, rj, rk"           , "op": "00111000011101000|rk|rj|fd"},
      {"inst": "fldgt.d fd, rj, rk"           , "op": "00111000011101001|rk|rj|fd"},
      {"inst": "fldle.s fd, rj, rk"           , "op": "00111000011101010|rk|rj|fd"},
      {"inst": "fldle.d fd, rj, rk"           , "op": "00111000011101011|rk|rj|fd"},
      {"inst": "fstgt.s fd, rj, rk"           , "op": "00111000011101100|rk|rj|fd"},
      {"inst": "fstgt.d fd, rj, rk"           , "op": "00111000011101101|rk|rj|fd"},
      {"inst": "fstle.s fd, rj, rk"           , "op": "00111000011101110|rk|rj|fd"},
      {"inst": "fstle.d fd, rj, rk"           , "op": "00111000011101111|rk|rj|fd"},
      {"inst": "ldgt.b rd, rj, rk"            , "op": "00111000011110000|rk|rj|rd"},
      {"inst": "ldgt.h rd, rj, rk"            , "op": "00111000011110001|rk|rj|rd"},
      {"inst": "ldgt.w rd, rj, rk"            , "op": "00111000011110010|rk|rj|rd"},
      {"inst": "ldgt.d rd, rj, rk"            , "op": "00111000011110011|rk|rj|rd"},
      {"inst": "ldle.b rd, rj, rk"            , "op": "00111000011110100|rk|rj|rd"},
      {"inst": "ldle.h rd, rj, rk"            , "op": "00111000011110101|rk|rj|rd"},
      {"inst": "ldle.w rd, rj, rk"            , "op": "00111000011110110|rk|rj|rd"},
      {"inst": "ldle.d rd, rj, rk"            , "op": "00111000011110111|rk|rj|rd"},
      {"inst": "stgt.b rd, rj, rk"            , "op": "00111000011111000|rk|rj|rd"},
      {"inst": "stgt.h rd, rj, rk"            , "op": "00111000011111001|rk|rj|rd"},
      {"inst": "stgt.w rd, rj, rk"            , "op": "00111000011111010|rk|rj|rd"},
      {"inst": "stgt.d rd, rj, rk"            , "op": "00111000011111011|rk|rj|rd"},
      {"inst": "stle.b rd, rj, rk"            , "op": "00111000011111100|rk|rj|rd"},
      {"inst": "stle.h rd, rj, rk"            , "op": "00111000011111101|rk|rj|rd"},
      {"inst": "stle.w rd, rj, rk"            , "op": "00111000011111110|rk|rj|rd"},
      {"inst": "stle.d rd, rj, rk"            , "op": "00111000011111111|rk|rj|rd"},
      {"inst": "beqz rj, offs"                , "op": "010000|offs[15:0]|rj|offs[20:16]"},
      {"inst": "bnez rj, offs"                , "op": "010001|offs[15:0]|rj|offs[20:16]"},
      {"inst": "bceqz cj, offs"               , "op": "01001000|offs[15:0]|cj|offs[20:16]"},
      {"inst": "bcnez cj, offs"               , "op": "01001001|offs[15:0]|cj|offs[20:16]"},
      {"inst": "jirl rd, rj, offs"            , "op": "010011|offs[15:0]|rj|rd"},
      {"inst": "b offs"                       , "op": "010100|offs[15:0]|offs[25:16]"},
      {"inst": "bl offs"                      , "op": "010101|offs[15:0]|offs[25:16]"},
      {"inst": "beq rj, rd, offs"             , "op": "010110|offs[15:0]|rj|rd"},
      {"inst": "bne rj, rd, offs"             , "op": "010111|offs[15:0]|rj|rd"},
      {"inst": "blt rj, rd, offs"             , "op": "011000|offs[15:0]|rj|rd"},
      {"inst": "bge rj, rd, offs"             , "op": "011001|offs[15:0]|rj|rd"},
      {"inst": "bltu rj, rd, offs"            , "op": "011010|offs[15:0]|rj|rd"},
      {"inst": "bgeu rj, rd, offs"            , "op": "011011|offs[15:0]|rj|rd"}
        ]}
    ]
}
