Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/benjamin/Documents/notes/DSDII/lab1plz/lab1tb_isim_beh.exe -prj /home/benjamin/Documents/notes/DSDII/lab1plz/lab1tb_beh.prj work.lab1tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/so_eddgy.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/nBitXor.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/nBitRightShift.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/nBitOr.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/nBitNot.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/nBitLeftShift.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/nBitAnd.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/lab1top.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/lab1tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96620 KB
Fuse CPU Usage: 1570 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package so_eddgy
Compiling architecture dataflow of entity nBitOr [\nBitOr(4)\]
Compiling architecture dataflow of entity nBitAnd [\nBitAnd(4)\]
Compiling architecture dataflow of entity nBitXor [\nBitXor(4)\]
Compiling architecture dataflow of entity nBitNot [\nBitNot(4)\]
Compiling architecture struct of entity nBitLeftShift [\nBitLeftShift(4)\]
Compiling architecture struct of entity nBitRightShift [\nBitRightShift(4)\]
Compiling architecture structural of entity lab1top [lab1top_default]
Compiling architecture behavior of entity lab1tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable /home/benjamin/Documents/notes/DSDII/lab1plz/lab1tb_isim_beh.exe
Fuse Memory Usage: 670588 KB
Fuse CPU Usage: 1680 ms
GCC CPU Usage: 1680 ms
