// Seed: 2002559947
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_0,
    id_10
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  id_3 :
  assert property (@(posedge 1) {1{id_1}})
  else $display;
  assign id_0 = id_1 * id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  tri id_5 = 1;
endmodule
