// Seed: 2846401904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output logic id_3
    , id_8 = 1,
    output wire  id_4,
    output tri   id_5,
    input  uwire id_6
);
  assign id_3 = 1;
  always_comb id_3 <= 1 == 1'd0;
  assign id_8 = 1;
  wire id_9;
  integer id_10, id_11;
  assign id_11 = id_2;
  xor (id_4, id_10, id_9, id_12, id_8);
  supply0 id_12 = id_1;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
  assign id_5 = id_8;
  id_13(
      1
  );
endmodule
