// Copyright (c) 2012 The Chromium Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

// This file is an internal atomic implementation for compiler-based
// ThreadSanitizer. Use base/atomicops.h instead.

#ifndef BASE_ATOMICOPS_INTERNALS_TSAN_H_
#define BASE_ATOMICOPS_INTERNALS_TSAN_H_

// Workaround for Chromium BASE_EXPORT definition
#ifndef BASE_EXPORT
#define BASE_EXPORT
#endif

// This struct is not part of the public API of this module; clients may not
// use it.  (However, it's exported via BASE_EXPORT because clients implicitly
// do use it at link time by inlining these functions.)
// Features of this x86.  Values may not be correct before main() is run,
// but are set conservatively.
struct AtomicOps_x86CPUFeatureStruct {
    bool has_amd_lock_mb_bug; // Processor has AMD memory-barrier bug; do lfence
                              // after acquire compare-and-swap.
    bool has_sse2;            // Processor has SSE2.
};
BASE_EXPORT extern struct AtomicOps_x86CPUFeatureStruct AtomicOps_Internalx86CPUFeatures;

#define ATOMICOPS_COMPILER_BARRIER() __asm__ __volatile__("" : : : "memory")

#include <sanitizer/tsan_interface_atomic.h>

typedef int32_t Atomic32;
typedef int64_t Atomic64;

namespace base {
namespace subtle {

typedef int32_t Atomic32;
typedef int64_t Atomic64;

inline Atomic32 NoBarrier_CompareAndSwap(volatile Atomic32* ptr, Atomic32 old_value,
                                         Atomic32 new_value) {
    Atomic32 cmp = old_value;
    __tsan_atomic32_compare_exchange_strong(ptr, &cmp, new_value, __tsan_memory_order_relaxed,
                                            __tsan_memory_order_relaxed);
    return cmp;
}

inline Atomic32 NoBarrier_AtomicExchange(volatile Atomic32* ptr, Atomic32 new_value) {
    return __tsan_atomic32_exchange(ptr, new_value, __tsan_memory_order_relaxed);
}

inline Atomic32 Acquire_AtomicExchange(volatile Atomic32* ptr, Atomic32 new_value) {
    return __tsan_atomic32_exchange(ptr, new_value, __tsan_memory_order_acquire);
}

inline Atomic32 Release_AtomicExchange(volatile Atomic32* ptr, Atomic32 new_value) {
    return __tsan_atomic32_exchange(ptr, new_value, __tsan_memory_order_release);
}

inline Atomic32 NoBarrier_AtomicIncrement(volatile Atomic32* ptr, Atomic32 increment) {
    return increment + __tsan_atomic32_fetch_add(ptr, increment, __tsan_memory_order_relaxed);
}

inline Atomic32 Barrier_AtomicIncrement(volatile Atomic32* ptr, Atomic32 increment) {
    return increment + __tsan_atomic32_fetch_add(ptr, increment, __tsan_memory_order_acq_rel);
}

inline Atomic32 Acquire_CompareAndSwap(volatile Atomic32* ptr, Atomic32 old_value,
                                       Atomic32 new_value) {
    Atomic32 cmp = old_value;
    __tsan_atomic32_compare_exchange_strong(ptr, &cmp, new_value, __tsan_memory_order_acquire,
                                            __tsan_memory_order_acquire);
    return cmp;
}

inline Atomic32 Release_CompareAndSwap(volatile Atomic32* ptr, Atomic32 old_value,
                                       Atomic32 new_value) {
    Atomic32 cmp = old_value;
    __tsan_atomic32_compare_exchange_strong(ptr, &cmp, new_value, __tsan_memory_order_release,
                                            __tsan_memory_order_relaxed);
    return cmp;
}

inline void NoBarrier_Store(volatile Atomic32* ptr, Atomic32 value) {
    __tsan_atomic32_store(ptr, value, __tsan_memory_order_relaxed);
}

inline void Acquire_Store(volatile Atomic32* ptr, Atomic32 value) {
    __tsan_atomic32_store(ptr, value, __tsan_memory_order_relaxed);
    __tsan_atomic_thread_fence(__tsan_memory_order_seq_cst);
}

inline void Release_Store(volatile Atomic32* ptr, Atomic32 value) {
    __tsan_atomic32_store(ptr, value, __tsan_memory_order_release);
}

inline Atomic32 NoBarrier_Load(volatile const Atomic32* ptr) {
    return __tsan_atomic32_load(ptr, __tsan_memory_order_relaxed);
}

inline Atomic32 Acquire_Load(volatile const Atomic32* ptr) {
    return __tsan_atomic32_load(ptr, __tsan_memory_order_acquire);
}

inline Atomic32 Release_Load(volatile const Atomic32* ptr) {
    __tsan_atomic_thread_fence(__tsan_memory_order_seq_cst);
    return __tsan_atomic32_load(ptr, __tsan_memory_order_relaxed);
}

inline Atomic64 NoBarrier_CompareAndSwap(volatile Atomic64* ptr, Atomic64 old_value,
                                         Atomic64 new_value) {
    Atomic64 cmp = old_value;
    __tsan_atomic64_compare_exchange_strong(ptr, &cmp, new_value, __tsan_memory_order_relaxed,
                                            __tsan_memory_order_relaxed);
    return cmp;
}

inline Atomic64 NoBarrier_AtomicExchange(volatile Atomic64* ptr, Atomic64 new_value) {
    return __tsan_atomic64_exchange(ptr, new_value, __tsan_memory_order_relaxed);
}

inline Atomic64 Acquire_AtomicExchange(volatile Atomic64* ptr, Atomic64 new_value) {
    return __tsan_atomic64_exchange(ptr, new_value, __tsan_memory_order_acquire);
}

inline Atomic64 Release_AtomicExchange(volatile Atomic64* ptr, Atomic64 new_value) {
    return __tsan_atomic64_exchange(ptr, new_value, __tsan_memory_order_release);
}

inline Atomic64 NoBarrier_AtomicIncrement(volatile Atomic64* ptr, Atomic64 increment) {
    return increment + __tsan_atomic64_fetch_add(ptr, increment, __tsan_memory_order_relaxed);
}

inline Atomic64 Barrier_AtomicIncrement(volatile Atomic64* ptr, Atomic64 increment) {
    return increment + __tsan_atomic64_fetch_add(ptr, increment, __tsan_memory_order_acq_rel);
}

inline void NoBarrier_Store(volatile Atomic64* ptr, Atomic64 value) {
    __tsan_atomic64_store(ptr, value, __tsan_memory_order_relaxed);
}

inline void Acquire_Store(volatile Atomic64* ptr, Atomic64 value) {
    __tsan_atomic64_store(ptr, value, __tsan_memory_order_relaxed);
    __tsan_atomic_thread_fence(__tsan_memory_order_seq_cst);
}

inline void Release_Store(volatile Atomic64* ptr, Atomic64 value) {
    __tsan_atomic64_store(ptr, value, __tsan_memory_order_release);
}

inline Atomic64 NoBarrier_Load(volatile const Atomic64* ptr) {
    return __tsan_atomic64_load(ptr, __tsan_memory_order_relaxed);
}

inline Atomic64 Acquire_Load(volatile const Atomic64* ptr) {
    return __tsan_atomic64_load(ptr, __tsan_memory_order_acquire);
}

inline Atomic64 Release_Load(volatile const Atomic64* ptr) {
    __tsan_atomic_thread_fence(__tsan_memory_order_seq_cst);
    return __tsan_atomic64_load(ptr, __tsan_memory_order_relaxed);
}

inline Atomic64 Acquire_CompareAndSwap(volatile Atomic64* ptr, Atomic64 old_value,
                                       Atomic64 new_value) {
    Atomic64 cmp = old_value;
    __tsan_atomic64_compare_exchange_strong(ptr, &cmp, new_value, __tsan_memory_order_acquire,
                                            __tsan_memory_order_acquire);
    return cmp;
}

inline Atomic64 Release_CompareAndSwap(volatile Atomic64* ptr, Atomic64 old_value,
                                       Atomic64 new_value) {
    Atomic64 cmp = old_value;
    __tsan_atomic64_compare_exchange_strong(ptr, &cmp, new_value, __tsan_memory_order_release,
                                            __tsan_memory_order_relaxed);
    return cmp;
}

inline void MemoryBarrier() {
    __tsan_atomic_thread_fence(__tsan_memory_order_seq_cst);
}

inline void PauseCPU() {}

} // namespace subtle
} // namespace base

#undef ATOMICOPS_COMPILER_BARRIER

#endif // BASE_ATOMICOPS_INTERNALS_TSAN_H_
