Keyword: MDMA
Occurrences: 350
================================================================================

Page   13: 12.3.1       MDMA (D1 domain) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 576
Page   13: 13       MDMA controller (MDMA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 586
Page   13: 13.1    MDMA introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 586
Page   13: 13.2    MDMA main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 586
Page   13: 13.3    MDMA functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 588
Page   13: 13.3.1       MDMA block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 588
Page   13: 13.3.2       MDMA internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 588
Page   13: 13.3.3       MDMA overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 589
Page   13: 13.3.4       MDMA channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 590
Page   13: 13.3.7       MDMA buffer transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 591
Page   13: 13.3.13 MDMA transfer completion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 593
Page   13: 13.3.14 MDMA transfer suspension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 594
Page   13: 13.4    MDMA interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 594
Page   13: 13.5    MDMA registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 595
Page   13: 13.5.1       MDMA global interrupt/status register (MDMA_GISR0) . . . . . . . . . . . 595
Page   13: 13.5.2       MDMA channel x interrupt/status register (MDMA_CxISR) . . . . . . . . . 596
Page   14: 13.5.3       MDMA channel x interrupt flag clear register (MDMA_CxIFCR) . . . . . 597
Page   14: 13.5.4       MDMA channel x error status register (MDMA_CxESR) . . . . . . . . . . . 598
Page   14: 13.5.5       MDMA channel x control register (MDMA_CxCR) . . . . . . . . . . . . . . . . 600
Page   14: 13.5.6       MDMA channel x transfer configuration register (MDMA_CxTCR) . . . 602
Page   14: 13.5.7       MDMA channel x block number of data register (MDMA_CxBNDTR) . 605
Page   14: 13.5.8       MDMA channel x source address register (MDMA_CxSAR) . . . . . . . . 607
Page   14: 13.5.9       MDMA channel x destination address register (MDMA_CxDAR) . . . . 607
Page   14: 13.5.10 MDMA channel x block repeat address update register
Page   14: (MDMA_CxBRUR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 609
Page   14: 13.5.11 MDMA channel x link address register (MDMA_CxLAR) . . . . . . . . . . . 610
Page   14: 13.5.12 MDMA channel x trigger and bus selection register (MDMA_CxTBR) 611
Page   14: 13.5.13 MDMA channel x mask address register (MDMA_CxMAR) . . . . . . . . 612
Page   14: 13.5.14 MDMA channel x mask data register (MDMA_CxMDR) . . . . . . . . . . . 612
Page   14: 13.5.15 MDMA register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 613
Page   57: 54.4.7     MDMA request generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2381
Page   69: Table 95.    MDMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 576
Page   69: Table 98.    MDMA internal input/output signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 588
Page   69: Table 99.    MDMA interrupt requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 595
Page   69: Table 100.   MDMA register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 613
Page   76: Table 452.   SDMMC connections to MDMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2381
Page   81: Figure 73.   MDMA block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 588
Page   99: MDMA - AHBS
Page   99: MDMA - AXI
Page  100: SDMMC1 MDMA DMA2D LTDC                   D1-to-D2 AHB bus
Page  101: dedicated TCM buses directly to the Cortex-M7 core. The MDMA controller can access the
Page  101: AHBS slave AHB, allowing the MDMA controller to access the ITCM and DTCM.
Page  102: The Cortex®-M7 CPU uses the 32-bit AHBS slave bus to allow the MDMA controller to
Page  103: MDMA controller
Page  103: The MDMA controller has two bus masters: an AXI 64-bit bus, connected to the AXI bus
Page  103: The MDMA is optimized for DMA data transfers between memories since it supports linked
Page  103: MDMA can access all internal and external memories through the Quad-SPI controller and
Page  105: Masters:         D2 AHB                C-M7         SDMMC1             MDMA               DMA2D              LTDC
Page  105: INI 4                                        MDMA                                             AXI4                  64           4/1
Page  127: 0x52000000 - 0x52000FFF          MDMA                     Section 13.5: MDMA registers
Page  130: by Cortex®-M7, and by MDMA through AHBS slave bus of the Cortex®-M7 CPU. The
Page  130: Cortex®-M7 and by MDMA through AHBS slave bus of the Cortex®-M7 CPU. The
Page  406: MDMARST
Page  407: Bit 0 MDMARST: MDMA block reset
Page  407: 0: does not reset MDMA block (default after reset)
Page  407: 1: resets MDMA block
Page  428: MDMAEN
Page  429: Bit 0 MDMAEN: MDMA Peripheral Clock Enable
Page  429: 0: MDMA peripheral clock disabled (default after reset)
Page  429: 1: MDMA peripheral clock enabled
Page  450: MDMALPEN
Page  451: Bit 0 MDMALPEN: MDMA Clock Enable During CSleep Mode
Page  451: 0: MDMA peripheral clock disabled during CSleep mode
Page  451: 1: MDMA peripheral clock enabled during CSleep mode (default after reset)
Page  474: DMA1RST                    MDMARST                        LSION                         LSEON                                             LSIRDYC                                LSIRDYF                              LSIRDYIE
Page  476: Res.                              GPIOAEN                    DCMIEN                       DMA1EN                      MDMAEN                         Res.                                  BDMAAMEN
Page  477: CAMITFLPEN                        DMA1LPEN                      MDMALPEN                             Res.                    TIM1EN                    Res.                               TIM2EN
Page  478: MDMAEN                                   Res.                       TIM1LPEN                      Res.                                  TIM2LPEN                        Res.                                GPIOALPEN
Page  480: Res.                                 TIM2LPEN                        Res.                                GPIOALPEN                   CAMITFLPEN                        DMA1LPEN                      MDMALPEN
Page  575: In D1 domain, the MDMA allows the memory to transfer data. It can be triggered by software
Page  576: 12.3.1       MDMA (D1 domain)
Page  576: Table 95. MDMA
Page  576: dma1_tcif0    mdma_str0
Page  576: dma1_tcif1    mdma_str1
Page  576: dma1_tcif2    mdma_str2
Page  576: dma1_tcif3    mdma_str3
Page  576: dma1_tcif4    mdma_str4
Page  576: dma1_tcif5    mdma_str5
Page  576: dma1_tcif6    mdma_str6
Page  576: dma1_tcif7    mdma_str7
Page  576: MDMA         AXI   D1   DMA2 stream 0 transfer
Page  576: dma2_tcif0    mdma_str8
Page  576: dma2_tcif1    mdma_str9
Page  576: dma2_tcif2    mdma_str10
Page  576: dma2_tcif3    mdma_str11
Page  576: dma2_tcif4    mdma_str12
Page  576: dma2_tcif5    mdma_str13
Page  576: dma2_tcif6    mdma_str14
Page  576: dma2_tcif7    mdma_str15
Page  576: D1       APB3     LTDC        ltdc_li_it   mdma_str16                            LTDC line interrupt
Page  577: Table 95. MDMA (continued)
Page  577: jpeg_ift_trg    mdma_str17                            JPEG input FIFO threshold
Page  577: jpeg_ifnt_trg   mdma_str18                            JPEG input FIFO not full
Page  577: jpeg_oft_trg    mdma_str19
Page  577: jpeg_ofne_trg mdma_str20
Page  577: jpeg_oec_trg    mdma_str21                            JPEG end of conversion
Page  577: quadspi_ft_trg mdma_str22                              QUADSPI FIFO threshold
Page  577: quadspi_tc_trg mdma_str23
Page  577: dma2d_clut_trg mdma_str24
Page  577: D1     AHB3    DMA2D       dma2d_tc_trg mdma_str25        MDMA         AXI   D1   DMA2D transfer complete
Page  577: dma2d_tw_trg mdma_str26
Page  577: D1     AHB3   SDMMC1                        mdma_str29                            End of data
Page  586: MDMA controller (MDMA)                                                                            RM0433
Page  586: 13         MDMA controller (MDMA)
Page  586: 13.1       MDMA introduction
Page  586: The master direct memory access (MDMA) is used in order to provide high-speed data
Page  586: quickly moved by the MDMA without any CPU action. This keeps the CPU resources free
Page  586: The MDMA controller provides a master AXI interface for main memory and peripheral
Page  586: The MDMA works in conjunction with the standard DMA controllers (DMA1 or DMA2). It
Page  586: 13.2       MDMA main features
Page  586: word): when the data widths of the source and destination are not equal, the MDMA
Page  587: RM0433                                                                   MDMA controller (MDMA)
Page  587: two MDMA channels, in the destination memory, by simply programming the 2 channels
Page  587: •   5 event flags (MDMA Channel Transfer Complete, MDMA Block Transfer complete,
Page  587: MDMA Block Repeat Transfer Complete, MDMA buffer transfer Complete, MDMA
Page  588: MDMA controller (MDMA)                                                                                      RM0433
Page  588: 13.3       MDMA functional description
Page  588: 13.3.1     MDMA block diagram
Page  588: Figure 73 shows the block diagram of the MDMA.
Page  588: Figure 73. MDMA block diagram
Page  588: mdma_it                                                         write
Page  588: mdma_str0
Page  588: mdma_str31                         32
Page  588: mdma_hclk
Page  588: 13.3.2     MDMA internal signals
Page  588: Table 98 shows the internal MDMA signals.
Page  588: Table 98. MDMA internal input/output signals
Page  588: mdma_hclk                 Digital input   MDMA AHB clock
Page  588: mdma_it                 Digital output   MDMA interrupt
Page  588: mdma_str[0:31]                   Digital input   MDMA stream request
Page  589: RM0433                                                                      MDMA controller (MDMA)
Page  589: 13.3.3   MDMA overview
Page  589: The MDMA controller performs a direct memory transfer: as an AXI/AHB master, it can take
Page  589: peripheral, which has no control over the MDMA flow. When these types of transaction are
Page  589: The AHB slave port is used to program the MDMA controller (it supports 8/16/32-bit
Page  589: DMA1/2 memory buffer) and the “real time” requirements for other MDMA channels
Page  589: MDMA without doing a new arbitration between MDMA channel requests).
Page  589: before checking for MDMA requests on other channels. This is the data array transfer
Page  589: lengths which cannot be interrupted at MDMA level (from other channel requests).
Page  589: MDMA linked list (corresponds to one entry in the linked list)
Page  589: transferred on a single MDMA request activation (for the respective channel)
Page  590: MDMA controller (MDMA)                                                                               RM0433
Page  590: 13.3.4     MDMA channel
Page  590: If the link structure address points to a valid memory address, the MDMA will reload the
Page  590: new block transfer will then be executed (on the next MDMA channel request) based on this
Page  590: MDMA channel will be disabled and the end of channel transfer interrupt will be generated.
Page  590: and DINC[1:0] bits in the MDMA_CxCR register.
Page  590: increment size programmed in the SINCOS[1:0] or DINCOS[1:0] bits in the MDMA_CxCR
Page  591: RM0433                                                                       MDMA controller (MDMA)
Page  591: 13.3.7   MDMA buffer transfer
Page  591: MDMA request event, on one channel.
Page  591: An MDMA buffer transfer consists of a sequence of a given number of data transfers (done
Page  591: signal to the MDMA controller. The MDMA controller serves the request depending on the
Page  591: peripheral, the write must be set as non bufferable, in order to avoid a false new MDMA
Page  591: The total amount of data to be transferred, on the current channel, following a MDMA
Page  591: If TRGM[1:0] equals 00, a single buffer will be transferred, then the MDMA will wait for
Page  591: If TRGM[1:0] is different from 00 (multiple buffers need to be transferred), the mdma_strx for
Page  591: transferring an individual buffer, the MDMA will enter in a new arbitration phase (between
Page  591: MDMA requests would be blocked for the more than a buffer transfer period, on any lower
Page  592: MDMA controller (MDMA)                                                                             RM0433
Page  592: An arbiter manages the MDMA channel requests based on their priority. When MDMA is idle
Page  592: and after the end of each buffer transfer, all MDMA requests (hardware or software) are
Page  592: •   Software: each stream priority can be configured in the MDMA_CxCR register. There
Page  593: RM0433                                                                     MDMA controller (MDMA)
Page  593: block start address is computed (based on the information in the MDMA_CxBRUR
Page  593: the MDMA_CxLAR)
Page  593: •   It is the last block which needs to be transferred for the current MDMA channel
Page  593: (MDMA_CxLAR = 0): the channel is disabled and no further MDMA requests will be
Page  593: The Linked list mode allows to load a new MDMA configuration (CxTCR, CxBNDTR,
Page  593: 13.3.13   MDMA transfer completion
Page  593: register (MDMA_CxISR):
Page  593: •   The MDMA_CxBNDTR counter has reached zero, the Block Repeat Counter is 0 and
Page  593: MDMA_CxCR register) and all the remaining data have been transferred from the FIFO
Page  594: MDMA controller (MDMA)                                                                             RM0433
Page  594: 13.3.14    MDMA transfer suspension
Page  594: At any time, a MDMA transfer can be suspended in order to be to be restarted later on or to
Page  594: be definitively disabled before the end of the MDMA transfer.
Page  594: There is no particular action to do, besides clearing the EN bit in the MDMA_CxCR
Page  594: indicate the end of transfer. The value of the EN bit in MDMA_CxCR is now 0 to confirm
Page  594: the channel interruption. The MDMA_CxNDTR register contains the number of
Page  594: the MDMA_CxBNDTR register reaches 0. The aim is to restart the transfer later by re-
Page  594: to indicate the end of transfer. If the MDMA_CxBNDTR, SAR and DAR registers are
Page  594: The MDMA controller can detect the following errors:
Page  594: •    A bus error occurs during a MDMA read or a write access
Page  594: 13.4       MDMA interrupts
Page  594: For each MDMA channel, an interrupt can be produced on the following events:
Page  595: RM0433                                                                                         MDMA controller (MDMA)
Page  595: Table 99. MDMA interrupt requests
Page  595: 13.5            MDMA registers
Page  595: The MDMA registers can be accessed in word/half-word or byte format.
Page  595: 13.5.1          MDMA global interrupt/status register (MDMA_GISR0)
Page  596: MDMA controller (MDMA)                                                                                              RM0433
Page  596: 13.5.2            MDMA channel x interrupt/status register (MDMA_CxISR)
Page  596: This bit is set by software writing 1 to the SWRQx bit in the MDMA_CxCR register, in order
Page  596: to request a MDMA transfer, and the channel x is enabled.
Page  596: 0: The MDMA transfer mdma_strx is inactive for channel x.
Page  596: 1: The MDMA transfer mdma_strx is active for channel x
Page  596: MDMA_IFCRy register.
Page  596: This can be used as a debug feature (without interrupt), indicating that (at least) an MDMA
Page  596: MDMA_IFCRy register.
Page  596: MDMA_IFCRy register.
Page  597: RM0433                                                                                       MDMA controller (MDMA)
Page  597: MDMA_IFCRy register.
Page  597: MDMA_IFCRy register.
Page  597: 13.5.3          MDMA channel x interrupt flag clear register (MDMA_CxIFCR)
Page  597: Writing 1 into this bit clears TCIF in the MDMA_ISRy register
Page  597: Writing 1 into this bit clears BTIF in the MDMA_ISRy register
Page  597: Writing 1 into this bit clears BRTIF in the MDMA_ISRy register
Page  597: Writing 1 into this bit clears CTCIF in the MDMA_ISRy register
Page  597: Writing 1 into this bit clears TEIF in the MDMA_ISRy register
Page  598: MDMA controller (MDMA)                                                                                               RM0433
Page  598: 13.5.4            MDMA channel x error status register (MDMA_CxESR)
Page  598: It is cleared by software writing 1 to the CTEIF bit in the MDMA_IFCRy register.
Page  598: It is cleared by software writing 1 to the CTEIF bit in the MDMA_IFCRy register.
Page  598: It is cleared by software writing 1 to the CTEIF bit in the MDMA_IFCRy register.
Page  598: It is cleared by software writing 1 to the CTEIF bit in the MDMA_IFCRy register.
Page  598: These bit is set and cleared by hardware, in case of an MDMA data transfer error.
Page  599: RM0433                                                                              MDMA controller (MDMA)
Page  599: These bits are set and cleared by hardware, in case of an MDMA data transfer error. It is
Page  600: MDMA controller (MDMA)                                                                                             RM0433
Page  600: 13.5.5            MDMA channel x control register (MDMA_CxCR)
Page  600: Writing 1 into this bit sets the CRQA in MDMA_ISRy register, activating the request on
Page  601: RM0433                                                                              MDMA controller (MDMA)
Page  601: –     on a MDMA end of transfer (stream ready to be configured)
Page  602: MDMA controller (MDMA)                                                                                           RM0433
Page  602: 13.5.6           MDMA channel x transfer configuration register (MDMA_CxTCR)
Page  602: Note: All MDMA destination accesses are non-cacheable.
Page  602: value and acknowledged by the MDMA ACKx signal.
Page  602: 00: Each MDMA request (software or hardware) triggers a buffer transfer
Page  602: 01: Each MDMA request (software or hardware) triggers a block transfer
Page  602: 10: Each MDMA request (software or hardware) triggers a repeated block transfer (if the
Page  602: 11: Each MDMA request (software or hardware) triggers the transfer of the whole data for
Page  603: RM0433                                                                                MDMA controller (MDMA)
Page  604: MDMA controller (MDMA)                                                                                     RM0433
Page  605: RM0433                                                                                 MDMA controller (MDMA)
Page  605: 13.5.7         MDMA channel x block number of data register (MDMA_CxBNDTR)
Page  606: MDMA controller (MDMA)                                                                                        RM0433
Page  607: RM0433                                                                              MDMA controller (MDMA)
Page  607: 13.5.8        MDMA channel x source address register (MDMA_CxSAR)
Page  607: 13.5.9        MDMA channel x destination address register (MDMA_CxDAR)
Page  608: MDMA controller (MDMA)                                                                                      RM0433
Page  609: RM0433                                                                                MDMA controller (MDMA)
Page  609: 13.5.10        MDMA channel x block repeat address update register
Page  609: (MDMA_CxBRUR)
Page  609: These bits are write-protected and can be written only when bit EN = '0' in the MDMA_CxCR
Page  609: These bits are write-protected and can be written only when bit EN = '0' in the MDMA_CxCR
Page  610: MDMA controller (MDMA)                                                                                       RM0433
Page  610: 13.5.11         MDMA channel x link address register (MDMA_CxLAR)
Page  610: protected and can be written only when bit EN = '0' in the MDMA_CxCR register.
Page  611: RM0433                                                                                     MDMA controller (MDMA)
Page  611: 13.5.12           MDMA channel x trigger and bus selection register (MDMA_CxTBR)
Page  611: These bits are write-protected and can be written only when bit EN = '0' in the MDMA_CxCR
Page  612: MDMA controller (MDMA)                                                                                          RM0433
Page  612: 13.5.13         MDMA channel x mask address register (MDMA_CxMAR)
Page  612: written only when bit EN = '0' in the MDMA_CxCR register.
Page  612: 13.5.14         MDMA channel x mask data register (MDMA_CxMDR)
Page  612: These bits are write-protected and can be written only when bit EN = '0' in the MDMA_CxCR
Page  613: RM0433                                                                                                                                                                                                    MDMA controller (MDMA)
Page  613: 13.5.15           MDMA register map
Page  613: Table 100 summarizes the MDMA registers.
Page  613: Table 100. MDMA register map and reset values
Page  613: MDMA_GISR0
Page  613: MDMA_CxISR
Page  613: MDMA_CxIFCR
Page  613: MDMA_CxESR                                                                                                                                                                                                                                         TEA[6:0]
Page  613: MDMA_CxCR
Page  613: MDMA_CxTCR                                                                      TLEN[6:0].
Page  613: MDMA_CxBNDTR                                     BRC[11:0]                                                                                                                                            BNDT[16:0]
Page  613: 0x58         MDMA_CxSAR                                                                                                            SAR[31:0].
Page  613: 0x5C         MDMA_CxDAR                                                                                                            DAR[31:0].
Page  613: 0x60      MDMA_CxBRUR                                                    DUV[15:0].                                                                                                                               SUV[15:0].
Page  613: 0x64         MDMA_CxLAR                                                                                                            LAR[31:0].
Page  613: MDMA_CxTBR                                                                                                                                                                                                                                          TSEL[5:0]
Page  613: 0x70         MDMA_CxMAR                                                                                                            MAR[31:0].
Page  614: MDMA controller (MDMA)                                                                                                                                                                                                                 RM0433
Page  614: Table 100. MDMA register map and reset values (continued)
Page  614: 0x74         MDMA_CxMDR                                                                                                        MDR[31:0].
Page  617: To MDMA                                                                                                             interface                                  Programming port
Page  617: dma_tcif[0:7]                             MDMA triggers
Page  694: dma2d_clut_trg                      Output       CLUT transfer complete (to MDMA)
Page  694: dma2d_tc_trg                    Output       Transfer complete (to MDMA)
Page  694: dma2d_tw_trg                    Output       Transfer watermark (to MDMA)
Page  735: mdma_it        129         122              MDMA         MDMA                            0x0000 0228
Page  859: •   MDMA trigger generation for FIFO threshold and transfer complete
Page  861: quadspi_ft_trg         Digital output      QUADSPI FIFO threshold trigger for MDMA
Page  861: quadspi_tc_trg         Digital output      QUADSPI transfer complete trigger for MDMA
Page  870: FIFO level for either MDMA trigger generation or interrupt generation is programmed in the
Page  942: ADC mode or MDMA different from 0b00 in dual ADC mode), a DMA request is generated
Page  963: recommended to use the MDMA mode.
Page  963: requests on each ADC cannot be used and it is mandatory to use the MDMA mode, as
Page 1015: In MDMA=0b11 mode, bits 15:8 contains SLV_ADC_DR[7:0], bits 7:0 contains
Page 1181: ltdc_li_it                   Digital output           LCD-TFT line interrupt trigger for MDMA
Page 1216: jpeg_ift_trg                    Digital output              JPEG input FIFO threshold for MDMA
Page 1216: jpeg_ifnf_trg                   Digital output              JPEG input FIFO not full for MDMA
Page 1216: jpeg_oft_trg                    Digital output              JPEG output FIFO threshold for MDMA
Page 1217: jpeg_ofne_trg          Digital output       JPEG output FIFO not empty for MDMA
Page 1217: jpeg_oec_trg           Digital output       JPEG end of conversion for MDMA
Page 1217: •    MDMA trigger
Page 1217: Interrupt or MDMA trigger generation for input FIFO
Page 1217: Input FIFO can be managed using interrupts or MDMA triggers through two flags according
Page 1217: The interrupt or MDMA trigger generation is independent of the START bit of the
Page 1217: interrupt request / MDMA trigger may be pending. The FIFO can be flushed by setting the
Page 1217: •    The MDMA channel must be stopped to prevent unwanted MDMA trigger.
Page 1218: Interrupt or MDMA trigger generation for output FIFO
Page 1218: The output FIFO can be managed using interrupts or MDMA triggers through two flags
Page 1218: •    The MDMA channel must be stopped to prevent unwanted MDMA trigger.
Page 1219: •    MDMA trigger
Page 1219: Interrupt or MDMA trigger generation for input FIFO
Page 1219: Input FIFO can be managed using interrupts or MDMA triggers through two flags according
Page 1219: The interrupt or MDMA trigger generation is independent of the START bit of the
Page 1219: interrupt request / MDMA trigger may be pending. The FIFO can be flushed by setting the
Page 1219: •    The MDMA channel must be stopped to prevent unwanted MDMA trigger.
Page 1219: Interrupt or MDMA trigger generation for output FIFO
Page 1219: Output FIFO can be managed using interrupts or MDMA triggers through two flags
Page 1220: •    The MDMA channel must be stopped to prevent unwanted MDMA trigger.
Page 1318: b)   When data are filled by DMA as a single DMA transfer (MDMAT bit=”0”):
Page 1318: c)   When data are filled using multiple DMA transfers (MDMAT bit=”1”) :
Page 1319: set MDMAT bit to 0 before the last DMA transfer in order to trigger the final digest
Page 1327: Res.    Res.   MDMAT DINNE                  NBW[3:0]            ALGO[0] MODE     DATATYPE[1:0]   DMAE    INIT     Res.   Res.
Page 1327: Bit 13 MDMAT: Multiple DMA Transfers
Page 1330: •            automatically if the DMA is used and MDMAT bit is set to 0.
Page 1338: .MDMAT
Page 2354: sdmmc_dataend_trg          Digital output     SDMMC data end trigger for MDMA
Page 2381: 54.4.7         MDMA request generation
Page 2381: The internal trigger line from the SDMMC allows passing direct request to MDMA controller
Page 2381: status register is set. The event is signaled to an MDMA request input through the
Page 2381: flags and, eventually, a new transfer start, through MDMA direct access to the SDMMC
Page 2381: The action to program in the MDMA according to the SDMMC requests is provided in the
Page 2381: Table 452. SDMMC connections to MDMA
Page 2381: Event occurrence      MDMA transfer
Page 2381: Trigger signal      Event signaled                                                   MDMA action
Page 3222: – Added Section 55.4.7: MDMA request generation
Page 3223: Section 14: MDMA controller (MDMA)
Page 3223: Removed iterator in MDMA_CxISR and MDMA_CxIFCR bit names.
Page 3226: Section 2.1.6: Bus master peripherals: updated MDMA controller,
Page 3227: Added DSI signals in Table 95: MDMA.
Page 3242: MDMA_CxBNDTR . . . . . . . . . . . . . . . . . . . . .605           OTG_DSTS . . . . . . . . . . . . . . . . . . . . . . . . . 2640
Page 3242: MDMA_CxBRUR . . . . . . . . . . . . . . . . . . . . . .609          OTG_DTHRCTL . . . . . . . . . . . . . . . . . . . . . 2646
Page 3242: MDMA_CxCR . . . . . . . . . . . . . . . . . . . . . . . . .600      OTG_DTXFSTSx . . . . . . . . . . . . . . . . . . . . 2656
Page 3242: MDMA_CxDAR . . . . . . . . . . . . . . . . . . . . . . .607         OTG_DVBUSDIS . . . . . . . . . . . . . . . . . . . . 2645
Page 3242: MDMA_CxESR . . . . . . . . . . . . . . . . . . . . . . .598         OTG_DVBUSPULSE . . . . . . . . . . . . . . . . . 2645
Page 3242: MDMA_CxIFCR . . . . . . . . . . . . . . . . . . . . . . .597        OTG_GAHBCFG . . . . . . . . . . . . . . . . . . . . . 2598
Page 3242: MDMA_CxISR . . . . . . . . . . . . . . . . . . . . . . . .596       OTG_GCCFG . . . . . . . . . . . . . . . . . . . . . . . 2618
Page 3242: MDMA_CxLAR . . . . . . . . . . . . . . . . . . . . . . . .610       OTG_GINTMSK . . . . . . . . . . . . . . . . . . . . . 2609
Page 3242: MDMA_CxMAR . . . . . . . . . . . . . . . . . . . . . . .612         OTG_GINTSTS . . . . . . . . . . . . . . . . . . . . . . 2605
Page 3242: MDMA_CxMDR . . . . . . . . . . . . . . . . . . . . . . .612         OTG_GLPMCFG . . . . . . . . . . . . . . . . . . . . . 2620
Page 3242: MDMA_CxSAR . . . . . . . . . . . . . . . . . . . . . . .607         OTG_GOTGCTL . . . . . . . . . . . . . . . . . . . . . 2593
Page 3242: MDMA_CxTBR . . . . . . . . . . . . . . . . . . . . . . . .611       OTG_GOTGINT . . . . . . . . . . . . . . . . . . . . . 2596
Page 3242: MDMA_CxTCR . . . . . . . . . . . . . . . . . . . . . . .602         OTG_GRSTCTL . . . . . . . . . . . . . . . . . . . . . 2603
Page 3242: MDMA_GISR0 . . . . . . . . . . . . . . . . . . . . . . . .595       OTG_GRXFSIZ . . . . . . . . . . . . . . . . . . . . . . 2616
