$date
	Sat Nov 30 19:03:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cu_tb $end
$var wire 2 ! ResultSrcW [1:0] $end
$var wire 1 " ResultSrcEb0 $end
$var wire 1 # RegWriteW $end
$var wire 1 $ RegWriteM $end
$var wire 1 % PCSrcE $end
$var wire 1 & MemWriteM $end
$var wire 2 ' ImmSrcD [1:0] $end
$var wire 1 ( ALUSrcBE $end
$var wire 3 ) ALUControlE [2:0] $end
$var reg 1 * FlushE $end
$var reg 1 + ZeroE $end
$var reg 1 , clock $end
$var reg 3 - funct3D [2:0] $end
$var reg 1 . funct7b5D $end
$var reg 7 / opD [6:0] $end
$var reg 1 0 reset $end
$scope module uut $end
$var wire 1 * FlushE $end
$var wire 1 % PCSrcE $end
$var wire 1 + ZeroE $end
$var wire 1 , clock $end
$var wire 3 1 funct3D [2:0] $end
$var wire 1 . funct7b5D $end
$var wire 7 2 opD [6:0] $end
$var wire 1 0 reset $end
$var wire 2 3 ResultSrcW [1:0] $end
$var wire 2 4 ResultSrcM [1:0] $end
$var wire 1 " ResultSrcEb0 $end
$var wire 2 5 ResultSrcE [1:0] $end
$var wire 2 6 ResultSrcD [1:0] $end
$var wire 1 # RegWriteW $end
$var wire 1 $ RegWriteM $end
$var wire 1 7 RegWriteE $end
$var wire 1 8 RegWriteD $end
$var wire 1 & MemWriteM $end
$var wire 1 9 MemWriteE $end
$var wire 1 : MemWriteD $end
$var wire 1 ; JumpE $end
$var wire 1 < JumpD $end
$var wire 2 = ImmSrcD [1:0] $end
$var wire 1 > BranchE $end
$var wire 1 ? BranchD $end
$var wire 1 ( ALUSrcBE $end
$var wire 1 @ ALUSrcBD $end
$var wire 2 A ALUOpD [1:0] $end
$var wire 3 B ALUControlE [2:0] $end
$var wire 3 C ALUControlD [2:0] $end
$scope module ad $end
$var wire 1 D RtypeSub $end
$var wire 3 E funct3 [2:0] $end
$var wire 1 . funct7b5 $end
$var wire 1 F opb5 $end
$var wire 2 G ALUOp [1:0] $end
$var reg 3 H ALUControl [2:0] $end
$upscope $end
$scope module controlregE $end
$var wire 1 * clear $end
$var wire 1 , clk $end
$var wire 10 I d [9:0] $end
$var wire 1 0 reset $end
$var parameter 32 J WIDTH $end
$var reg 10 K q [9:0] $end
$upscope $end
$scope module controlregM $end
$var wire 1 , clk $end
$var wire 4 L d [3:0] $end
$var wire 1 0 reset $end
$var parameter 32 M WIDTH $end
$var reg 4 N q [3:0] $end
$upscope $end
$scope module controlregW $end
$var wire 1 , clk $end
$var wire 3 O d [2:0] $end
$var wire 1 0 reset $end
$var parameter 32 P WIDTH $end
$var reg 3 Q q [2:0] $end
$upscope $end
$scope module md $end
$var wire 7 R op [6:0] $end
$var wire 2 S ResultSrc [1:0] $end
$var wire 1 8 RegWrite $end
$var wire 1 : MemWrite $end
$var wire 1 < Jump $end
$var wire 2 T ImmSrc [1:0] $end
$var wire 1 ? Branch $end
$var wire 1 @ ALUSrc $end
$var wire 2 U ALUOp [1:0] $end
$var reg 11 V controls [10:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 P
b100 M
b1010 J
$end
#0
$dumpvars
bx V
bx U
bx T
bx S
b0 R
b0 Q
b0 O
b0 N
b0 L
b0 K
bx000x I
b0 H
bx G
0F
b0 E
0D
b0 C
b0 B
bx A
x@
x?
0>
bx =
x<
0;
x:
09
x8
07
bx 6
b0 5
b0 4
b0 3
b0 2
b0 1
10
b0 /
0.
b0 -
0,
0+
0*
b0 )
0(
bx '
0&
0%
0$
0#
0"
b0 !
$end
#5000
1,
#10000
0,
#15000
x%
x"
x(
x>
x;
x9
bx 5
bx L
x7
bx000x K
18
0@
0:
b0 6
b0 S
0?
b10 A
b10 G
b10 U
b1000000000 I
0<
1F
b1xx00000100 V
1,
b110011 /
b110011 2
b110011 R
00
#20000
0,
#25000
0%
0"
x&
bx 4
bx O
x$
0(
0>
0;
09
b0 5
b1000 L
17
bx N
b1000000000 K
1,
#30000
0,
#35000
0&
b0 4
b100 O
1$
bx !
bx 3
x#
b1000 N
bx Q
b1000000010 I
b1 C
b1 H
1D
1,
1.
#40000
0,
#45000
b0 !
b0 3
1#
b1 )
b1 B
b100 Q
b1000000010 K
1,
#50000
0,
#55000
b11 )
b11 B
b1000000110 K
b1000000110 I
b11 C
b11 H
1,
b110 -
b110 1
b110 E
#60000
0,
#65000
1,
#70000
0,
#75000
b10 )
b10 B
b1000000100 K
b1000000100 I
b10 C
b10 H
1,
b111 -
b111 1
b111 E
#80000
0,
#85000
1,
#90000
0,
#95000
b0 C
b0 H
0D
b0 '
b0 =
b0 T
1@
b1010000001 I
b1 6
b1 S
b0 A
b0 G
b0 U
0F
b10010010000 V
1,
b11 /
b11 2
b11 R
#100000
0,
#105000
1"
1(
b0 )
b0 B
b1010 L
b1 5
b1010000001 K
1,
#110000
0,
#115000
b101 O
b1 4
b1010 N
1D
08
b1 '
b1 =
b1 T
1:
b1000001 I
b0 6
b0 S
1F
b111000000 V
1,
b100011 /
b100011 2
b100011 R
#120000
0,
#125000
0"
b1 !
b1 3
19
b0 5
b1 L
07
b101 Q
b1000001 K
1,
#130000
0,
#135000
1&
b0 4
b0 O
0$
b1 N
b1 C
b1 H
b10 '
b10 =
b10 T
0@
0:
b10010 I
1?
b1 A
b1 G
b1 U
b1000001010 V
1,
b1100011 /
b1100011 2
b1100011 R
#140000
0,
#145000
b0 !
b0 3
0#
0(
b1 )
b1 B
1>
b0 L
09
b0 Q
b10010 K
1,
#150000
0,
#155000
0&
b0 N
1,
