
module fair_arbiter(
input clk,rst_n,
input [3:0] req, //request
output reg [3:0] gnt //grant
    );
    
    always@(posedge clk or negedge rst_n)
    begin
    if(!rst_n)
    gnt <= 4'b0000;
    else if(req[3])
    gnt <= 4'b1000;
    else if(req[2])
    gnt <= 4'b0100;
    else if(req[1])
    gnt <= 4'b0010;
    else if(req[0])
    gnt <= 4'b0001;
    else 
    gnt <= 4'b0000;
    end
endmodule