
*** Running vivado
    with args -log top_total.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_total.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_total.tcl -notrace
Command: synth_design -top top_total -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16192
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_total' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_STOPWATCH' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart2stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'uart2stopwatch' (1#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top_uart2stopwatch' (2#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart2stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (3#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (4#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz' (5#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:121]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (6#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:75]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (7#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch_cu' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter SEC bound to: 2'b01 
	Parameter MIN bound to: 2'b10 
	Parameter HOUR bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:28]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_cu' (8#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'watch1_dp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100Hz_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100Hz_w' (9#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:163]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_w__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_w__parameterized0' (10#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:69]
INFO: [Synth 8-6157] synthesizing module 'time_counter_hour' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter_hour' (11#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'watch1_dp' (12#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/watch1_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_t' (13#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:267]
INFO: [Synth 8-6157] synthesizing module 'three2eight_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'three2eight_t' (14#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:170]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized0' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized0' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_t__parameterized1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_t__parameterized1' (15#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:215]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_t' (16#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:202]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_t' (17#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:229]
INFO: [Synth 8-6157] synthesizing module 'counter_8_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'counter_8_t' (18#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:149]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
	Parameter COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_t' (19#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:120]
INFO: [Synth 8-6157] synthesizing module 'comparator_msec_t' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'comparator_msec_t' (20#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:112]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_time' (21#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (22#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_STOPWATCH' (23#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_distance' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
	Parameter PULSE_10US bound to: 1000 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter TRIGGER bound to: 2 - type: integer 
	Parameter WAIT_ECHO_H bound to: 3 - type: integer 
	Parameter MEASURE_ECHO bound to: 4 - type: integer 
	Parameter WAIT_BETWEEN bound to: 5 - type: integer 
	Parameter DONE bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:85]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (24#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (25#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:156]
INFO: [Synth 8-6155] done synthesizing module 'top_distance' (26#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (27#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:114]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (28#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:108]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (29#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (30#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (31#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:87]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (32#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_dist' (33#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/fnd_controller_dist.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dist' (34#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_humid_temp' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg_ht' (35#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:160]
INFO: [Synth 8-6157] synthesizing module 'two2four_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:118]
INFO: [Synth 8-6155] done synthesizing module 'two2four_ht' (36#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:112]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_ht' (37#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:129]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-226] default block is never used [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_ht' (38#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'counter_4_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6155] done synthesizing module 'counter_4_ht' (39#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:91]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_ht' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
	Parameter COUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_ht' (40#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:62]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_humid_temp' (41#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_con' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_LOW bound to: 3 - type: integer 
	Parameter SYNC_HIGH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_BIT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter START_18MS bound to: 1800 - type: integer 
	Parameter TIME_OUT bound to: 2000 - type: integer 
	Parameter WAIT_CNT bound to: 3 - type: integer 
	Parameter SYNC_CNT bound to: 8 - type: integer 
	Parameter DATA_SYNC_CNT bound to: 5 - type: integer 
	Parameter DATA_0OR1 bound to: 4 - type: integer 
	Parameter STOP_CNT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_con' (42#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:63]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
	Parameter COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (43#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:32]
INFO: [Synth 8-6155] done synthesizing module 'main' (44#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/main.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_humid' (45#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART_FIFO' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (46#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (47#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:222]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (48#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:123]
INFO: [Synth 8-6155] done synthesizing module 'uart' (49#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:41]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (50#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (51#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:118]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (52#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (53#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_print_gen' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'print_gen_dist' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:87]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:182]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_dist' (54#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:87]
INFO: [Synth 8-6157] synthesizing module 'print_gen_temp_humid' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:245]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
	Parameter S_DONE2 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:353]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_temp_humid' (55#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:245]
INFO: [Synth 8-6157] synthesizing module 'print_gen_time' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:424]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SEND_PREFIX bound to: 3'b001 
	Parameter S_COMPUTE_DIGITS bound to: 3'b010 
	Parameter S_SEND_DIGITS bound to: 3'b011 
	Parameter S_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:540]
INFO: [Synth 8-6155] done synthesizing module 'print_gen_time' (56#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:424]
INFO: [Synth 8-6155] done synthesizing module 'top_print_gen' (57#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/new/print_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART_FIFO' (58#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'mode_controller' [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mode_controller' (59#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top_total' (60#1) [C:/work/verilog/250328_total/250328_total.srcs/sources_1/new/top_total.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.234 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1105.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/work/verilog/250328_total/250328_total.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_total_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_total_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1186.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.797 ; gain = 81.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.797 ; gain = 81.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1186.797 ; gain = 81.563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'watch_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'sensor_con'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'print_gen_dist'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'print_gen_temp_humid'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'print_gen_time'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     SEC |                               01 |                               01
                     MIN |                               10 |                               10
                    HOUR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'watch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0001
                 TRIGGER |                              001 |                             0010
             WAIT_ECHO_H |                              010 |                             0011
            MEASURE_ECHO |                              011 |                             0100
            WAIT_BETWEEN |                              100 |                             0101
                    DONE |                              101 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                   START |                         00000010 |                              001
                    WAIT |                         00000100 |                              010
                SYNC_LOW |                         00001000 |                              011
               SYNC_HIGH |                         00010000 |                              100
               DATA_SYNC |                         00100000 |                              101
                DATA_BIT |                         01000000 |                              110
                    STOP |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'sensor_con'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                   START |                             0010 |                              010
                    DATA |                             0100 |                              011
                    STOP |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
           S_SEND_PREFIX |                              001 |                              001
        S_COMPUTE_DIGITS |                              010 |                              010
           S_SEND_DIGITS |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'print_gen_dist'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
           S_SEND_PREFIX |                              001 |                              001
        S_COMPUTE_DIGITS |                              010 |                              010
           S_SEND_DIGITS |                              011 |                              011
                  S_DONE |                              100 |                              100
                 S_DONE2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'print_gen_temp_humid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
           S_SEND_PREFIX |                              001 |                              001
        S_COMPUTE_DIGITS |                              010 |                              010
           S_SEND_DIGITS |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'print_gen_time'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.797 ; gain = 81.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input   40 Bit        Muxes := 2     
	   8 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 3     
	   8 Input   15 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   6 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   8 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 72    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 26    
	   6 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1186.797 ; gain = 81.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1186.797 ; gain = 81.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1228.445 ; gain = 123.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1269.133 ; gain = 163.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   162|
|3     |LUT1   |    57|
|4     |LUT2   |   411|
|5     |LUT3   |   275|
|6     |LUT4   |   203|
|7     |LUT5   |   248|
|8     |LUT6   |   467|
|9     |MUXF7  |    28|
|10    |MUXF8  |    14|
|11    |FDCE   |   892|
|12    |FDPE   |    12|
|13    |IBUF   |    13|
|14    |IOBUF  |     1|
|15    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1282.961 ; gain = 96.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.961 ; gain = 177.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1294.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1294.996 ; gain = 189.762
INFO: [Common 17-1381] The checkpoint 'C:/work/verilog/250328_total/250328_total.runs/synth_1/top_total.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_total_utilization_synth.rpt -pb top_total_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 20:24:34 2025...
