verilog work "basichomework6.v"
