
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.084022    0.013546    6.793907 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              6.793907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.580021    6.607603   library hold time
                                              6.607603   data required time
---------------------------------------------------------------------------------------------
                                              6.607603   data required time
                                             -6.793907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186304   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.085630    0.015695    6.796056 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              6.796056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579647    6.607230   library hold time
                                              6.607230   data required time
---------------------------------------------------------------------------------------------
                                              6.607230   data required time
                                             -6.796056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188826   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.086459    0.016719    6.797080 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              6.797080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579455    6.607037   library hold time
                                              6.607037   data required time
---------------------------------------------------------------------------------------------
                                              6.607037   data required time
                                             -6.797080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190043   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.087042    0.017419    6.797780 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              6.797780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579319    6.606901   library hold time
                                              6.606901   data required time
---------------------------------------------------------------------------------------------
                                              6.606901   data required time
                                             -6.797780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190878   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.087641    0.018121    6.798482 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              6.798482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579180    6.606762   library hold time
                                              6.606762   data required time
---------------------------------------------------------------------------------------------
                                              6.606762   data required time
                                             -6.798482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191720   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.088054    0.018597    6.798958 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              6.798958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579084    6.606666   library hold time
                                              6.606666   data required time
---------------------------------------------------------------------------------------------
                                              6.606666   data required time
                                             -6.798958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.192292   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.088311    0.018891    6.799252 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              6.799252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579024    6.606606   library hold time
                                              6.606606   data required time
---------------------------------------------------------------------------------------------
                                              6.606606   data required time
                                             -6.799252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.192646   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004004    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090084    0.000040    5.840040 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002244    0.036260    0.361082    6.201122 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036260    0.000020    6.201142 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009705    0.061312    0.373839    6.574981 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061312    0.000118    6.575099 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026748    0.023632    0.092534    6.667633 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024010    0.001752    6.669384 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.079787    0.110977    6.780361 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.088454    0.019053    6.799414 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              6.799414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578991    6.606573   library hold time
                                              6.606573   data required time
---------------------------------------------------------------------------------------------
                                              6.606573   data required time
                                             -6.799414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.192841   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.116778    0.037381    6.808801 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              6.808801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572408    6.599990   library hold time
                                              6.599990   data required time
---------------------------------------------------------------------------------------------
                                              6.599990   data required time
                                             -6.808801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208811   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.118248    0.038547    6.809967 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              6.809967   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572066    6.599648   library hold time
                                              6.599648   data required time
---------------------------------------------------------------------------------------------
                                              6.599648   data required time
                                             -6.809967   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210318   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.119608    0.039614    6.811034 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              6.811034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.571750    6.599332   library hold time
                                              6.599332   data required time
---------------------------------------------------------------------------------------------
                                              6.599332   data required time
                                             -6.811034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211701   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.120639    0.040420    6.811839 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              6.811839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.571511    6.599093   library hold time
                                              6.599093   data required time
---------------------------------------------------------------------------------------------
                                              6.599093   data required time
                                             -6.811839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212746   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.122113    0.041555    6.812975 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              6.812975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.571168    6.598750   library hold time
                                              6.598750   data required time
---------------------------------------------------------------------------------------------
                                              6.598750   data required time
                                             -6.812975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214225   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.123155    0.042361    6.813781 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              6.813781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.570926    6.598508   library hold time
                                              6.598508   data required time
---------------------------------------------------------------------------------------------
                                              6.598508   data required time
                                             -6.813781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215273   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.087928    0.017597    6.822448 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              6.822448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.579113    6.606695   library hold time
                                              6.606695   data required time
---------------------------------------------------------------------------------------------
                                              6.606695   data required time
                                             -6.822448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.215753   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.124201    0.043160    6.814579 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              6.814579   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.570683    6.598265   library hold time
                                              6.598265   data required time
---------------------------------------------------------------------------------------------
                                              6.598265   data required time
                                             -6.814579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216315   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004311    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090090    0.000043    5.840043 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002654    0.037517    0.363429    6.203472 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.037517    0.000028    6.203500 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009625    0.061086    0.373972    6.577472 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061086    0.000096    6.577568 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022082    0.022208    0.090679    6.668247 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.022255    0.001448    6.669694 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.087405    0.101725    6.771420 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.124405    0.043315    6.814734 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              6.814734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.570635    6.598217   library hold time
                                              6.598217   data required time
---------------------------------------------------------------------------------------------
                                              6.598217   data required time
                                             -6.814734   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216517   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.089098    0.018933    6.823783 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              6.823783   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578841    6.606423   library hold time
                                              6.606423   data required time
---------------------------------------------------------------------------------------------
                                              6.606423   data required time
                                             -6.823783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217360   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.089902    0.019822    6.824672 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              6.824672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578654    6.606236   library hold time
                                              6.606236   data required time
---------------------------------------------------------------------------------------------
                                              6.606236   data required time
                                             -6.824672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218435   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.094877    0.023447    6.823833 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              6.823833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.577498    6.605080   library hold time
                                              6.605080   data required time
---------------------------------------------------------------------------------------------
                                              6.605080   data required time
                                             -6.823833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218753   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.090695    0.020680    6.825530 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              6.825530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578470    6.606052   library hold time
                                              6.606052   data required time
---------------------------------------------------------------------------------------------
                                              6.606052   data required time
                                             -6.825530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219478   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.091293    0.021315    6.826166 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              6.826166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578331    6.605913   library hold time
                                              6.605913   data required time
---------------------------------------------------------------------------------------------
                                              6.605913   data required time
                                             -6.826166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220252   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.096318    0.024852    6.825237 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              6.825237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.577163    6.604745   library hold time
                                              6.604745   data required time
---------------------------------------------------------------------------------------------
                                              6.604745   data required time
                                             -6.825237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220492   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.091687    0.021727    6.826577 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              6.826577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578240    6.605822   library hold time
                                              6.605822   data required time
---------------------------------------------------------------------------------------------
                                              6.605822   data required time
                                             -6.826577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220755   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.091984    0.022036    6.826886 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              6.826886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578171    6.605752   library hold time
                                              6.605752   data required time
---------------------------------------------------------------------------------------------
                                              6.605752   data required time
                                             -6.826886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221133   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.002996    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090043    0.000020    5.840021 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.035986    0.360635    6.200656 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035986    0.000020    6.200676 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010766    0.064376    0.377268    6.577944 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.064376    0.000164    6.578108 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059380    0.033548    0.102297    6.680406 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.039183    0.009845    6.690251 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.080483    0.114599    6.804850 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.092132    0.022189    6.827039 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              6.827039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.578136    6.605719   library hold time
                                              6.605719   data required time
---------------------------------------------------------------------------------------------
                                              6.605719   data required time
                                             -6.827039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221321   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.097280    0.025768    6.826154 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              6.826154   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576940    6.604522   library hold time
                                              6.604522   data required time
---------------------------------------------------------------------------------------------
                                              6.604522   data required time
                                             -6.826154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221632   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.098054    0.026493    6.826879 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              6.826879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576760    6.604342   library hold time
                                              6.604342   data required time
---------------------------------------------------------------------------------------------
                                              6.604342   data required time
                                             -6.826879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222538   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.098806    0.027189    6.827575 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              6.827575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576585    6.604167   library hold time
                                              6.604167   data required time
---------------------------------------------------------------------------------------------
                                              6.604167   data required time
                                             -6.827575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223408   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.099314    0.027654    6.828040 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              6.828040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576467    6.604049   library hold time
                                              6.604049   data required time
---------------------------------------------------------------------------------------------
                                              6.604049   data required time
                                             -6.828040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223991   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.099634    0.027946    6.828332 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              6.828332   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576393    6.603974   library hold time
                                              6.603974   data required time
---------------------------------------------------------------------------------------------
                                              6.603974   data required time
                                             -6.828332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224357   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003061    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090046    0.000022    5.840022 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.034784    0.358759    6.198781 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034784    0.000014    6.198795 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010486    0.063605    0.376010    6.574805 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.063605    0.000165    6.574970 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.062842    0.034719    0.103051    6.678020 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.040863    0.010484    6.688504 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.081803    0.111882    6.800386 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.099802    0.028099    6.828485 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              6.828485   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576353    6.603935   library hold time
                                              6.603935   data required time
---------------------------------------------------------------------------------------------
                                              6.603935   data required time
                                             -6.828485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224549   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006219    4.822851 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.086834    4.909685 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000580    4.910265 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014512    0.102281    0.238871    5.149136 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.102281    0.000111    5.149247 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003387    0.025474    0.109641    5.258887 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.025474    0.000042    5.258929 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.258929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006875    5.761046 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.095974    5.857021 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000641    5.857662 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.957662   clock uncertainty
                                 -0.947336    5.010326   clock reconvergence pessimism
                                 -0.030669    4.979657   library hold time
                                              4.979657   data required time
---------------------------------------------------------------------------------------------
                                              4.979657   data required time
                                             -5.258929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279273   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003422    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070054    0.000026    5.690026 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002058    0.035603    0.352244    6.042270 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035603    0.000017    6.042287 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001813    0.035191    0.337943    6.380231 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.035191    0.000006    6.380237 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.009578    0.027339    0.081575    6.461812 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.027342    0.000326    6.462139 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.029553    0.118692    0.427451    6.889589 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.118708    0.001352    6.890942 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              6.890942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.583611    6.611193   library hold time
                                              6.611193   data required time
---------------------------------------------------------------------------------------------
                                              6.611193   data required time
                                             -6.890942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279749   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003013    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070039    0.000018    5.690018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002264    0.036338    0.353420    6.043438 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036338    0.000020    6.043458 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002817    0.038142    0.343945    6.387403 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.038142    0.000032    6.387435 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.008603    0.025798    0.081128    6.468563 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.025801    0.000287    6.468851 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038128    0.143883    0.446460    6.915310 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.143954    0.002816    6.918127 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              6.918127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576942    6.604525   library hold time
                                              6.604525   data required time
---------------------------------------------------------------------------------------------
                                              6.604525   data required time
                                             -6.918127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313602   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002709    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070032    0.000015    5.690015 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002443    0.036900    0.354438    6.044454 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.036900    0.000024    6.044477 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001818    0.035222    0.338441    6.382918 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.035222    0.000006    6.382925 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.013518    0.033763    0.087880    6.470805 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.033774    0.000563    6.471367 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038433    0.144677    0.449905    6.921272 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.144771    0.003221    6.924493 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              6.924493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.576726    6.604309   library hold time
                                              6.604309   data required time
---------------------------------------------------------------------------------------------
                                              6.604309   data required time
                                             -6.924493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320184   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002991    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070041    0.000020    5.690020 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002043    0.035552    0.352157    6.042177 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035552    0.000017    6.042194 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002087    0.035648    0.339490    6.381684 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.035648    0.000010    6.381694 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010318    0.028556    0.082898    6.464592 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.028562    0.000402    6.464994 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043211    0.159045    0.459110    6.924104 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.159167    0.003809    6.927913 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              6.927913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572924    6.600506   library hold time
                                              6.600506   data required time
---------------------------------------------------------------------------------------------
                                              6.600506   data required time
                                             -6.927913   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327407   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002743    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070033    0.000016    5.690016 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003487    0.041151    0.360403    6.050419 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.041151    0.000049    6.050468 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003778    0.042468    0.351047    6.401515 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.042468    0.000056    6.401571 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.009995    0.027984    0.085014    6.486585 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.027988    0.000337    6.486922 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039833    0.148909    0.451274    6.938196 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.148990    0.003060    6.941256 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              6.941256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.575612    6.603194   library hold time
                                              6.603194   data required time
---------------------------------------------------------------------------------------------
                                              6.603194   data required time
                                             -6.941256   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338062   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003927    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070074    0.000035    5.690035 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001779    0.035139    0.350659    6.040694 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.035139    0.000006    6.040700 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002753    0.037873    0.343148    6.383848 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.037873    0.000026    6.383874 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011544    0.029737    0.094264    6.478138 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.029742    0.000385    6.478523 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044816    0.163901    0.463028    6.941551 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.164043    0.004138    6.945690 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              6.945690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.571636    6.599218   library hold time
                                              6.599218   data required time
---------------------------------------------------------------------------------------------
                                              6.599218   data required time
                                             -6.945690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346471   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003095    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070045    0.000021    5.690022 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001864    0.034914    0.351136    6.041158 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034914    0.000015    6.041172 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002484    0.037005    0.341530    6.382702 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037005    0.000022    6.382724 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013298    0.032037    0.096257    6.478981 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.032047    0.000527    6.479508 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047284    0.171411    0.469031    6.948540 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.171626    0.005147    6.953686 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              6.953686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.569633    6.597215   library hold time
                                              6.597215   data required time
---------------------------------------------------------------------------------------------
                                              6.597215   data required time
                                             -6.953686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356471   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002769    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070034    0.000016    5.690016 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002186    0.036058    0.352972    6.042988 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036058    0.000013    6.043001 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003108    0.039446    0.345509    6.388509 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.039446    0.000034    6.388543 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036333    0.045618    0.107991    6.496534 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.046577    0.004933    6.501467 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041586    0.154026    0.461052    6.962519 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.154273    0.005265    6.967784 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              6.967784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.574217    6.601799   library hold time
                                              6.601799   data required time
---------------------------------------------------------------------------------------------
                                              6.601799   data required time
                                             -6.967784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365985   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003421    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070055    0.000026    5.690026 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002081    0.035685    0.352376    6.042402 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035685    0.000018    6.042420 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002369    0.037597    0.341154    6.383574 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.037597    0.000008    6.383582 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.030423    0.040485    0.103935    6.487517 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.041058    0.003558    6.491076 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045885    0.168154    0.468373    6.959448 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.168437    0.005812    6.965261 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              6.965261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.570475    6.598057   library hold time
                                              6.598057   data required time
---------------------------------------------------------------------------------------------
                                              6.598057   data required time
                                             -6.965261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367203   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003379    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070051    0.000024    5.690024 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002191    0.036076    0.353004    6.043028 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.036076    0.000019    6.043047 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002826    0.038185    0.343904    6.386951 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038185    0.000025    6.386976 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031652    0.041398    0.105222    6.492198 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.041875    0.003312    6.495510 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044621    0.163305    0.466156    6.961665 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.163558    0.005439    6.967104 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              6.967104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.571764    6.599346   library hold time
                                              6.599346   data required time
---------------------------------------------------------------------------------------------
                                              6.599346   data required time
                                             -6.967104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367758   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003092    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070042    0.000020    5.690020 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002147    0.035920    0.352749    6.042768 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.035920    0.000019    6.042788 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002301    0.036437    0.340843    6.383630 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.036437    0.000018    6.383648 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033292    0.055859    0.116652    6.500300 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.056236    0.003495    6.503795 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041027    0.152253    0.463547    6.967341 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.152405    0.004113    6.971454 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              6.971454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.574710    6.602292   library hold time
                                              6.602292   data required time
---------------------------------------------------------------------------------------------
                                              6.602292   data required time
                                             -6.971454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369162   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002421    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070026    0.000012    5.690012 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002166    0.035990    0.352856    6.042868 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.035990    0.000020    6.042888 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002906    0.038537    0.344333    6.387220 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.038537    0.000026    6.387246 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.032296    0.042015    0.105403    6.492649 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.042683    0.003934    6.496583 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044753    0.163559    0.467373    6.963956 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.163759    0.004865    6.968822 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              6.968822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.571711    6.599293   library hold time
                                              6.599293   data required time
---------------------------------------------------------------------------------------------
                                              6.599293   data required time
                                             -6.968822   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369528   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003351    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070052    0.000024    5.690024 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002134    0.035876    0.352682    6.042707 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.035876    0.000018    6.042725 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002498    0.038157    0.341964    6.384689 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.038157    0.000009    6.384698 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.030286    0.040391    0.103965    6.488663 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.041068    0.003856    6.492519 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046593    0.170410    0.469798    6.962316 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.170729    0.006201    6.968517 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              6.968517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.569870    6.597452   library hold time
                                              6.597452   data required time
---------------------------------------------------------------------------------------------
                                              6.597452   data required time
                                             -6.968517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371065   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003570    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070060    0.000029    5.690029 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002193    0.036084    0.353019    6.043048 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.036084    0.000020    6.043068 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002356    0.036640    0.341218    6.384286 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.036640    0.000020    6.384305 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013749    0.032649    0.096591    6.480897 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.032671    0.000735    6.481632 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050990    0.182626    0.477568    6.959200 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.182927    0.006231    6.965432 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              6.965432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.566648    6.594230   library hold time
                                              6.594230   data required time
---------------------------------------------------------------------------------------------
                                              6.594230   data required time
                                             -6.965432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371201   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003978    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070072    0.000034    5.690034 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002724    0.037719    0.356059    6.046093 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.037719    0.000029    6.046123 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002217    0.036947    0.341023    6.387146 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036947    0.000008    6.387154 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.029619    0.051284    0.113483    6.500638 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.051582    0.002963    6.503601 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042335    0.156165    0.464951    6.968551 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.156326    0.004295    6.972846 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              6.972846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.573674    6.601257   library hold time
                                              6.601257   data required time
---------------------------------------------------------------------------------------------
                                              6.601257   data required time
                                             -6.972846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371589   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002820    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070038    0.000018    5.690018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002059    0.035609    0.352248    6.042266 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035609    0.000017    6.042284 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003058    0.039219    0.345060    6.387344 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.039219    0.000034    6.387378 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012845    0.031441    0.096406    6.483783 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.031459    0.000679    6.484462 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051767    0.185002    0.478885    6.963347 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.185275    0.005989    6.969337 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              6.969337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.566028    6.593610   library hold time
                                              6.593610   data required time
---------------------------------------------------------------------------------------------
                                              6.593610   data required time
                                             -6.969337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375727   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003448    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070061    0.000029    5.690030 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001779    0.035139    0.350655    6.040684 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.035139    0.000006    6.040690 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002182    0.036787    0.339889    6.380579 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.036787    0.000008    6.380588 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016355    0.036259    0.100200    6.480788 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.036282    0.000804    6.481592 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052187    0.186147    0.481907    6.963499 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.186414    0.005948    6.969447 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              6.969447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.565727    6.593309   library hold time
                                              6.593309   data required time
---------------------------------------------------------------------------------------------
                                              6.593309   data required time
                                             -6.969447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376137   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002963    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070040    0.000019    5.690019 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002493    0.037032    0.354727    6.044747 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.037032    0.000026    6.044773 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002139    0.036607    0.340326    6.385099 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.036607    0.000008    6.385108 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034283    0.057076    0.117693    6.502800 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.057446    0.003508    6.506308 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042552    0.156890    0.467376    6.973684 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.157062    0.004431    6.978115 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              6.978115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.573480    6.601062   library hold time
                                              6.601062   data required time
---------------------------------------------------------------------------------------------
                                              6.601062   data required time
                                             -6.978115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377053   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002782    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070036    0.000017    5.690017 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001744    0.034996    0.350449    6.040466 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.034996    0.000006    6.040473 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002676    0.037565    0.342653    6.383126 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037565    0.000025    6.383151 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032147    0.054453    0.115927    6.499078 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.054824    0.003420    6.502499 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044263    0.162093    0.470070    6.972569 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.162300    0.004905    6.977474 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              6.977474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572096    6.599679   library hold time
                                              6.599679   data required time
---------------------------------------------------------------------------------------------
                                              6.599679   data required time
                                             -6.977474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377795   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003134    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070045    0.000021    5.690022 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002866    0.038313    0.356862    6.046884 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.038313    0.000032    6.046916 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002200    0.036873    0.341138    6.388053 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036873    0.000008    6.388062 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032427    0.054731    0.116086    6.504148 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.055083    0.003141    6.507288 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044205    0.161835    0.470386    6.977675 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.162020    0.004656    6.982331 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              6.982331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572171    6.599753   library hold time
                                              6.599753   data required time
---------------------------------------------------------------------------------------------
                                              6.599753   data required time
                                             -6.982331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382578   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002499    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070027    0.000013    5.690013 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002328    0.036564    0.353779    6.043792 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036564    0.000022    6.043814 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.036662    0.341425    6.385239 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.036662    0.000019    6.385258 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031430    0.053612    0.114737    6.499995 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.054006    0.003491    6.503486 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045922    0.167142    0.473365    6.976851 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.167388    0.005406    6.982257 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              6.982257   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.570753    6.598334   library hold time
                                              6.598334   data required time
---------------------------------------------------------------------------------------------
                                              6.598334   data required time
                                             -6.982257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383923   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003144    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070046    0.000022    5.690022 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034885    0.351090    6.041112 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.034885    0.000015    6.041127 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002431    0.036857    0.341217    6.382344 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036857    0.000020    6.382364 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015629    0.035197    0.099186    6.481550 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.035226    0.000879    6.482429 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055087    0.196151    0.487630    6.970059 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.196500    0.006950    6.977009 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              6.977009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.563063    6.590645   library hold time
                                              6.590645   data required time
---------------------------------------------------------------------------------------------
                                              6.590645   data required time
                                             -6.977009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386364   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003053    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070044    0.000021    5.690022 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.034849    0.351032    6.041053 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.034849    0.000014    6.041068 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036831    0.341151    6.382218 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036831    0.000021    6.382239 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015924    0.035623    0.099537    6.481777 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.035651    0.000860    6.482636 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055374    0.197226    0.488033    6.970670 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.197602    0.007195    6.977865 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              6.977865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.562772    6.590354   library hold time
                                              6.590354   data required time
---------------------------------------------------------------------------------------------
                                              6.590354   data required time
                                             -6.977865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387510   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003387    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070058    0.000028    5.440028 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001887    0.034994    0.351270    5.791298 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.034994    0.000015    5.791313 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002611    0.037372    0.342283    6.133596 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.037372    0.000021    6.133617 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.038622    0.047118    0.109151    6.242769 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.047969    0.004767    6.247536 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040481    0.150568    0.459758    6.707294 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.150665    0.003321    6.710615 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              6.710615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292564    6.320147   library hold time
                                              6.320147   data required time
---------------------------------------------------------------------------------------------
                                              6.320147   data required time
                                             -6.710615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390468   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003592    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070059    0.000028    5.690029 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002802    0.038041    0.356499    6.046527 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.038041    0.000030    6.046557 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005091    0.046342    0.355365    6.401923 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.046342    0.000083    6.402005 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.026407    0.047418    0.113861    6.515867 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.047727    0.002876    6.518743 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044137    0.161767    0.467172    6.985915 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.161997    0.005163    6.991078 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              6.991078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572177    6.599759   library hold time
                                              6.599759   data required time
---------------------------------------------------------------------------------------------
                                              6.599759   data required time
                                             -6.991078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391319   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002667    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070031    0.000015    5.690015 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003591    0.041676    0.361000    6.051015 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.041676    0.000045    6.051060 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003312    0.040348    0.348702    6.399762 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.040348    0.000040    6.399802 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038294    0.062093    0.122957    6.522759 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.062534    0.004013    6.526772 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040551    0.150785    0.465183    6.991955 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.150903    0.003641    6.995595 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              6.995595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.575107    6.602689   library hold time
                                              6.602689   data required time
---------------------------------------------------------------------------------------------
                                              6.602689   data required time
                                             -6.995595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392907   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002875    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070038    0.000018    5.690018 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003287    0.040189    0.359266    6.049284 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.040189    0.000038    6.049322 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003559    0.041594    0.349579    6.398901 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.041594    0.000043    6.398944 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033739    0.056412    0.119091    6.518035 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.056789    0.003515    6.521550 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043361    0.159351    0.468867    6.990417 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.159540    0.004662    6.995079 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              6.995079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.572825    6.600408   library hold time
                                              6.600408   data required time
---------------------------------------------------------------------------------------------
                                              6.600408   data required time
                                             -6.995079   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394671   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003344    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070052    0.000025    5.690025 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002732    0.037750    0.356095    6.046120 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.037750    0.000031    6.046151 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003758    0.042473    0.349736    6.395887 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.042473    0.000042    6.395929 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.026802    0.037568    0.103751    6.499680 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.038049    0.003093    6.502772 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052209    0.187790    0.481114    6.983887 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.188172    0.007068    6.990955 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              6.990955   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.565263    6.592845   library hold time
                                              6.592845   data required time
---------------------------------------------------------------------------------------------
                                              6.592845   data required time
                                             -6.990955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398110   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002876    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070037    0.000018    5.690018 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003246    0.039995    0.359027    6.049046 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.039995    0.000037    6.049082 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003505    0.041320    0.349200    6.398282 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.041320    0.000041    6.398323 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031908    0.054211    0.116988    6.515311 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.054636    0.003642    6.518953 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045899    0.167060    0.473651    6.992604 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.167288    0.005220    6.997825 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              6.997825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.570779    6.598361   library hold time
                                              6.598361   data required time
---------------------------------------------------------------------------------------------
                                              6.598361   data required time
                                             -6.997825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399464   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003277    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070053    0.000025    5.440025 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001906    0.035063    0.351378    5.791403 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035063    0.000015    5.791419 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003084    0.039345    0.345012    6.136431 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.039345    0.000032    6.136463 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.040570    0.048956    0.111076    6.247539 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.049887    0.005081    6.252620 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042657    0.157054    0.465609    6.718229 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.157153    0.003424    6.721653 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              6.721653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292580    6.320162   library hold time
                                              6.320162   data required time
---------------------------------------------------------------------------------------------
                                              6.320162   data required time
                                             -6.721653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401491   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002977    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070041    0.000020    5.440020 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001975    0.035308    0.351766    5.791785 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035308    0.000016    5.791801 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002645    0.037472    0.342590    6.134391 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037472    0.000022    6.134414 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046866    0.054108    0.114591    6.249005 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.055122    0.005608    6.254613 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041263    0.152846    0.464195    6.718808 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.152945    0.003383    6.722191 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              6.722191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292570    6.320152   library hold time
                                              6.320152   data required time
---------------------------------------------------------------------------------------------
                                              6.320152   data required time
                                             -6.722191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402039   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002856    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070033    0.000016    5.440016 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002692    0.037586    0.355859    5.795875 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.037586    0.000031    5.795906 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002810    0.038110    0.344361    6.140267 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.038110    0.000025    6.140292 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.038932    0.047304    0.109785    6.250077 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.048153    0.004768    6.254845 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042409    0.156343    0.464366    6.719211 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.156449    0.003539    6.722750 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              6.722750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292578    6.320160   library hold time
                                              6.320160   data required time
---------------------------------------------------------------------------------------------
                                              6.320160   data required time
                                             -6.722750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402589   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003413    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070048    0.000023    5.690023 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003060    0.039154    0.357973    6.047996 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.039154    0.000036    6.048032 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002602    0.037335    0.343735    6.391768 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037335    0.000023    6.391790 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017882    0.037464    0.102365    6.494155 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.037501    0.001012    6.495167 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056223    0.200118    0.489950    6.985117 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.200609    0.008236    6.993353 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              6.993353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.561978    6.589560   library hold time
                                              6.589560   data required time
---------------------------------------------------------------------------------------------
                                              6.589560   data required time
                                             -6.993353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403793   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003415    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070051    0.000024    5.440024 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001854    0.034876    0.351077    5.791102 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034876    0.000015    5.791117 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003203    0.039902    0.345624    6.136740 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.039902    0.000035    6.136775 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047119    0.054083    0.115870    6.252645 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.054868    0.004964    6.257609 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044142    0.161517    0.470759    6.728368 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.161636    0.003780    6.732148 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              6.732148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292591    6.320173   library hold time
                                              6.320173   data required time
---------------------------------------------------------------------------------------------
                                              6.320173   data required time
                                             -6.732148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411974   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003709    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070071    0.000033    5.690033 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002330    0.036570    0.353806    6.043840 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036570    0.000021    6.043861 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002603    0.037344    0.342805    6.386666 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.037344    0.000021    6.386687 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.014911    0.028481    0.092511    6.479199 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.028506    0.000728    6.479927 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.064631    0.225805    0.506133    6.986060 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.226388    0.009489    6.995550 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              6.995550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.555168    6.582750   library hold time
                                              6.582750   data required time
---------------------------------------------------------------------------------------------
                                              6.582750   data required time
                                             -6.995550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412799   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003239    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070051    0.000024    5.690024 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002364    0.036690    0.353992    6.044016 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036690    0.000022    6.044038 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002369    0.037598    0.341518    6.385557 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.037598    0.000008    6.385565 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018536    0.031691    0.096269    6.481833 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.031752    0.001177    6.483010 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.065732    0.230047    0.507853    6.990863 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.231047    0.012400    7.003263 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              7.003263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.553938    6.581520   library hold time
                                              6.581520   data required time
---------------------------------------------------------------------------------------------
                                              6.581520   data required time
                                             -7.003263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421744   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004203    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070070    0.000033    5.440033 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003310    0.040292    0.359403    5.799436 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.040292    0.000045    5.799481 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002850    0.038265    0.345563    6.145044 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.038265    0.000025    6.145069 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.050138    0.056904    0.116991    6.262060 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.058038    0.006090    6.268150 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043576    0.159804    0.470759    6.738909 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.159915    0.003647    6.742556 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              6.742556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292587    6.320168   library hold time
                                              6.320168   data required time
---------------------------------------------------------------------------------------------
                                              6.320168   data required time
                                             -6.742556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422387   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003895    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070079    0.000037    5.440037 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002430    0.036866    0.354380    5.794417 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.036866    0.000024    5.794441 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003235    0.040033    0.346524    6.140965 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.040033    0.000036    6.141000 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.057652    0.063558    0.122027    6.263027 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.064748    0.006635    6.269662 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043447    0.159484    0.472885    6.742548 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.159599    0.003701    6.746249 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              6.746249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292586    6.320168   library hold time
                                              6.320168   data required time
---------------------------------------------------------------------------------------------
                                              6.320168   data required time
                                             -6.746249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.426081   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003202    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070051    0.000024    5.440024 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002782    0.037960    0.356386    5.796410 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.037960    0.000031    5.796441 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002917    0.038572    0.345105    6.141546 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038572    0.000029    6.141575 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.058750    0.064484    0.122162    6.263737 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.065685    0.006716    6.270453 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044417    0.162381    0.475618    6.746071 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.162501    0.003829    6.749900 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              6.749900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292593    6.320175   library hold time
                                              6.320175   data required time
---------------------------------------------------------------------------------------------
                                              6.320175   data required time
                                             -6.749900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.429725   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003807    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150062    0.000029    6.510029 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011287    0.050523    0.117404    6.627433 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.050525    0.000377    6.627810 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.094402    0.089570    0.168619    6.796430 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.089845    0.003831    6.800261 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              6.800261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.336149    6.363731   library hold time
                                              6.363731   data required time
---------------------------------------------------------------------------------------------
                                              6.363731   data required time
                                             -6.800261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436529   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003081    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070045    0.000022    5.690022 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002258    0.036315    0.353390    6.043412 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.036315    0.000012    6.043424 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004578    0.044448    0.352614    6.396037 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.044448    0.000076    6.396113 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014269    0.027911    0.094593    6.490707 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.027933    0.000693    6.491400 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    0.241510    0.516123    7.007522 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.242396    0.012053    7.019576 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              7.019576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.550940    6.578522   library hold time
                                              6.578522   data required time
---------------------------------------------------------------------------------------------
                                              6.578522   data required time
                                             -7.019576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.441053   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002754    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070036    0.000017    5.440018 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001844    0.034842    0.351017    5.791034 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.034842    0.000015    5.791049 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003310    0.040418    0.346224    6.137273 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.040418    0.000037    6.137310 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.017167    0.030762    0.096072    6.233381 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.030795    0.000865    6.234246 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070425    0.244124    0.518963    6.753209 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.244954    0.011727    6.764935 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              6.764935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292792    6.320374   library hold time
                                              6.320374   data required time
---------------------------------------------------------------------------------------------
                                              6.320374   data required time
                                             -6.764935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444561   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003985    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070079    0.000038    5.440038 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005206    0.046538    0.367868    5.807906 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.046538    0.000097    5.808002 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003890    0.042629    0.353461    6.161464 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.042629    0.000054    6.161518 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016823    0.030514    0.096410    6.257928 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.030568    0.001084    6.259013 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075726    0.255712    0.530078    6.789090 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.257043    0.013754    6.802844 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              6.802844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.292821    6.320403   library hold time
                                              6.320403   data required time
---------------------------------------------------------------------------------------------
                                              6.320403   data required time
                                             -6.802844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482441   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003482    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090051    0.000024    6.300024 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003134    0.039566    0.366152    6.666176 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.039566    0.000039    6.666215 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017790    0.069859    0.121600    6.787815 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.069867    0.000751    6.788566 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.072426    0.108849    0.103452    6.892018 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.108932    0.002351    6.894368 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              6.894368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000589    5.754761 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.161010    5.915771 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.011811    5.927582 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.027582   clock uncertainty
                                  0.000000    6.027582   clock reconvergence pessimism
                                  0.293343    6.320925   library hold time
                                              6.320925   data required time
---------------------------------------------------------------------------------------------
                                              6.320925   data required time
                                             -6.894368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573443   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006219    4.822851 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.086834    4.909685 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000580    4.910265 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013523    0.060360    0.244086    5.154351 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.060360    0.000236    5.154587 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.075802    0.138624    5.293211 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.075836    0.001398    5.294609 v wbs_ack_o (out)
                                              5.294609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.294609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.994609   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.027214    0.036540    1.835648    6.809175 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.036540    0.002154    6.811329 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190951    0.075530    0.128699    6.940028 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.075582    0.001709    6.941737 v wbs_dat_o[15] (out)
                                              6.941737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.941737   data arrival time
---------------------------------------------------------------------------------------------
                                              2.401737   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.034555    0.037578    1.838451    6.811978 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037578    0.002954    6.814932 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190837    0.075475    0.129164    6.944096 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.075522    0.001624    6.945721 v wbs_dat_o[14] (out)
                                              6.945721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.945721   data arrival time
---------------------------------------------------------------------------------------------
                                              2.405720   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.035899    0.037688    1.838888    6.812414 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.037688    0.003379    6.815794 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.075652    0.129140    6.944933 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.075712    0.001835    6.946769 v wbs_dat_o[13] (out)
                                              6.946769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.946769   data arrival time
---------------------------------------------------------------------------------------------
                                              2.406769   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040692    0.038766    1.840537    6.814063 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.038766    0.004333    6.818397 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190446    0.075584    0.129807    6.948204 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.075608    0.001209    6.949413 v wbs_dat_o[12] (out)
                                              6.949413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.949413   data arrival time
---------------------------------------------------------------------------------------------
                                              2.409413   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.043304    0.039220    1.841293    6.814819 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.039252    0.005353    6.820173 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191565    0.076330    0.129404    6.949577 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.076431    0.002344    6.951921 v wbs_dat_o[9] (out)
                                              6.951921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.951921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.411922   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.045835    0.040263    1.842315    6.815841 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.040263    0.005220    6.821061 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.075533    0.130308    6.951369 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.075580    0.001627    6.952996 v wbs_dat_o[10] (out)
                                              6.952996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.952996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412996   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046415    0.040103    1.842387    6.815913 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.040188    0.005798    6.821711 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.075617    0.130219    6.951931 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.075672    0.001752    6.953682 v wbs_dat_o[11] (out)
                                              6.953682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.953682   data arrival time
---------------------------------------------------------------------------------------------
                                              2.413682   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052597    0.041157    1.842953    6.816480 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.043946    0.007635    6.824115 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190847    0.075489    0.131783    6.955898 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.075536    0.001624    6.957523 v wbs_dat_o[20] (out)
                                              6.957523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.957523   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417523   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051671    0.042339    1.843759    6.817286 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.042961    0.007303    6.824589 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191064    0.075602    0.131281    6.955869 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.075661    0.001813    6.957682 v wbs_dat_o[6] (out)
                                              6.957682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.957682   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417682   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051793    0.042140    1.843959    6.817486 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.042600    0.007060    6.824546 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190657    0.076233    0.131998    6.956544 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.076263    0.001335    6.957880 v wbs_dat_o[8] (out)
                                              6.957880   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.957880   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417879   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052933    0.042593    1.844217    6.817743 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.043218    0.007464    6.825207 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.076015    0.132251    6.957458 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.076036    0.001148    6.958606 v wbs_dat_o[7] (out)
                                              6.958606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.958606   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418606   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.054565    0.041246    1.844062    6.817589 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.043839    0.007583    6.825172 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.075637    0.131668    6.956840 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.075696    0.001814    6.958654 v wbs_dat_o[25] (out)
                                              6.958654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.958654   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418654   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057285    0.042773    1.844122    6.817649 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.046751    0.006984    6.824633 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.075494    0.132936    6.957569 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.075540    0.001624    6.959193 v wbs_dat_o[22] (out)
                                              6.959193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.959193   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419193   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055844    0.042860    1.844238    6.817765 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.045527    0.007703    6.825468 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191011    0.075595    0.132297    6.957765 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.075657    0.001843    6.959608 v wbs_dat_o[17] (out)
                                              6.959608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.959608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419608   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062410    0.047158    1.849950    6.823477 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.047158    0.002710    6.826187 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191454    0.076228    0.132785    6.958972 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.076312    0.002137    6.961109 v wbs_dat_o[26] (out)
                                              6.961109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961109   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421109   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057786    0.044273    1.845768    6.819294 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.045740    0.008193    6.827488 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190938    0.075522    0.132544    6.960032 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.075569    0.001625    6.961657 v wbs_dat_o[4] (out)
                                              6.961657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961657   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421657   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060198    0.045618    1.845533    6.819060 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.048242    0.007556    6.826615 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.075508    0.133558    6.960174 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.075555    0.001625    6.961799 v wbs_dat_o[16] (out)
                                              6.961799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961799   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421798   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058233    0.043961    1.845708    6.819235 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.045935    0.008029    6.827264 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.076069    0.133348    6.960613 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.076093    0.001210    6.961823 v wbs_dat_o[5] (out)
                                              6.961823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961823   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421822   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058696    0.046658    1.844738    6.818264 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.052547    0.006729    6.824993 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.075422    0.135415    6.960408 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.075459    0.001459    6.961867 v wbs_dat_o[19] (out)
                                              6.961867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961867   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421867   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060763    0.045798    1.845580    6.819107 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.048710    0.007469    6.826575 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190844    0.075496    0.133740    6.960315 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.075543    0.001624    6.961940 v wbs_dat_o[18] (out)
                                              6.961940   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961940   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421940   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065424    0.048524    1.851062    6.824589 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.048524    0.002676    6.827265 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.075689    0.133755    6.961020 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.075720    0.001334    6.962354 v wbs_dat_o[21] (out)
                                              6.962354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.962354   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422354   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070824    0.050614    1.853461    6.826987 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.050614    0.002923    6.829911 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.075687    0.134299    6.964210 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.075759    0.001994    6.966204 v wbs_dat_o[0] (out)
                                              6.966204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966204   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426204   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070536    0.050572    1.852848    6.826375 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.050572    0.003979    6.830353 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190964    0.075538    0.134537    6.964890 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.075585    0.001624    6.966515 v wbs_dat_o[3] (out)
                                              6.966515   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966515   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426515   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071490    0.050591    1.853545    6.827072 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.050591    0.003709    6.830780 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190704    0.075454    0.134477    6.965258 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.075501    0.001623    6.966881 v wbs_dat_o[2] (out)
                                              6.966881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966881   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426881   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058796    0.046657    1.844427    6.817954 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.053065    0.011519    6.829473 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191721    0.076391    0.135149    6.964622 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.076489    0.002304    6.966927 v wbs_dat_o[24] (out)
                                              6.966927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966927   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072518    0.051340    1.853630    6.827157 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.051340    0.003514    6.830670 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190886    0.075534    0.134763    6.965433 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.075586    0.001708    6.967142 v wbs_dat_o[27] (out)
                                              6.967142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.967142   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427142   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058948    0.046699    1.844574    6.818100 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.052512    0.012550    6.830651 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191046    0.075612    0.135200    6.965851 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.075671    0.001813    6.967664 v wbs_dat_o[29] (out)
                                              6.967664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.967664   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427664   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063013    0.047758    1.845383    6.818910 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.055883    0.012980    6.831891 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191124    0.076102    0.136352    6.968242 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.076178    0.002050    6.970292 v wbs_dat_o[28] (out)
                                              6.970292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970292   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430292   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078301    0.053574    1.856424    6.829951 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.053574    0.002873    6.832824 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.076009    0.136489    6.969313 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.076031    0.001148    6.970460 v wbs_dat_o[1] (out)
                                              6.970460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970460   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430460   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063731    0.047946    1.845492    6.819018 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.056644    0.013106    6.832125 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.075624    0.137159    6.969284 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.075648    0.001210    6.970494 v wbs_dat_o[23] (out)
                                              6.970494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970494   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430494   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067620    0.048762    1.845741    6.819267 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.060402    0.016847    6.836114 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.075571    0.138402    6.974516 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.075630    0.001810    6.976326 v wbs_dat_o[31] (out)
                                              6.976326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.976326   data arrival time
---------------------------------------------------------------------------------------------
                                              2.436326   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062797    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007957    4.657957 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675    4.816632 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533    4.817165 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145676    4.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010686    4.973526 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071226    0.050050    1.845967    6.819493 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.064101    0.018296    6.837789 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191162    0.075697    0.139897    6.977686 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.075764    0.001927    6.979613 v wbs_dat_o[30] (out)
                                              6.979613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.979613   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439614   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002605    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000024    0.000011   17.150009 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007872    0.036485    0.057888   17.207897 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.036486    0.000211   17.208109 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004582    0.022699    0.032458   17.240566 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.022699    0.000027   17.240593 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.240593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062797    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.008794    5.578794 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.175377    5.754172 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006875    5.761046 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.095974    5.857021 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000641    5.857662 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.957662   clock uncertainty
                                  0.000000    5.957662   clock reconvergence pessimism
                                  0.194400    6.152062   library removal time
                                              6.152062   data required time
---------------------------------------------------------------------------------------------
                                              6.152062   data required time
                                            -17.240593   data arrival time
---------------------------------------------------------------------------------------------
                                             11.088531   slack (MET)



