Project Information                              f:\files\freezing-cpu\alu.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/29/2021 14:25:05

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


ALU


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

alu       EPM7096LC68-7    31       16       0      88      54          91 %
alu1      EPM7096LC68-7    29       12       0      91      41          94 %
alu2      EPM7096LC68-7    19       4        0      55      53          57 %
alu3      EPM7064LC44-7    10       4        0      26      39          40 %

TOTAL:                     89       36       0      260     187         73 %

User Pins:                 19       10       0  



Project Information                              f:\files\freezing-cpu\alu.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                              f:\files\freezing-cpu\alu.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'Y7'
Connect: {alu@14,       alu1@24,      alu2@33}

For node name 'S2'
Connect: {alu@49,       alu1@10}

For node name 'S1'
Connect: {alu@40,       alu1@54}

For node name 'S0'
Connect: {alu@54,       alu1@40}

Connect: {alu2@37,      alu@42}

For node name 'X1'
Connect: {alu2@20,      alu1@8,       alu3@12,      alu@64}

For node name 'X0'
Connect: {alu2@8,       alu1@9,       alu3@5,       alu@4}

For node name 'Y4'
Connect: {alu2@4,       alu1@29,      alu3@20,      alu@55}

For node name 'Y3'
Connect: {alu2@23,      alu1@49,      alu3@11,      alu@15}

For node name 'X2'
Connect: {alu2@22,      alu1@23,      alu3@6,       alu@30}

For node name 'Y5'
Connect: {alu2@18,      alu1@36,      alu@65}

For node name 'X3'
Connect: {alu2@12,      alu1@51,      alu3@4,       alu@28}

For node name 'Y1'
Connect: {alu2@10,      alu1@22,      alu3@8,       alu@7}

For node name 'Y0'
Connect: {alu2@13,      alu1@44,      alu3@7,       alu@8}

For node name 'X4'
Connect: {alu2@7,       alu1@32,      alu@68}

For node name 'Y2'
Connect: {alu2@9,       alu1@5,       alu3@9,       alu@5}

Connect: {alu@50,       alu2@30}

For node name 'X5'
Connect: {alu2@15,      alu1@27,      alu@25}

Connect: {alu3@25,      alu2@19}

Connect: {alu2@49,      alu3@21}

For node name 'Y6'
Connect: {alu2@5,       alu1@52,      alu@17}

For node name 'X6'
Connect: {alu2@17,      alu1@55,      alu@19}

Connect: {alu2@46,      alu@44}

Connect: {alu3@26,      alu@41,       alu2@14}

Connect: {alu@36,       alu2@28}

For node name 'X7'
Connect: {alu@46,       alu1@25}

For node name '~2222~1'
Connect: {alu@13,       alu1@12}

For node name '~1988~1'
Connect: {alu@62,       alu1@50}

For node name '~1993~1'
Connect: {alu@47,       alu1@18}

Connect: {alu1@56,      alu@39}

Connect: {alu1@61,      alu@59}

Connect: {alu1@60,      alu@27}

Connect: {alu1@62,      alu@56}

Connect: {alu1@37,      alu@57}

For node name '~1485~1'
Connect: {alu1@59,      alu@60}

Connect: {alu2@39,      alu@37}

Connect: {alu@52,       alu1@41}

Connect: {alu3@37,      alu@45}

Connect: {alu3@36,      alu1@42}

For node name '~2201~1'
Connect: {alu@23,       alu1@15}

For node name '~1478~1'
Connect: {alu@61,       alu1@17}

For node name '~795~1'
Connect: {alu1@13,      alu@24}

For node name '~2243~1'
Connect: {alu@33,       alu1@33}

For node name '~2264~1'
Connect: {alu@22,       alu1@30}

For node name '~2285~1'
Connect: {alu@12,       alu1@28}


Project Information                              f:\files\freezing-cpu\alu.rpt

** FILE HIERARCHY **



|lpm_add_sub:467|
|lpm_add_sub:467|addcore:adder|
|lpm_add_sub:467|addcore:adder|addcore:adder1|
|lpm_add_sub:467|addcore:adder|addcore:adder0|
|lpm_add_sub:467|altshift:result_ext_latency_ffs|
|lpm_add_sub:467|altshift:carry_ext_latency_ffs|
|lpm_add_sub:467|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:679|
|lpm_add_sub:679|addcore:adder|
|lpm_add_sub:679|altshift:result_ext_latency_ffs|
|lpm_add_sub:679|altshift:carry_ext_latency_ffs|
|lpm_add_sub:679|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:926|
|lpm_add_sub:926|addcore:adder|
|lpm_add_sub:926|addcore:adder|addcore:adder1|
|lpm_add_sub:926|addcore:adder|addcore:adder0|
|lpm_add_sub:926|altshift:result_ext_latency_ffs|
|lpm_add_sub:926|altshift:carry_ext_latency_ffs|
|lpm_add_sub:926|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1142|
|lpm_add_sub:1142|addcore:adder|
|lpm_add_sub:1142|addcore:adder|addcore:adder1|
|lpm_add_sub:1142|addcore:adder|addcore:adder0|
|lpm_add_sub:1142|altshift:result_ext_latency_ffs|
|lpm_add_sub:1142|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1142|altshift:oflow_ext_latency_ffs|
|lpm_mult:1323|
|lpm_mult:1323|multcore:mult_core|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder2|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder1|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:result_ext_latency_ffs|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:carry_ext_latency_ffs|
|lpm_mult:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|altshift:oflow_ext_latency_ffs|
|lpm_mult:1323|altshift:external_latency_ffs|


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

***** Logic for device 'alu' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** ERROR SUMMARY **

Info: Chip 'alu' in device 'EPM7096LC68-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'alu' in device 'EPM7096LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                 
              A                                            ~  ~  
              L                 V                          1  1  
              U                 C                       V  9  4  
              O                 C                       C  8  7  
              U        G        I  G  G     G  G        C  8  8  
              T  Y  Y  N  Y  X  N  N  N  X  N  N  Y  X  I  ~  ~  
              5  0  1  D  2  0  T  D  D  4  D  D  5  1  O  1  1  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
 ALUOUT4 | 10                                                  60 | ~1485~1 
   VCCIO | 11                                                  59 | ~PIN008 
 ~2285~1 | 12                                                  58 | GND 
 ~2222~1 | 13                                                  57 | ~PIN011 
      Y7 | 14                                                  56 | ~PIN010 
      Y3 | 15                                                  55 | Y4 
     GND | 16                                                  54 | S0 
      Y6 | 17                                                  53 | VCCIO 
RESERVED | 18                  EPM7096LC68-7                   52 | ~PIN016 
      X6 | 19                                                  51 | RESERVED 
      CF | 20                                                  50 | ~PIN004 
   VCCIO | 21                                                  49 | S2 
 ~2264~1 | 22                                                  48 | GND 
 ~2201~1 | 23                                                  47 | ~1993~1 
  ~795~1 | 24                                                  46 | X7 
      X5 | 25                                                  45 | ~PIN014 
     GND | 26                                                  44 | ~PIN013 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              ~  X  A  X  V  A  ~  G  V  ~  ~  G  ~  S  ~  ~  V  
              P  3  L  2  C  L  2  N  C  P  P  N  P  1  P  P  C  
              I     U     C  U  2  D  C  I  I  D  I     I  I  C  
              N     O     I  O  4     I  N  N     N     N  N  I  
              0     U     O  U  3     N  0  0     0     0  0  O  
              0     T        T  ~     T  0  1     0     0  0     
              9     6        7  1        6  2     7     3  1     
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)   8/ 8(100%)  12/16( 75%)  29/36( 80%) 
B:    LC17 - LC32    15/16( 93%)   7/ 8( 87%)   6/16( 37%)  31/36( 86%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)  16/16(100%)  32/36( 88%) 
E:    LC65 - LC80    15/16( 93%)   7/ 8( 87%)  16/16(100%)  28/36( 77%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)  16/16(100%)  25/36( 69%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            46/48     ( 95%)
Total logic cells used:                         88/96     ( 91%)
Total shareable expanders used:                 54/96     ( 56%)
Total Turbo logic cells used:                   88/96     ( 91%)
Total shareable expanders not available (n/a):  28/96     ( 29%)
Average fan-in:                                  6.77
Total fan-in:                                   596

Total input pins required:                      31
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     88
Total flipflops required:                        0
Total product terms required:                  342
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          45

Synthesized logic cells:                        42/  96   ( 43%)



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  42   (59)  (D)      INPUT    s          0      0   0    0    0    0    2  ~PIN001
  41   (57)  (D)      INPUT    s          0      0   0    0    0    0    1  ~PIN003
  39   (53)  (D)      INPUT    s          0      0   0    0    0    0    5  ~PIN007
  59   (86)  (F)      INPUT    s          0      0   0    0    0    0    2  ~PIN008
  27   (43)  (C)      INPUT    s          0      0   0    0    0    0    2  ~PIN009
  56   (81)  (F)      INPUT    s          0      0   0    0    0    0    2  ~PIN010
  57   (84)  (F)      INPUT    s          0      0   0    0    0    0    5  ~PIN011
  37   (51)  (D)      INPUT    s          0      0   0    0    0    1    0  ~PIN012
  44   (61)  (D)      INPUT    s          0      0   0    0    0    0    1  ~PIN013
  45   (64)  (D)      INPUT    s          0      0   0    0    0    0    1  ~PIN014
  54   (77)  (E)      INPUT               0      0   0    0    0   14   51  S0
  40   (56)  (D)      INPUT               0      0   0    0    0   14   52  S1
  49   (69)  (E)      INPUT               0      0   0    0    0   14   52  S2
   4   (16)  (A)      INPUT               0      0   0    0    0    3   11  X0
  64   (94)  (F)      INPUT               0      0   0    0    0    1    6  X1
  30   (37)  (C)      INPUT               0      0   0    0    0    1    6  X2
  28   (41)  (C)      INPUT               0      0   0    0    0    1    6  X3
  68      -   -       INPUT               0      0   0    0    0    2   18  X4
  25   (45)  (C)      INPUT               0      0   0    0    0    1   14  X5
  19   (24)  (B)      INPUT               0      0   0    0    0    1    8  X6
  46   (65)  (E)      INPUT               0      0   0    0    0    1    5  X7
   8    (9)  (A)      INPUT               0      0   0    0    0    3    8  Y0
   7   (12)  (A)      INPUT               0      0   0    0    0    2    8  Y1
   5   (14)  (A)      INPUT               0      0   0    0    0    2    8  Y2
  15   (29)  (B)      INPUT               0      0   0    0    0    1    5  Y3
  55   (80)  (E)      INPUT               0      0   0    0    0    1   12  Y4
  65   (96)  (F)      INPUT               0      0   0    0    0    0   10  Y5
  17   (27)  (B)      INPUT               0      0   0    0    0    1    9  Y6
  14   (32)  (B)      INPUT               0      0   0    0    0    1    4  Y7
  24   (48)  (C)      INPUT    s          0      0   0    0    0    1    1  ~795~1
  60   (88)  (F)      INPUT    s          0      0   0    0    0    1    4  ~1485~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  10      6    A     OUTPUT      t        1      0   0    3    2    0    0  ALUOUT4
   9      8    A     OUTPUT      t        1      0   0    3    2    0    0  ALUOUT5
  29     40    C     OUTPUT      t        6      0   0    6    4    0    0  ALUOUT6
  32     35    C     OUTPUT      t        2      1   1    4    3    0    0  ALUOUT7
  20     21    B     OUTPUT      t        2      2   0    4    3    0    0  CF
  50     72    E     OUTPUT    s t       10      1   1   10    1    0    0  ~PIN004
  36     49    D     OUTPUT    s t        6      1   1    7    2    0    0  ~PIN006
  52     75    E     OUTPUT      t        1      1   0    4    1    0    1  ~PIN016
  61     89    F     OUTPUT    s t        0      0   0    3    0    4    0  ~1478~1
  62     92    F     OUTPUT    s t        0      0   0    5    1    2    4  ~1988~1
  47     67    E     OUTPUT    s t        1      1   0    3    1    1    2  ~1993~1
  23     17    B     OUTPUT    s t        4      3   1    3    6    2    2  ~2201~1
  13      1    A     OUTPUT    s t        2      1   1    3    5    2    2  ~2222~1
  33     33    C     OUTPUT    s t        4      3   1    3    6    1    0  ~2243~1
  22     19    B     OUTPUT    s t        4      3   1    3    6    1    0  ~2264~1
  12      4    A     OUTPUT    s t        4      3   1    3    6    1    0  ~2285~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (42)    59    D       SOFT      t        2      2   0    1    8    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|cout_node
   -     44    C       SOFT    s t        1      1   0    5    3    0    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gn7~1
   -     76    E       SOFT      t        1      1   0    5    2    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs4
 (44)    61    D       SOFT      t        1      1   0    5    2    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs5
   -     62    D       SOFT      t        2      1   1    7    6    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp1
   -     58    D       SOFT      t        2      1   1    5    7    0    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp2
   -     52    D       SOFT      t        1      1   0    4    2    0    5  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps4
 (39)    53    D       SOFT      t        1      1   0    4    2    0    6  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps5
 (37)    51    D       SOFT      t        0      0   0    1    2    2    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node4
 (41)    57    D       SOFT      t        2      1   1    6    5    2    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node5
   -     60    D       SOFT      t        2      1   0    1    5    2    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node6
   -     50    D       SOFT      t        2      2   0    1    8    1    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node7
   -     18    B       SOFT    s t        2      1   0    4    3    2    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder1|~239~1
   -     74    E       SOFT      t        1      1   0    4    1    0    3  |LPM_ADD_SUB:467|datab_node4
 (40)    56    D       SOFT      t        1      1   0    4    1    0    3  |LPM_ADD_SUB:467|datab_node5
 (27)    43    C       SOFT      t        1      1   0    4    1    0    4  |LPM_ADD_SUB:467|datab_node6
   -     90    F       SOFT      t        2      2   0    6    0    0    1  |LPM_ADD_SUB:679|addcore:adder|g2cp2
   -     91    F       SOFT      t        4      3   0    8    0    0    4  |LPM_ADD_SUB:679|addcore:adder|g4
   -     93    F       SOFT      t        6      5   0   10    1    0    1  |LPM_ADD_SUB:679|addcore:adder|result_node4
   -     95    F       SOFT      t        7      6   0   12    1    0    1  |LPM_ADD_SUB:679|addcore:adder|result_node5
 (65)    96    F       SOFT      t        9      7   1   14    1    1    0  |LPM_ADD_SUB:679|addcore:adder|result_node6
   -     85    F       SOFT      t        9      7   0   16    2    1    0  |LPM_ADD_SUB:679|addcore:adder|result_node7
   -     26    B       SOFT      t        0      0   0    7    1    0    4  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|g4
   -     82    F       SOFT      t        0      0   0    4    1    0    5  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps4
 (59)    86    F       SOFT      t        0      0   0    4    1    0    4  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps5
   -     28    B       SOFT      t        0      0   0    0    2    1    2  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node4
 (18)    25    B       SOFT      t        0      0   0    0    3    1    2  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node5
   -     31    B       SOFT      t        0      0   0    7    4    2    1  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node6
 (15)    29    B       SOFT      t        0      0   0    0    5    1    2  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node7
 (19)    24    B       SOFT      t        0      0   0    0    6    1    1  |LPM_ADD_SUB:926|addcore:adder|addcore:adder1|result_node0
 (55)    80    E       SOFT      t        2      1   1    5    3    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|cout_node
   -     87    F       SOFT      t        0      0   0    4    1    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs4
 (60)    88    F       SOFT      t        0      0   0    4    1    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs5
   -     39    C       SOFT      t        2      1   0    4    2    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs6
 (64)    94    F       SOFT      t        0      0   0    5    2    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp1
   -     54    D       SOFT      t        1      0   1    5    3    0    2  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp2
   -     79    E       SOFT      t        1      1   0    5    2    1    2  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node4
 (46)    65    E       SOFT      t        1      0   1    5    3    1    2  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node5
 (49)    69    E       SOFT      t        2      1   1    5    3    2    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node6
   -     68    E       SOFT      t        2      1   1    5    3    1    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node7
   -     70    E       SOFT      t        0      0   0    0    2    1    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder1|result_node0
   -     83    F       SOFT    s t        1      0   1    7    0    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~2
 (57)    84    F       SOFT    s t        1      0   1    7    0    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~3
   -     78    E       SOFT    s t        1      0   1    7    0    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~2
   -     11    A       SOFT      t        2      0   0    2    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|result_node5
 (30)    37    C      LCELL    s t        1      1   0    4    1    0    1  ~1655~1~2
 (28)    41    C      LCELL    s t        2      1   1    4    2    1    2  ~1655~1
 (51)    73    E      LCELL    s t        1      1   0    3    1    0    4  ~1823~1
 (56)    81    F       SOFT    s t        0      0   0    3    1    0    2  ~1841~1
   -     42    C      LCELL    s t        1      1   0    4    1    0    7  ~1844~1
   -     46    C       SOFT    s t        0      0   0    4    1    0    1  ~1864~1
   -     47    C      LCELL    s t        2      1   1    5    1    0    1  ~1865~1~2
 (24)    48    C      LCELL    s t        1      1   0    4    2    0    1  ~1865~1~3
 (25)    45    C      LCELL    s t        2      1   1    5    2    0   13  ~1865~1
   -     63    D      LCELL    s t        2      1   1    4    1    0    9  ~1888~1
 (45)    64    D      LCELL    s t        2      1   1    4    1    0   11  ~1909~1
 (17)    27    B      LCELL    s t        0      0   0    1    1    0    2  ~2012~1
 (54)    77    E       SOFT    s t        0      0   0    3    1    0    1  ~2032~1
   -     38    C      LCELL    s t        2      1   0    4    1    0    5  ~2033~1
   -     34    C      LCELL    s t        1      1   0    4    1    0    2  ~2054~1
   -     55    D      LCELL    s t        1      1   0    4    1    0    4  ~2075~1
   -     66    E      LCELL    s t        1      1   0    4    1    0    4  ~2096~1
   -     22    B      LCELL    s t        2      2   0    3    3    1    0  ~2201~1~2
   -      7    A      LCELL    s t        2      1   1    3    4    0    1  ~2222~1~2
   -      5    A      LCELL    s t        1      1   0    3    3    1    0  ~2222~1~3
   -     36    C      LCELL    s t        2      2   0    3    3    1    0  ~2243~1~2
   -     30    B      LCELL    s t        2      2   0    3    3    1    0  ~2264~1~2
   -      2    A      LCELL    s t        2      2   0    3    3    1    0  ~2285~1~2
  (8)     9    A       SOFT    s t        1      0   1    5    4    1    0  ~2432~1
   -      3    A       SOFT    s t        1      0   1    6    3    1    0  ~2453~1
   -     20    B       SOFT    s t        0      0   0    3    2    1    1  ~2554~1
 (14)    32    B      LCELL    s t        2      2   0    4    2    0    1  ~2558~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC6 ALUOUT4
        | +----------------- LC8 ALUOUT5
        | | +--------------- LC11 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|result_node5
        | | | +------------- LC7 ~2222~1~2
        | | | | +----------- LC5 ~2222~1~3
        | | | | | +--------- LC1 ~2222~1
        | | | | | | +------- LC2 ~2285~1~2
        | | | | | | | +----- LC4 ~2285~1
        | | | | | | | | +--- LC9 ~2432~1
        | | | | | | | | | +- LC3 ~2453~1
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC11 -> - - - - - - - - * - | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|result_node5
LC7  -> - - - - * - - - - - | * - - - - - | <-- ~2222~1~2
LC5  -> - - - - - * - - - - | * - - - - - | <-- ~2222~1~3
LC1  -> - - - * * * - - - - | * - * - - - | <-- ~2222~1
LC2  -> - - - - - - - * - - | * - - - - - | <-- ~2285~1~2
LC4  -> - - - - - - - * - - | * - - - - - | <-- ~2285~1
LC9  -> - * - - - - - - - - | * - - - - - | <-- ~2432~1
LC3  -> * - - - - - - - - - | * - - - - - | <-- ~2453~1

Pin
41   -> - - * - - - - - - - | * - - - - - | <-- ~PIN003
44   -> - - * - - - - - - - | * - - - - - | <-- ~PIN013
45   -> - - - - - - - - - * | * - - - - - | <-- ~PIN014
54   -> * * - * * * * * * * | * * * * * * | <-- S0
40   -> * * - * * * * * * * | * * * * * * | <-- S1
49   -> * * - * * * * * * * | * * * * * * | <-- S2
68   -> - - - - - - - - - - | - - - * * * | <-- X4
55   -> - - - - - - - - - * | * - - * * * | <-- Y4
65   -> - - - - - - - - * - | * - - * - * | <-- Y5
60   -> - - - - - - - - * * | * * * - - - | <-- ~1485~1
LC51 -> * - - - - - * * - - | * - - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node4
LC57 -> - * - - - - - - - - | * * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node5
LC50 -> - - - * - * - - - - | * - - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node7
LC93 -> - - - - - - - - - * | * - - - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node4
LC95 -> - - - - - - - - * - | * - - - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node5
LC28 -> - - - - - - * * - * | * - - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node4
LC25 -> - - - - - - - - * - | * * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node5
LC29 -> - - - * * * - - - - | * - - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node7
LC79 -> - - - - - - * * - * | * - - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node4
LC65 -> - - - - - - - - * - | * * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node5
LC68 -> - - - * - * - - - - | * - - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node7
LC89 -> - - - - - - - * - - | * * * - - - | <-- ~1478~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                       Logic cells placed in LAB 'B'
        +----------------------------- LC21 CF
        | +--------------------------- LC18 |LPM_ADD_SUB:467|addcore:adder|addcore:adder1|~239~1
        | | +------------------------- LC26 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|g4
        | | | +----------------------- LC28 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node4
        | | | | +--------------------- LC25 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node5
        | | | | | +------------------- LC31 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node6
        | | | | | | +----------------- LC29 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node7
        | | | | | | | +--------------- LC24 |LPM_ADD_SUB:926|addcore:adder|addcore:adder1|result_node0
        | | | | | | | | +------------- LC27 ~2012~1
        | | | | | | | | | +----------- LC22 ~2201~1~2
        | | | | | | | | | | +--------- LC17 ~2201~1
        | | | | | | | | | | | +------- LC30 ~2264~1~2
        | | | | | | | | | | | | +----- LC19 ~2264~1
        | | | | | | | | | | | | | +--- LC20 ~2554~1
        | | | | | | | | | | | | | | +- LC32 ~2558~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC18 -> * - - - - - - - - * * - - - - | - * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder1|~239~1
LC26 -> - - - * * - * * - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|g4
LC25 -> - - - - - - - - - - - * * - - | * * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node5
LC24 -> - - - - - - - - - * * - - - - | - * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder1|result_node0
LC27 -> - * - - - - - - * - - - - - - | - * - - - - | <-- ~2012~1
LC22 -> - - - - - - - - - - * - - - - | - * - - - - | <-- ~2201~1~2
LC17 -> * - - - - - - - - - * - - * * | - * - - - - | <-- ~2201~1
LC30 -> - - - - - - - - - - - - * - - | - * - - - - | <-- ~2264~1~2
LC19 -> - - - - - - - - - - - - * - - | - * - - - - | <-- ~2264~1
LC20 -> * - - - - - - - - - - - - - * | - * - - - - | <-- ~2554~1
LC32 -> - - - - - - - - - - - - - * - | - * - - - - | <-- ~2558~1

Pin
59   -> - - * - - * - - - - - - - - - | - * - - - - | <-- ~PIN008
27   -> - - * - - * - - - - - - - - - | - * - - - - | <-- ~PIN009
56   -> - - * - - * - - - - - - - - - | - * - - - - | <-- ~PIN010
54   -> * * * - - * - - - * * * * * * | * * * * * * | <-- S0
40   -> * * * - - * - - - * * * * * * | * * * * * * | <-- S1
49   -> * * * - - * - - - * * * * * * | * * * * * * | <-- S2
4    -> - - * - - * - - - - - - - - - | - * - - * * | <-- X0
68   -> - - - - - - - - - - - - - - - | - - - * * * | <-- X4
24   -> * - - - - - - - - - - - - - * | - * - - - - | <-- ~795~1
60   -> - * - - - - - - * - - - - - - | * * * - - - | <-- ~1485~1
LC59 -> - * - - - - - - - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|cout_node
LC57 -> - - - - - - - - - - - * * - - | * * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node5
LC82 -> - - - * * * * * - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps4
LC86 -> - - - - * * * * - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps5
LC65 -> - - - - - - - - - - - * * - - | * * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node5
LC70 -> - - - - - - - - - * * - - - - | - * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder1|result_node0
LC89 -> - - - - - - - - - - * - * - - | * * * - - - | <-- ~1478~1
LC73 -> - * - - - - - * - - - - - - - | - * - - * - | <-- ~1823~1
LC42 -> - - - - - - * * - - - - - - - | - * - * * * | <-- ~1844~1
LC45 -> - - - - - * * * - - - - - - - | - * * * - - | <-- ~1865~1
LC67 -> - - * - - * - - - - - - - - - | - * - - - * | <-- ~1993~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC40 ALUOUT6
        | +----------------------------- LC35 ALUOUT7
        | | +--------------------------- LC44 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gn7~1
        | | | +------------------------- LC43 |LPM_ADD_SUB:467|datab_node6
        | | | | +----------------------- LC39 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs6
        | | | | | +--------------------- LC37 ~1655~1~2
        | | | | | | +------------------- LC41 ~1655~1
        | | | | | | | +----------------- LC42 ~1844~1
        | | | | | | | | +--------------- LC46 ~1864~1
        | | | | | | | | | +------------- LC47 ~1865~1~2
        | | | | | | | | | | +----------- LC48 ~1865~1~3
        | | | | | | | | | | | +--------- LC45 ~1865~1
        | | | | | | | | | | | | +------- LC38 ~2033~1
        | | | | | | | | | | | | | +----- LC34 ~2054~1
        | | | | | | | | | | | | | | +--- LC36 ~2243~1~2
        | | | | | | | | | | | | | | | +- LC33 ~2243~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC37 -> - - - - - - * - - - - - - - - - | - - * - - - | <-- ~1655~1~2
LC41 -> - * - - - * * - - - - - - - - - | - - * - - - | <-- ~1655~1
LC46 -> - - - - * - - - - - - - - - - - | - - * - - - | <-- ~1864~1
LC47 -> - - - - - - - - - - * - - - - - | - - * - - - | <-- ~1865~1~2
LC48 -> - - - - - - - - - - - * - - - - | - - * - - - | <-- ~1865~1~3
LC45 -> - - - - * - - - * * * * - - - - | - * * * - - | <-- ~1865~1
LC38 -> - - * - - - - - - - - - * - - - | - - * * * - | <-- ~2033~1
LC34 -> - - - * - - - - - - - - - * - - | - - * - - - | <-- ~2054~1
LC36 -> - - - - - - - - - - - - - - - * | - - * - - - | <-- ~2243~1~2
LC33 -> - - - - - - - - - - - - - - - * | - - * - - - | <-- ~2243~1

Pin
42   -> - - - - - * * - - - - - - - - - | - - * - - - | <-- ~PIN001
37   -> * - - - - - - - - - - - - - - - | - - * - - - | <-- ~PIN012
54   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S0
40   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S1
49   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- S2
68   -> - - - - - - - - - - - - - - - - | - - - * * * | <-- X4
19   -> - - - - * - - - - * - * - - - - | - - * * - * | <-- X6
46   -> - - * - - - - * - - - - - - - - | - - * * - * | <-- X7
17   -> * - - * - - - - * * * * - * - - | - - * - - * | <-- Y6
14   -> - * * - - - - - - - - - * - - - | - - * - - * | <-- Y7
60   -> * - - - - - - - - - - - - - - - | * * * - - - | <-- ~1485~1
LC60 -> * - - - - - - - - - - - - - * * | - - * - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node6
LC96 -> * - - - - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node6
LC85 -> - * - - - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node7
LC31 -> * - - - - - - - - - - - - - * * | - - * - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node6
LC69 -> * - - - - - - - - - - - - - * * | - - * - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node6
LC89 -> - - - - - - - - - - - - - - - * | * * * - - - | <-- ~1478~1
LC81 -> - - * - - - - * - - - - - - - - | - - * - - - | <-- ~1841~1
LC77 -> - - * - - - - - - - - - - - - - | - - * - - - | <-- ~2032~1
LC1  -> - * - - - - - - - - - - - - - - | * - * - - - | <-- ~2222~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC59 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|cout_node
        | +----------------------------- LC61 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs5
        | | +--------------------------- LC62 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp1
        | | | +------------------------- LC58 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp2
        | | | | +----------------------- LC52 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps4
        | | | | | +--------------------- LC53 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps5
        | | | | | | +------------------- LC51 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node4
        | | | | | | | +----------------- LC57 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node5
        | | | | | | | | +--------------- LC60 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node6
        | | | | | | | | | +------------- LC50 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node7
        | | | | | | | | | | +----------- LC56 |LPM_ADD_SUB:467|datab_node5
        | | | | | | | | | | | +--------- LC54 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp2
        | | | | | | | | | | | | +------- LC49 ~PIN006
        | | | | | | | | | | | | | +----- LC63 ~1888~1
        | | | | | | | | | | | | | | +--- LC64 ~1909~1
        | | | | | | | | | | | | | | | +- LC55 ~2075~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC61 -> - - - - - - - * - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs5
LC62 -> - - - - - - - - * - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp1
LC58 -> * - - - - - - - - * - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp2
LC52 -> * - - - - - * * * * - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps4
LC53 -> * - * * - - - * * * - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps5
LC56 -> - - * * - * - - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|datab_node5
LC63 -> - * * * - * - - - - - * - * - - | - - - * - * | <-- ~1888~1
LC64 -> - - * * * - - * - - - * - - * - | - - - * * * | <-- ~1909~1
LC55 -> - * * - - - - - - - * - - - - * | - - - * - - | <-- ~2075~1

Pin
57   -> * - - - - - * * * * - - - - - - | - - - * - - | <-- ~PIN011
54   -> - * * * * * - * - - * * - * * * | * * * * * * | <-- S0
40   -> - * * * * * - * - - * * - * * * | * * * * * * | <-- S1
49   -> - * * * * * - * - - * * - * * * | * * * * * * | <-- S2
68   -> - - * * * - - * - - - * * - - - | - - - * * * | <-- X4
25   -> - * * * - * - - - - - * * - - - | - - - * - * | <-- X5
19   -> - - - - - - - - - - - - * - - - | - - * * - * | <-- X6
46   -> - - - - - - - - - - - - * - - - | - - * * - * | <-- X7
8    -> - - - - - - - - - - - - * - - - | - - - * * * | <-- Y0
7    -> - - - - - - - - - - - - * - - - | - - - * * * | <-- Y1
5    -> - - - - - - - - - - - - * - - - | - - - * * * | <-- Y2
55   -> - - * - - - - * - - - - - - * - | * - - * * * | <-- Y4
65   -> - * * - - - - - - - * - - * - * | * - - * - * | <-- Y5
LC44 -> * - - - - - - - - * - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gn7~1
LC76 -> - - - - - - * - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs4
LC74 -> - - * * * - - - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|datab_node4
LC43 -> * - - * - - - - * * - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|datab_node6
LC83 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~2
LC84 -> - - - - - - - - - - - - * - - - | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~3
LC42 -> * - - - - - - - - * - - - - - - | - * - * * * | <-- ~1844~1
LC45 -> * - - * - - - - * * - * - - - - | - * * * - - | <-- ~1865~1
LC38 -> * - - - - - - - - * - - - - - - | - - * * * - | <-- ~2033~1
LC66 -> - - - - - - - * - - - - - - - - | - - - * * - | <-- ~2096~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                       Logic cells placed in LAB 'E'
        +----------------------------- LC76 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs4
        | +--------------------------- LC74 |LPM_ADD_SUB:467|datab_node4
        | | +------------------------- LC80 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|cout_node
        | | | +----------------------- LC79 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node4
        | | | | +--------------------- LC65 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node5
        | | | | | +------------------- LC69 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node6
        | | | | | | +----------------- LC68 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node7
        | | | | | | | +--------------- LC70 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder1|result_node0
        | | | | | | | | +------------- LC78 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~2
        | | | | | | | | | +----------- LC72 ~PIN004
        | | | | | | | | | | +--------- LC75 ~PIN016
        | | | | | | | | | | | +------- LC73 ~1823~1
        | | | | | | | | | | | | +----- LC67 ~1993~1
        | | | | | | | | | | | | | +--- LC77 ~2032~1
        | | | | | | | | | | | | | | +- LC66 ~2096~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC80 -> - - - - - - - * - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|cout_node
LC78 -> - - - - - - - - - * - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~2
LC75 -> - - - - * - - - - - - - - - - | - - - - * - | <-- ~PIN016
LC73 -> - - - - - - - * - - - * - - - | - * - - * - | <-- ~1823~1
LC66 -> * * - - - - - - - - - - - - * | - - - * * - | <-- ~2096~1

Pin
39   -> - - * * * * * - - - - - - - - | - - - - * - | <-- ~PIN007
54   -> * * * * * * * - - - * * * * * | * * * * * * | <-- S0
40   -> * * * * * * * - - - * * * * * | * * * * * * | <-- S1
49   -> * * * * * * * - - - * * * * * | * * * * * * | <-- S2
4    -> - - * * - * * - - * * - - - - | - * - - * * | <-- X0
64   -> - - - - - - - - * * - - - - - | - - - - * * | <-- X1
30   -> - - - - - - - - * * - - - - - | - - - - * * | <-- X2
28   -> - - - - - - - - * * - - - - - | - - - - * * | <-- X3
68   -> * - - - * - - - * * - - - - - | - - - * * * | <-- X4
8    -> - - - - - - - - * * - - - - - | - - - * * * | <-- Y0
7    -> - - - - - - - - * * - - - - - | - - - * * * | <-- Y1
5    -> - - - - - - - - * * - - - - - | - - - * * * | <-- Y2
15   -> - - - - - - - - - * - - - - - | - - - - * * | <-- Y3
55   -> * * - - - - - - - * - - - - * | * - - * * * | <-- Y4
LC87 -> - - - * - - - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs4
LC88 -> - - - - * - - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs5
LC39 -> - - - - - * - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs6
LC94 -> - - - - - * - - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp1
LC54 -> - - * - - - * - - - - - - - - | - - - - * - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp2
LC42 -> - - * - - - * - - - - - - - - | - * - * * * | <-- ~1844~1
LC64 -> * - - - * - - - - - - - - - - | - - - * * * | <-- ~1909~1
LC92 -> - - * * - * * - - - * - * - - | - - - - * - | <-- ~1988~1
LC38 -> - - - - - - - - - - - - - * - | - - * * * - | <-- ~2033~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC90 |LPM_ADD_SUB:679|addcore:adder|g2cp2
        | +----------------------------- LC91 |LPM_ADD_SUB:679|addcore:adder|g4
        | | +--------------------------- LC93 |LPM_ADD_SUB:679|addcore:adder|result_node4
        | | | +------------------------- LC95 |LPM_ADD_SUB:679|addcore:adder|result_node5
        | | | | +----------------------- LC96 |LPM_ADD_SUB:679|addcore:adder|result_node6
        | | | | | +--------------------- LC85 |LPM_ADD_SUB:679|addcore:adder|result_node7
        | | | | | | +------------------- LC82 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps4
        | | | | | | | +----------------- LC86 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps5
        | | | | | | | | +--------------- LC87 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs4
        | | | | | | | | | +------------- LC88 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs5
        | | | | | | | | | | +----------- LC94 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp1
        | | | | | | | | | | | +--------- LC83 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~2
        | | | | | | | | | | | | +------- LC84 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~3
        | | | | | | | | | | | | | +----- LC89 ~1478~1
        | | | | | | | | | | | | | | +--- LC81 ~1841~1
        | | | | | | | | | | | | | | | +- LC92 ~1988~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC90 -> - - - - - * - - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:679|addcore:adder|g2cp2
LC91 -> - - * * * * - - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:679|addcore:adder|g4

Pin
54   -> - - - - - - * * * * * - - * - * | * * * * * * | <-- S0
40   -> - - - - - - * * * * * - - * * * | * * * * * * | <-- S1
49   -> - - - - - - * * * * * - - * * * | * * * * * * | <-- S2
4    -> - * * * * * - - - - - - - - - * | - * - - * * | <-- X0
64   -> - * * * * * - - - - - - - - - - | - - - - * * | <-- X1
30   -> - * * * * * - - - - - - - - - - | - - - - * * | <-- X2
28   -> - * * * * * - - - - - - - - - - | - - - - * * | <-- X3
68   -> * - * * * * * - * - * * * - - - | - - - * * * | <-- X4
25   -> * - - * * * - * - * * * * - - - | - - - * - * | <-- X5
19   -> * - - - * * - - - - - * * - - - | - - * * - * | <-- X6
46   -> - - - - - * - - - - - * * - - - | - - * * - * | <-- X7
8    -> - * * * * * - - - - - * * - - * | - - - * * * | <-- Y0
7    -> - * * * * * - - - - - * * - - - | - - - * * * | <-- Y1
5    -> - * * * * * - - - - - * * - - - | - - - * * * | <-- Y2
15   -> - * * * * * - - - - - - - - - - | - - - - * * | <-- Y3
55   -> * - * * * * - - - - - - - - - - | * - - * * * | <-- Y4
65   -> * - - * * * - - - - - - - - - - | * - - * - * | <-- Y5
17   -> * - - - * * - - - - - - - - - - | - - * - - * | <-- Y6
14   -> - - - - - * - - - - - - - - * - | - - * - - * | <-- Y7
LC42 -> - - - - - - - - - - - - - - * - | - * - * * * | <-- ~1844~1
LC63 -> - - - - - - - * - * * - - - - - | - - - * - * | <-- ~1888~1
LC64 -> - - - - - - * - * - * - - - - - | - - - * * * | <-- ~1909~1
LC67 -> - - - - - - - - - - - - - - - * | - * - - - * | <-- ~1993~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
X3       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
~PIN001  : INPUT;
~PIN003  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;
~PIN012  : INPUT;
~PIN013  : INPUT;
~PIN014  : INPUT;
~795~1   : INPUT;
~1485~1  : INPUT;

-- Node name is 'ALUOUT4' 
-- Equation name is 'ALUOUT4', location is LC006, type is output.
 ALUOUT4 = LCELL( _EQ001 $  VCC);
  _EQ001 = !_LC003 &  _X001;
  _X001  = EXP( _LC051 & !S0 & !S1 & !S2);

-- Node name is 'ALUOUT5' 
-- Equation name is 'ALUOUT5', location is LC008, type is output.
 ALUOUT5 = LCELL( _EQ002 $  VCC);
  _EQ002 = !_LC009 &  _X002;
  _X002  = EXP( _LC057 & !S0 & !S1 & !S2);

-- Node name is 'ALUOUT6' 
-- Equation name is 'ALUOUT6', location is LC040, type is output.
 ALUOUT6 = LCELL( _EQ003 $  VCC);
  _EQ003 =  _X003 &  _X004 &  _X005 &  _X006 &  _X007 &  _X008;
  _X003  = EXP( _LC069 &  S0 &  S1 & !S2 & !~1485~1);
  _X004  = EXP( S0 &  S1 &  S2 &  Y6 & !~1485~1);
  _X005  = EXP( ~PIN012 & !S0 & !S1 &  S2 & !~1485~1);
  _X006  = EXP( _LC031 & !S0 &  S1 & !S2 & !~1485~1);
  _X007  = EXP( _LC096 &  S0 & !S1 & !S2 & !~1485~1);
  _X008  = EXP( _LC060 & !S0 & !S1 & !S2);

-- Node name is 'ALUOUT7' 
-- Equation name is 'ALUOUT7', location is LC035, type is output.
 ALUOUT7 = LCELL( _EQ004 $  GND);
  _EQ004 =  S0 &  S1 &  S2 &  _X009 &  Y7
         #  _LC041 & !S0 & !S1 &  S2 &  _X009
         #  _LC085 &  S0 & !S1 & !S2 &  _X009
         #  S1 & !S2 &  _X009 &  ~2222~1
         # !S0 & !S1 & !S2 &  ~2222~1;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is 'CF' 
-- Equation name is 'CF', location is LC021, type is output.
 CF      = LCELL( _EQ005 $  GND);
  _EQ005 = !S0 &  S1 & !S2 &  _X009 &  _X010 &  ~2201~1
         #  S0 & !S1 & !S2 &  _X009 &  ~795~1
         #  _LC018 & !S0 & !S1 & !S2
         #  _LC020 &  _X009 &  _X010;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _EQ006 $  _LC044);
  _EQ006 = !_LC044 & !_LC052 & !_LC053 &  ~PIN011 &  _X011 &  _X012
         # !_LC044 &  _LC058 &  _X011;
  _X011  = EXP(!_LC038 & !_LC042);
  _X012  = EXP(!_LC043 & !_LC045);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gn7~1' from file "addcore.tdf" line 338, column 23
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC038 &  _LC081 &  S0 & !S1 & !S2 &  _X009
         # !S0 & !S1 & !S2 &  X7 &  Y7
         #  _LC077 &  _LC081 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _EQ008 $  GND);
  _EQ008 = !S0 & !S1 & !S2 &  X4 &  Y4
         #  _LC064 & !S0 & !S1 & !S2 &  Y4
         #  _LC064 &  _LC066 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( _EQ009 $  GND);
  _EQ009 = !S0 & !S1 & !S2 &  X5 &  Y5
         #  _LC063 & !S0 & !S1 & !S2 &  Y5
         #  _LC055 &  _LC063 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC053 & !S0 & !S1 & !S2 &  X4 &  Y4
         #  _LC055 & !S0 & !S1 & !S2 &  X5 &  _X009
         # !S0 & !S1 & !S2 &  X5 &  Y5
         # !_LC053 &  _LC064 &  _LC074
         #  _LC056 &  _LC063;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ011 $  GND);
  _EQ011 = !_LC053 &  _LC074 & !S0 & !S1 & !S2 &  X4 &  _X012
         #  _LC056 & !S0 & !S1 & !S2 &  X5 &  _X012
         # !_LC053 &  _LC064 &  _LC074 &  _X012
         #  _LC056 &  _LC063 &  _X012
         #  _LC043 &  _LC045;
  _X012  = EXP(!_LC043 & !_LC045);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ012 $  GND);
  _EQ012 = !_LC064 & !_LC074 &  _X009
         # !_LC064 & !_LC074 & !X4;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC053', type is buried 
_LC053   = LCELL( _EQ013 $  GND);
  _EQ013 = !_LC056 & !_LC063 &  _X009
         # !_LC056 & !_LC063 & !X5;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC051', type is buried 
_LC051   = LCELL( _EQ014 $  ~PIN011);
  _EQ014 = !_LC052 & !_LC076;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC057', type is buried 
_LC057   = LCELL( _EQ015 $  _EQ016);
  _EQ015 = !S0 & !S1 & !S2 &  X4 &  Y4
         #  _LC064 & !S0 & !S1 & !S2 &  Y4
         #  _LC064 &  _LC066 &  _X009
         # !_LC052 &  ~PIN011;
  _X009  = EXP(!S0 & !S1 & !S2);
  _EQ016 = !_LC053 & !_LC061;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( _EQ017 $  _EQ018);
  _EQ017 = !_LC052 & !_LC053 &  ~PIN011
         #  _LC062;
  _EQ018 =  _X012 &  _X013;
  _X012  = EXP(!_LC043 & !_LC045);
  _X013  = EXP( _LC043 &  _LC045);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ019 $  _EQ020);
  _EQ019 = !_LC052 & !_LC053 &  ~PIN011 &  _X012
         #  _LC058;
  _X012  = EXP(!_LC043 & !_LC045);
  _EQ020 = !_LC044 &  _X011;
  _X011  = EXP(!_LC038 & !_LC042);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder1|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ021 $  _LC059);
  _EQ021 =  _LC027 & !_LC073 &  _X009
         #  _LC073 &  _X014;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X014  = EXP( _LC027 & !~1485~1);

-- Node name is '|LPM_ADD_SUB:467|datab_node4' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC074', type is buried 
_LC074   = LCELL( _EQ022 $  GND);
  _EQ022 = !S0 & !S1 & !S2 &  Y4
         #  _LC066 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|datab_node5' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _EQ023 $  GND);
  _EQ023 = !S0 & !S1 & !S2 &  Y5
         #  _LC055 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|datab_node6' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _EQ024 $  GND);
  _EQ024 = !S0 & !S1 & !S2 &  Y6
         #  _LC034 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC090', type is buried 
_LC090   = LCELL( _EQ025 $  GND);
  _EQ025 =  X4 &  _X015 &  _X016 & !Y4
         #  X5 &  _X016 & !Y5
         #  X6 & !Y6;
  _X015  = EXP(!X5 &  Y5);
  _X016  = EXP(!X6 &  Y6);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC091', type is buried 
_LC091   = LCELL( _EQ026 $  _EQ027);
  _EQ026 =  X0 &  _X017 &  _X018 &  _X019 &  _X020 & !Y0
         #  X1 &  _X017 &  _X018 &  _X019 & !Y1
         #  X2 &  _X017 &  _X018 & !Y2;
  _X017  = EXP(!X3 &  Y3);
  _X018  = EXP( X3 & !Y3);
  _X019  = EXP(!X2 &  Y2);
  _X020  = EXP(!X1 &  Y1);
  _EQ027 =  X3 & !Y3;

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC093', type is buried 
_LC093   = LCELL( _EQ028 $  _EQ029);
  _EQ028 =  _X017 &  _X019 &  _X020 &  _X021
         #  _LC091;
  _X017  = EXP(!X3 &  Y3);
  _X019  = EXP(!X2 &  Y2);
  _X020  = EXP(!X1 &  Y1);
  _X021  = EXP(!X0 &  Y0);
  _EQ029 =  _X022 &  _X023;
  _X022  = EXP( X4 & !Y4);
  _X023  = EXP(!X4 &  Y4);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC095', type is buried 
_LC095   = LCELL( _EQ030 $  _EQ031);
  _EQ030 =  _X017 &  _X019 &  _X020 &  _X021 &  _X023
         #  _LC091 &  _X023
         #  X4 & !Y4;
  _X017  = EXP(!X3 &  Y3);
  _X019  = EXP(!X2 &  Y2);
  _X020  = EXP(!X1 &  Y1);
  _X021  = EXP(!X0 &  Y0);
  _X023  = EXP(!X4 &  Y4);
  _EQ031 =  _X015 &  _X024;
  _X015  = EXP(!X5 &  Y5);
  _X024  = EXP( X5 & !Y5);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC096', type is buried 
_LC096   = LCELL( _EQ032 $  _EQ033);
  _EQ032 =  _X015 &  _X017 &  _X019 &  _X020 &  _X021 &  _X023
         #  _LC091 &  _X015 &  _X023
         #  X4 &  _X015 & !Y4
         #  X5 & !Y5;
  _X015  = EXP(!X5 &  Y5);
  _X017  = EXP(!X3 &  Y3);
  _X019  = EXP(!X2 &  Y2);
  _X020  = EXP(!X1 &  Y1);
  _X021  = EXP(!X0 &  Y0);
  _X023  = EXP(!X4 &  Y4);
  _EQ033 =  _X016 &  _X025;
  _X016  = EXP(!X6 &  Y6);
  _X025  = EXP( X6 & !Y6);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC085', type is buried 
_LC085   = LCELL( _EQ034 $  _EQ035);
  _EQ034 =  _X015 &  _X016 &  _X017 &  _X019 &  _X020 &  _X021 &  _X023
         #  _LC091 &  _X015 &  _X016 &  _X023
         #  _LC090;
  _X015  = EXP(!X5 &  Y5);
  _X016  = EXP(!X6 &  Y6);
  _X017  = EXP(!X3 &  Y3);
  _X019  = EXP(!X2 &  Y2);
  _X020  = EXP(!X1 &  Y1);
  _X021  = EXP(!X0 &  Y0);
  _X023  = EXP(!X4 &  Y4);
  _EQ035 =  _X026 &  _X027;
  _X026  = EXP(!X7 &  Y7);
  _X027  = EXP( X7 & !Y7);

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( _EQ036 $  GND);
  _EQ036 = !~PIN008 & !~PIN009 & !~PIN010 & !S0 & !S1 & !S2 &  X0
         # !~PIN008 & !~PIN009 & !~PIN010 &  ~1993~1;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps4' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC082', type is buried 
_LC082   = LCELL( _EQ037 $ !_LC064);
  _EQ037 = !_LC064 & !S0 & !S1 & !S2 &  X4;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps5' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC086', type is buried 
_LC086   = LCELL( _EQ038 $ !_LC063);
  _EQ038 = !_LC063 & !S0 & !S1 & !S2 &  X5;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL(!_LC082 $  _LC026);

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL(!_LC086 $  _EQ039);
  _EQ039 =  _LC026 & !_LC082;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC031', type is buried 
_LC031   = LCELL( _EQ040 $  _LC045);
  _EQ040 = !_LC082 & !_LC086 & !~PIN008 & !~PIN009 & !~PIN010 & !S0 & !S1 & 
             !S2 &  X0
         # !_LC082 & !_LC086 & !~PIN008 & !~PIN009 & !~PIN010 &  ~1993~1;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( _LC042 $  _EQ041);
  _EQ041 =  _LC026 &  _LC045 & !_LC082 & !_LC086;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC024', type is buried 
_LC024   = LCELL( _LC073 $  _EQ042);
  _EQ042 =  _LC026 &  _LC042 &  _LC045 & !_LC082 & !_LC086;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC080', type is buried 
_LC080   = LCELL( _EQ043 $  _LC042);
  _EQ043 = !_LC042 & !S0 & !S1 & !S2 &  X0
         # !_LC042 &  _X009 &  ~1988~1
         # !_LC042 &  ~PIN007
         # !_LC042 &  _LC054;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs4' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC087', type is buried 
_LC087   = LCELL( _EQ044 $  _LC064);
  _EQ044 = !_LC064 & !S0 & !S1 & !S2 &  X4;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs5' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC088', type is buried 
_LC088   = LCELL( _EQ045 $  _LC063);
  _EQ045 = !_LC063 & !S0 & !S1 & !S2 &  X5;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs6' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( _EQ046 $  _EQ047);
  _EQ046 = !S0 & !S1 & !S2 &  X6
         # !_LC046 &  _X009 &  _X028;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X028  = EXP( _LC045 &  S0 & !S1 & !S2);
  _EQ047 =  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC094', type is buried 
_LC094   = LCELL( _EQ048 $  _LC063);
  _EQ048 = !_LC063 & !S0 & !S1 & !S2 &  X4
         # !_LC063 & !S0 & !S1 & !S2 &  X5
         # !_LC063 &  _LC064;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _EQ049 $  _LC045);
  _EQ049 = !_LC045 & !S0 & !S1 & !S2 &  X4
         # !_LC045 & !S0 & !S1 & !S2 &  X5
         # !_LC045 &  _LC064
         # !_LC045 &  _LC063;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC079', type is buried 
_LC079   = LCELL( _EQ050 $ !_LC087);
  _EQ050 = !S0 & !S1 & !S2 &  X0
         #  _X009 &  ~1988~1
         #  ~PIN007;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC065', type is buried 
_LC065   = LCELL( _EQ051 $ !_LC088);
  _EQ051 = !S0 & !S1 & !S2 &  X4
         #  ~PIN007
         #  _LC064
         # !~PIN016;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC069', type is buried 
_LC069   = LCELL( _EQ052 $ !_LC039);
  _EQ052 = !S0 & !S1 & !S2 &  X0
         #  _X009 &  ~1988~1
         #  ~PIN007
         #  _LC094;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC068', type is buried 
_LC068   = LCELL( _EQ053 $ !_LC042);
  _EQ053 = !S0 & !S1 & !S2 &  X0
         #  _X009 &  ~1988~1
         #  ~PIN007
         #  _LC054;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC070', type is buried 
_LC070   = LCELL(!_LC073 $  _LC080);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~2' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ054 $  GND);
  _EQ054 =  X5 & !X6 &  X7 &  Y0 & !Y1 &  Y2
         #  X4 & !X5 &  X6 &  X7 & !Y1 &  Y2
         #  X4 &  X5 &  X6 & !X7 &  Y0 & !Y1
         # !X4 &  X5 &  X6 & !Y0 &  Y1 &  Y2
         # !X4 &  X5 &  X7 &  Y0 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~3' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ055 $  GND);
  _EQ055 =  X5 & !X7 &  Y0 & !Y2
         #  X4 & !X6 & !X7 &  Y1
         #  X4 & !X6 & !Y0 &  Y1
         # !X4 & !X5 & !X7 & !Y1
         # !X5 & !X6 & !X7;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC078', type is buried 
-- synthesized logic cell 
_LC078   = LCELL( _EQ056 $  GND);
  _EQ056 =  X2 &  X3 &  Y1 &  Y2
         #  X2 & !X4 &  Y0 & !Y2
         #  X1 & !X3 & !X4 &  Y1
         # !X2 & !X3 & !X4
         # !X2 & !X3 & !Y0;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC011', type is buried 
_LC011   = LCELL( _EQ057 $  GND);
  _EQ057 =  _X029 &  _X030;
  _X029  = EXP( ~PIN003 &  ~PIN013);
  _X030  = EXP(!~PIN003 & !~PIN013);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~201~1' = '~PIN004' from file "csa_cell.tdf" line 24, column 31
-- Equation name is '_LC072', location is LC072, type is output.
 ~PIN004 = LCELL( _EQ058 $  _EQ059);
  _EQ058 = !_LC078 &  X3 &  X4 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 & 
              _X036 &  _X037 &  _X038 &  _X039 &  Y0 &  Y1
         # !_LC078 &  X2 &  X4 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 & 
              _X036 &  _X037 &  _X038 &  _X039 &  Y0 &  Y2
         # !_LC078 &  X1 &  X3 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 & 
              _X036 &  _X037 &  _X038 &  _X039 &  Y0 &  Y2
         # !_LC078 &  X1 &  X2 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 & 
              _X036 &  _X037 &  _X038 &  _X039 &  Y1 &  Y2;
  _X031  = EXP(!X0 & !X1);
  _X032  = EXP( X0 &  X1 &  Y3 &  Y4);
  _X033  = EXP(!X2 & !X4 & !Y1);
  _X034  = EXP(!Y3 & !Y4);
  _X035  = EXP(!X1 & !Y4);
  _X036  = EXP(!X0 & !Y3);
  _X037  = EXP(!X2 & !Y0 & !Y1);
  _X038  = EXP(!Y0 & !Y1 & !Y2);
  _X039  = EXP(!X3 & !Y0 & !Y2);
  _EQ059 = !_LC078 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037 &  _X038 &  _X039;
  _X031  = EXP(!X0 & !X1);
  _X032  = EXP( X0 &  X1 &  Y3 &  Y4);
  _X033  = EXP(!X2 & !X4 & !Y1);
  _X034  = EXP(!Y3 & !Y4);
  _X035  = EXP(!X1 & !Y4);
  _X036  = EXP(!X0 & !Y3);
  _X037  = EXP(!X2 & !Y0 & !Y1);
  _X038  = EXP(!Y0 & !Y1 & !Y2);
  _X039  = EXP(!X3 & !Y0 & !Y2);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~119~1' = '~PIN006' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC049', location is LC049, type is output.
 ~PIN006 = LCELL( _EQ060 $  _EQ061);
  _EQ060 = !_LC083 & !_LC084 &  X5 &  X6 &  X7 &  _X038 &  _X040 &  _X041 & 
              _X042 &  _X043 &  Y0 &  Y1 &  Y2
         # !_LC083 & !_LC084 & !X4 &  X6 &  X7 &  _X038 &  _X040 &  _X041 & 
              _X042 &  _X043 &  Y0 &  Y1 &  Y2
         # !_LC083 & !_LC084 &  X4 & !X5 & !X7 &  _X038 &  _X040 &  _X041 & 
              _X042 &  _X043 &  Y0 &  Y1 &  Y2
         # !_LC083 & !_LC084 & !X5 &  X6 &  X7 &  _X038 &  _X040 &  _X041 & 
              _X042 &  _X043 &  Y0 &  Y1 & !Y2;
  _X038  = EXP(!Y0 & !Y1 & !Y2);
  _X040  = EXP(!X7 & !Y1 & !Y2);
  _X041  = EXP(!X5 & !X6 & !Y0);
  _X042  = EXP(!X5 & !Y0 & !Y1);
  _X043  = EXP(!X6 & !Y0 & !Y2);
  _EQ061 = !_LC083 & !_LC084 &  _X038 &  _X040 &  _X041 &  _X042 &  _X043;
  _X038  = EXP(!Y0 & !Y1 & !Y2);
  _X040  = EXP(!X7 & !Y1 & !Y2);
  _X041  = EXP(!X5 & !X6 & !Y0);
  _X042  = EXP(!X5 & !Y0 & !Y1);
  _X043  = EXP(!X6 & !Y0 & !Y2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|ps0' = '~PIN016' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN016', location is LC075, type is output.
 ~PIN016 = LCELL( _EQ062 $  VCC);
  _EQ062 = !S0 & !S1 & !S2 &  X0
         #  _X009 &  ~1988~1;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1478~1' 
-- Equation name is '~1478~1', location is LC089, type is output.
 ~1478~1 = LCELL( _EQ063 $  GND);
  _EQ063 =  S0 & !S1 & !S2;

-- Node name is '~1655~1~2' 
-- Equation name is '~1655~1~2', location is LC037, type is buried.
-- synthesized logic cell 
_LC037   = LCELL( _EQ064 $  GND);
  _EQ064 =  _LC041 &  ~PIN001 & !S0 &  S2 &  _X009
         #  _LC041 &  ~PIN001 & !S1 &  S2 &  _X009
         #  _LC041 &  ~PIN001 & !S0 & !S1 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1655~1' 
-- Equation name is '~1655~1', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ065 $  GND);
  _EQ065 =  ~PIN001 & !S0 & !S1 &  S2 &  _X009
         #  _LC041 &  S1
         #  _LC041 &  S0
         #  _LC041 & !S2
         #  _LC037;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1823~1' 
-- Equation name is '~1823~1', location is LC073, type is buried.
-- synthesized logic cell 
_LC073   = LCELL( _EQ066 $  GND);
  _EQ066 =  _LC073 &  S2 &  _X009
         #  _LC073 & !S1 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1841~1' 
-- Equation name is '~1841~1', location is LC081, type is buried.
-- synthesized logic cell 
_LC081   = LCELL( _EQ067 $  _LC042);
  _EQ067 = !_LC042 &  S1 & !S2 &  Y7
         #  _LC042 &  S1 & !S2 & !Y7;

-- Node name is '~1844~1' 
-- Equation name is '~1844~1', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL( _EQ068 $  GND);
  _EQ068 = !S0 & !S1 & !S2 &  X7
         #  _LC081 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1864~1' 
-- Equation name is '~1864~1', location is LC046, type is buried.
-- synthesized logic cell 
_LC046   = LCELL( _EQ069 $  GND);
  _EQ069 =  S1 & !S2 &  Y6
         #  _LC045 & !S0 & !S1
         #  _LC045 &  S2;

-- Node name is '~1865~1~2' 
-- Equation name is '~1865~1~2', location is LC047, type is buried.
-- synthesized logic cell 
_LC047   = LCELL( _EQ070 $  GND);
  _EQ070 =  _LC045 &  S0 & !S2 &  _X009 &  Y6
         #  _LC045 & !S1 & !S2 &  _X009
         #  _LC045 &  S0 & !S1 &  _X009
         #  _LC045 & !S0 & !S2 &  _X009 &  Y6
         # !S0 & !S2 &  X6 &  _X009 &  Y6;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1865~1~3' 
-- Equation name is '~1865~1~3', location is LC048, type is buried.
-- synthesized logic cell 
_LC048   = LCELL( _EQ071 $  GND);
  _EQ071 =  _LC045 &  S1 &  _X009 &  Y6
         #  _LC045 &  S2 &  _X009
         #  _LC047;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1865~1' 
-- Equation name is '~1865~1', location is LC045, type is buried.
-- synthesized logic cell 
_LC045   = LCELL( _EQ072 $  GND);
  _EQ072 =  _LC045 &  S0 & !S1 & !S2 &  _X009
         #  S1 & !S2 &  _X009 &  Y6
         #  _LC045 & !S0 & !S1 &  _X009
         # !S0 & !S1 & !S2 &  X6
         #  _LC048;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1888~1' 
-- Equation name is '~1888~1', location is LC063, type is buried.
-- synthesized logic cell 
_LC063   = LCELL( _EQ073 $  GND);
  _EQ073 =  S1 & !S2 &  _X009 &  Y5
         #  _LC063 &  S2 &  _X009
         #  _LC063 & !S1 &  _X009
         #  _LC063 &  S1 &  _X009 &  Y5
         #  _LC063 & !S2 &  _X009 &  Y5;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1909~1' 
-- Equation name is '~1909~1', location is LC064, type is buried.
-- synthesized logic cell 
_LC064   = LCELL( _EQ074 $  GND);
  _EQ074 =  S1 & !S2 &  _X009 &  Y4
         #  _LC064 &  S2 &  _X009
         #  _LC064 & !S1 &  _X009
         #  _LC064 &  S1 &  _X009 &  Y4
         #  _LC064 & !S2 &  _X009 &  Y4;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1988~1' 
-- Equation name is '~1988~1', location is LC092, type is output.
 ~1988~1 = LCELL( _EQ075 $  ~1993~1);
  _EQ075 = !S0 & !S1 & !S2 &  X0 & !~1993~1
         #  S1 & !S2 &  Y0 & !~1993~1
         #  S1 & !S2 & !Y0 &  ~1993~1;

-- Node name is '~1993~1' 
-- Equation name is '~1993~1', location is LC067, type is output.
 ~1993~1 = LCELL( _EQ076 $  GND);
  _EQ076 =  _X009 &  ~1988~1;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2012~1' 
-- Equation name is '~2012~1', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ077 $  GND);
  _EQ077 =  _LC027 & !~1485~1;

-- Node name is '~2032~1' 
-- Equation name is '~2032~1', location is LC077, type is buried.
-- synthesized logic cell 
_LC077   = LCELL( _EQ078 $  _LC038);
  _EQ078 =  _LC038 &  S0 & !S1 & !S2;

-- Node name is '~2033~1' 
-- Equation name is '~2033~1', location is LC038, type is buried.
-- synthesized logic cell 
_LC038   = LCELL( _EQ079 $  VCC);
  _EQ079 =  S0 & !S1 & !S2 &  _X009 &  _X044
         # !S0 & !S1 & !S2 & !Y7
         # !_LC038 &  _X009 &  _X044
         # !S1 & !S2 &  _X009 &  _X044 & !Y7;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X044  = EXP( _LC038 &  S0 & !S1 & !S2);

-- Node name is '~2054~1' 
-- Equation name is '~2054~1', location is LC034, type is buried.
-- synthesized logic cell 
_LC034   = LCELL( _EQ080 $  GND);
  _EQ080 = !S0 & !S1 & !S2 &  Y6
         #  _LC034 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2075~1' 
-- Equation name is '~2075~1', location is LC055, type is buried.
-- synthesized logic cell 
_LC055   = LCELL( _EQ081 $  GND);
  _EQ081 = !S0 & !S1 & !S2 &  Y5
         #  _LC055 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2096~1' 
-- Equation name is '~2096~1', location is LC066, type is buried.
-- synthesized logic cell 
_LC066   = LCELL( _EQ082 $  GND);
  _EQ082 = !S0 & !S1 & !S2 &  Y4
         #  _LC066 &  _X009;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2201~1~2' 
-- Equation name is '~2201~1~2', location is LC022, type is buried.
-- synthesized logic cell 
_LC022   = LCELL( _EQ083 $  GND);
  _EQ083 =  _LC024 &  _LC070 &  S1 & !S2 &  _X009 &  _X010
         #  _LC018 &  _LC024 & !S0 & !S2 &  _X009 &  _X010;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);

-- Node name is '~2201~1' 
-- Equation name is '~2201~1', location is LC017, type is output.
 ~2201~1 = LCELL( _EQ084 $  GND);
  _EQ084 =  _LC070 &  S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC024 & !S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC018 & !S0 & !S1 & !S2
         #  _X009 &  _X045 &  ~2201~1
         #  _LC022;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);
  _X045  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2222~1~2' 
-- Equation name is '~2222~1~2', location is LC007, type is buried.
-- synthesized logic cell 
_LC007   = LCELL( _EQ085 $  GND);
  _EQ085 =  _LC029 &  _LC068 &  S1 & !S2 &  _X009
         #  _LC068 &  S0 &  S1 &  _X009 &  ~2222~1
         #  _LC068 &  S0 & !S2 &  _X009 &  ~2222~1
         #  _LC029 &  _LC050 & !S0 & !S2 &  _X009
         #  _LC029 & !S0 &  S1 &  _X009 &  ~2222~1;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2222~1~3' 
-- Equation name is '~2222~1~3', location is LC005, type is buried.
-- synthesized logic cell 
_LC005   = LCELL( _EQ086 $  GND);
  _EQ086 =  _LC029 & !S0 & !S2 &  _X009 &  ~2222~1
         # !S1 &  _X009 &  ~2222~1
         #  _LC007;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2222~1' 
-- Equation name is '~2222~1', location is LC001, type is output.
 ~2222~1 = LCELL( _EQ087 $  GND);
  _EQ087 =  _LC068 &  S0 &  S1 & !S2 &  _X009
         #  _LC029 & !S0 &  S1 & !S2 &  _X009
         #  _LC050 & !S0 & !S1 & !S2
         #  S2 &  _X009 &  ~2222~1
         #  _LC005;
  _X009  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2243~1~2' 
-- Equation name is '~2243~1~2', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ088 $  GND);
  _EQ088 =  _LC031 &  _LC069 &  S1 & !S2 &  _X009 &  _X010
         #  _LC031 &  _LC060 & !S0 & !S2 &  _X009 &  _X010;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);

-- Node name is '~2243~1' 
-- Equation name is '~2243~1', location is LC033, type is output.
 ~2243~1 = LCELL( _EQ089 $  GND);
  _EQ089 =  _LC069 &  S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC031 & !S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC060 & !S0 & !S1 & !S2
         #  _X009 &  _X045 &  ~2243~1
         #  _LC036;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);
  _X045  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2264~1~2' 
-- Equation name is '~2264~1~2', location is LC030, type is buried.
-- synthesized logic cell 
_LC030   = LCELL( _EQ090 $  GND);
  _EQ090 =  _LC025 &  _LC065 &  S1 & !S2 &  _X009 &  _X010
         #  _LC025 &  _LC057 & !S0 & !S2 &  _X009 &  _X010;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);

-- Node name is '~2264~1' 
-- Equation name is '~2264~1', location is LC019, type is output.
 ~2264~1 = LCELL( _EQ091 $  GND);
  _EQ091 =  _LC065 &  S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC025 & !S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC057 & !S0 & !S1 & !S2
         #  _X009 &  _X045 &  ~2264~1
         #  _LC030;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);
  _X045  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2285~1~2' 
-- Equation name is '~2285~1~2', location is LC002, type is buried.
-- synthesized logic cell 
_LC002   = LCELL( _EQ092 $  GND);
  _EQ092 =  _LC028 &  _LC079 &  S1 & !S2 &  _X009 &  _X010
         #  _LC028 &  _LC051 & !S0 & !S2 &  _X009 &  _X010;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);

-- Node name is '~2285~1' 
-- Equation name is '~2285~1', location is LC004, type is output.
 ~2285~1 = LCELL( _EQ093 $  GND);
  _EQ093 =  _LC079 &  S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC028 & !S0 &  S1 & !S2 &  _X009 &  _X010
         #  _LC051 & !S0 & !S1 & !S2
         #  _X009 &  _X045 &  ~2285~1
         #  _LC002;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);
  _X045  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2432~1' 
-- Equation name is '~2432~1', location is LC009, type is buried.
-- synthesized logic cell 
_LC009   = LCELL( _EQ094 $  GND);
  _EQ094 =  S0 &  S1 &  S2 &  Y5 & !~1485~1
         #  _LC065 &  S0 &  S1 & !S2 & !~1485~1
         #  _LC011 & !S0 & !S1 &  S2 & !~1485~1
         #  _LC025 & !S0 &  S1 & !S2 & !~1485~1
         #  _LC095 &  S0 & !S1 & !S2 & !~1485~1;

-- Node name is '~2453~1' 
-- Equation name is '~2453~1', location is LC003, type is buried.
-- synthesized logic cell 
_LC003   = LCELL( _EQ095 $  GND);
  _EQ095 =  S0 &  S1 &  S2 &  Y4 & !~1485~1
         #  _LC079 &  S0 &  S1 & !S2 & !~1485~1
         #  ~PIN014 & !S0 & !S1 &  S2 & !~1485~1
         #  _LC028 & !S0 &  S1 & !S2 & !~1485~1
         #  _LC093 &  S0 & !S1 & !S2 & !~1485~1;

-- Node name is '~2554~1' 
-- Equation name is '~2554~1', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ096 $  GND);
  _EQ096 =  _LC032 &  S0 &  S1 &  S2
         #  S0 &  S1 & !S2 &  ~2201~1
         #  _LC032 & !S0 & !S1 &  S2;

-- Node name is '~2558~1' 
-- Equation name is '~2558~1', location is LC032, type is buried.
-- synthesized logic cell 
_LC032   = LCELL( _EQ097 $  GND);
  _EQ097 = !S0 &  S1 & !S2 &  _X009 &  _X010 &  ~2201~1
         #  S0 & !S1 & !S2 &  _X009 &  ~795~1
         # !S0 & !S1 & !S2 &  ~2201~1
         #  _LC020 &  _X009 &  _X010;
  _X009  = EXP(!S0 & !S1 & !S2);
  _X010  = EXP( S0 & !S1 & !S2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X009 occurs in LABs A, B, C, D, E
--    _X010 occurs in LABs A, B, C
--    _X038 occurs in LABs D, E
--    _X045 occurs in LABs A, B, C




Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

***** Logic for device 'alu1' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** ERROR SUMMARY **

Info: Chip 'alu1' in device 'EPM7096LC68-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                     R           
                    A        A                       E     ~  ~  
                    L        L  V                    S     P  P  
                    U        U  C                    E  V  I  I  
                    O        O  C                    R  C  N  N  
                    U  G     U  I  G  G  G  G  G     V  C  0  0  
              X  X  T  N  Y  T  N  N  N  N  N  N  Z  E  I  1  0  
              0  1  2  D  2  0  T  D  D  D  D  D  F  D  O  0  8  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      S2 | 10                                                  60 | ~PIN009 
   VCCIO | 11                                                  59 | ~1485~1 
 ~2222~1 | 12                                                  58 | GND 
  ~795~1 | 13                                                  57 | RESERVED 
RESERVED | 14                                                  56 | ~PIN007 
 ~2201~1 | 15                                                  55 | X6 
     GND | 16                                                  54 | S1 
 ~1478~1 | 17                                                  53 | VCCIO 
 ~1993~1 | 18                  EPM7096LC68-7                   52 | Y6 
 ALUOUT3 | 19                                                  51 | X3 
 ALUOUT1 | 20                                                  50 | ~1988~1 
   VCCIO | 21                                                  49 | Y3 
      Y1 | 22                                                  48 | GND 
      X2 | 23                                                  47 | RESERVED 
      Y7 | 24                                                  46 | RESERVED 
      X7 | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | Y0 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              X  ~  Y  ~  V  X  ~  G  V  Y  ~  G  R  S  ~  ~  V  
              5  2  4  2  C  4  2  N  C  5  P  N  E  0  P  P  C  
                 2     2  C     2  D  C     I  D  S     I  I  C  
                 8     6  I     4     I     N     E     N  N  I  
                 5     4  O     3     N     0     R     0  0  O  
                 ~     ~        ~     T     1     V     1  1     
                 1     1        1           1     E     6  5     
                                                  D              


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)   8/ 8(100%)   9/16( 56%)  33/36( 91%) 
B:    LC17 - LC32    15/16( 93%)   7/ 8( 87%)  12/16( 75%)  33/36( 91%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  16/16(100%)  17/36( 47%) 
D:    LC49 - LC64    16/16(100%)   6/ 8( 75%)  13/16( 81%)  26/36( 72%) 
E:    LC65 - LC80    16/16(100%)   6/ 8( 75%)  15/16( 93%)  24/36( 66%) 
F:    LC81 - LC96    16/16(100%)   6/ 8( 75%)   5/16( 31%)  34/36( 94%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            41/48     ( 85%)
Total logic cells used:                         91/96     ( 94%)
Total shareable expanders used:                 41/96     ( 42%)
Total Turbo logic cells used:                   91/96     ( 94%)
Total shareable expanders not available (n/a):  29/96     ( 30%)
Average fan-in:                                  6.95
Total fan-in:                                   633

Total input pins required:                      29
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     91
Total flipflops required:                        0
Total product terms required:                  321
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          34

Synthesized logic cells:                        47/  96   ( 48%)



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  42   (59)  (D)      INPUT    s          0      0   0    0    0    0    1  ~PIN015
  41   (57)  (D)      INPUT    s          0      0   0    0    0    0    1  ~PIN016
  40   (56)  (D)      INPUT               0      0   0    0    0   11   48  S0
  54   (77)  (E)      INPUT               0      0   0    0    0   11   48  S1
  10    (6)  (A)      INPUT               0      0   0    0    0   11   48  S2
   9    (8)  (A)      INPUT               0      0   0    0    0    1   26  X0
   8    (9)  (A)      INPUT               0      0   0    0    0    3   23  X1
  23   (17)  (B)      INPUT               0      0   0    0    0    3   21  X2
  51   (73)  (E)      INPUT               0      0   0    0    0    3   17  X3
  32   (35)  (C)      INPUT               0      0   0    0    0    0   14  X4
  27   (43)  (C)      INPUT               0      0   0    0    0    0   13  X5
  55   (80)  (E)      INPUT               0      0   0    0    0    1    2  X6
  25   (45)  (C)      INPUT               0      0   0    0    0    1    1  X7
  44   (61)  (D)      INPUT               0      0   0    0    0    0   18  Y0
  22   (19)  (B)      INPUT               0      0   0    0    0    0   21  Y1
   5   (14)  (A)      INPUT               0      0   0    0    0    0   21  Y2
  49   (69)  (E)      INPUT               0      0   0    0    0    0   19  Y3
  29   (40)  (C)      INPUT               0      0   0    0    0    0   14  Y4
  36   (49)  (D)      INPUT               0      0   0    0    0    0   13  Y5
  52   (75)  (E)      INPUT               0      0   0    0    0    1    2  Y6
  24   (48)  (C)      INPUT               0      0   0    0    0    1    1  Y7
  17   (27)  (B)      INPUT    s          0      0   0    0    0    0    4  ~1478~1
  50   (72)  (E)      INPUT    s          0      0   0    0    0    0    2  ~1988~1
  18   (25)  (B)      INPUT    s          0      0   0    0    0    1    9  ~1993~1
  15   (29)  (B)      INPUT    s          0      0   0    0    0    0    2  ~2201~1
  12    (4)  (A)      INPUT    s          0      0   0    0    0    1    3  ~2222~1
  33   (33)  (C)      INPUT    s          0      0   0    0    0    1    3  ~2243~1
  30   (37)  (C)      INPUT    s          0      0   0    0    0    1    3  ~2264~1
  28   (41)  (C)      INPUT    s          0      0   0    0    0    1    3  ~2285~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4     16    A     OUTPUT      t        1      0   0    3    2    0    0  ALUOUT0
  20     21    B     OUTPUT      t        1      0   0    3    2    0    0  ALUOUT1
   7     12    A     OUTPUT      t        1      0   0    3    2    0    0  ALUOUT2
  19     24    B     OUTPUT      t        1      0   0    3    2    0    0  ALUOUT3
  56     81    F     OUTPUT      t        1      1   0    6    3    0    0  ~PIN007
  61     89    F     OUTPUT      t        0      0   0    4    1    0    1  ~PIN008
  60     88    F     OUTPUT      t        0      0   0    4    1    0    2  ~PIN009
  62     92    F     OUTPUT      t        0      0   0    4    1    0    3  ~PIN010
  37     51    D     OUTPUT      t        8      0   0    8   11    0    0  ~PIN011
  65     96    F     OUTPUT      t        1      1   0    7    5    0    0  ZF
  13      1    A     OUTPUT    s t        1      0   1    4    2    0    1  ~795~1
  59     86    F     OUTPUT    s t        0      0   0    3    0    0    4  ~1485~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (42)    59    D       SOFT      t        1      0   0    4    2    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gcp2
   -     62    D       SOFT    s t        1      0   1    6    7    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gc2~1
   -     23    B       SOFT      t        1      1   0    5    2    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs1
   -     55    D       SOFT      t        1      1   0    5    2    0    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs2
   -     54    D       SOFT      t        1      1   0    5    2    1    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs3
 (40)    56    D       SOFT      t        1      1   0    4    2    1    3  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps1
   -     60    D       SOFT      t        1      1   0    4    2    1    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps2
   -     95    F       SOFT      t        1      1   0    4    2    1    1  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps3
 (44)    61    D       SOFT      t        0      0   0    5    1    1    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node0
 (27)    43    C       SOFT      t        1      1   0    6    3    1    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node1
 (41)    57    D       SOFT      t        1      0   1    6    6    1    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node2
 (36)    49    D       SOFT      t        0      0   0    0    3    1    2  |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node3
 (32)    35    C       SOFT      t        1      1   0    4    1    1    3  |LPM_ADD_SUB:467|datab_node0
   -     22    B       SOFT      t        1      1   0    4    1    1    3  |LPM_ADD_SUB:467|datab_node1
   -     50    D       SOFT      t        1      1   0    4    1    1    3  |LPM_ADD_SUB:467|datab_node2
   -     58    D       SOFT      t        1      1   0    4    1    1    1  |LPM_ADD_SUB:467|datab_node3
   -     34    C       SOFT      t        0      0   0    2    0    0    1  |LPM_ADD_SUB:679|addcore:adder|result_node0
   -     36    C       SOFT      t        3      2   0    4    0    0    1  |LPM_ADD_SUB:679|addcore:adder|result_node1
   -     38    C       SOFT      t        4      3   0    6    0    0    1  |LPM_ADD_SUB:679|addcore:adder|result_node2
   -     39    C       SOFT      t        6      3   1    8    0    0    1  |LPM_ADD_SUB:679|addcore:adder|result_node3
 (29)    40    C       SOFT      t        0      0   0    5    2    0    1  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|gcp2
   -     52    D       SOFT      t        0      0   0    5    0    0    3  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node0
 (25)    45    C       SOFT      t        0      0   0    5    1    0    3  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node1
   -     46    C       SOFT      t        0      0   0    5    2    0    3  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node2
   -      2    A       SOFT      t        0      0   0    0    2    0    3  |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node3
   -     82    F       SOFT      t        0      0   0    5    2    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gcp2
 (57)    84    F       SOFT      t        0      0   0    4    1    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs1
   -     85    F       SOFT      t        0      0   0    4    1    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs2
   -     90    F       SOFT      t        0      0   0    4    1    0    1  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs3
   -     47    C       SOFT      t        0      0   0    5    0    0    3  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node0
   -     91    F       SOFT      t        0      0   0    1    1    0    3  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node1
   -     28    B       SOFT      t        2      1   1    6    2    0    3  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node2
   -      3    A       SOFT      t        1      1   0    5    2    0    3  |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node3
 (55)    80    E       SOFT      t        0      0   0    4    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes1
 (24)    48    C       SOFT      t        7      0   1    6    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes2
   -     10    A       SOFT    s t        0      0   0    2    0    1    0  ~717~1
   -     79    E       SOFT    s t        3      0   0    4   12    1    0  ~718~1
   -     78    E       SOFT    s t        1      0   1   11    0    0    1  ~718~2
   -     74    E       SOFT    s t        1      0   1   12    0    0    1  ~718~3
   -     71    E       SOFT    s t        1      0   1   12    0    0    1  ~718~4
 (49)    69    E       SOFT    s t        1      0   1   12    0    0    1  ~718~5
 (47)    67    E       SOFT    s t        1      0   1   11    0    0    1  ~718~6
   -     66    E       SOFT    s t        1      0   1   12    0    0    1  ~718~7
 (46)    65    E       SOFT    s t        1      0   1   12    0    0    1  ~718~8
 (52)    75    E       SOFT    s t        1      0   1   10    0    0    1  ~718~9
 (51)    73    E       SOFT    s t        1      0   1   10    0    0    1  ~718~10
 (50)    72    E       SOFT    s t        1      0   1   10    0    0    1  ~718~11
   -     70    E       SOFT    s t        1      0   1    8    0    0    1  ~718~12
   -     68    E       SOFT    s t        1      0   1    8    0    0    1  ~718~13
 (10)     6    A       SOFT    s t        0      0   0    2    0    0    1  ~762~1
  (9)     8    A       SOFT    s t        0      0   0    2    0    0    1  ~763~1
   -     76    E       SOFT    s t        0      0   0    2    0    0    1  ~764~1
 (54)    77    E       SOFT    s t        0      0   0    2    0    0    1  ~765~1
   -     42    C       SOFT    s t        0      0   0    2    0    0    1  ~766~1
   -     44    C       SOFT    s t        0      0   0    2    0    0    1  ~767~1
 (30)    37    C       SOFT    s t        0      0   0    2    0    0    1  ~768~1
 (33)    33    C       SOFT    s t        0      0   0    2    0    0    1  ~769~1
   -     83    F      LCELL    s t        2      1   1    4    1    3    4  ~1930~1
 (39)    53    D      LCELL    s t        2      1   1    4    1    3    6  ~1951~1
 (23)    17    B      LCELL    s t        2      1   1    4    1    3    8  ~1972~1
 (45)    64    D      LCELL    s t        1      1   0    4    1    0    3  ~2117~1
   -     63    D      LCELL    s t        1      1   0    4    1    0    3  ~2138~1
 (15)    29    B      LCELL    s t        1      1   0    4    1    0    3  ~2159~1
 (28)    41    C      LCELL    s t        1      1   0    4    1    0    3  ~2180~1
   -     30    B      LCELL    s t        2      2   0    3    3    0    1  ~2306~1~2
 (22)    19    B      LCELL    s t        4      3   1    4    5    1    4  ~2306~1
   -     11    A      LCELL    s t        2      2   0    3    3    0    1  ~2327~1~2
  (8)     9    A      LCELL    s t        4      3   1    4    5    1    4  ~2327~1
 (14)    32    B      LCELL    s t        2      2   0    3    3    0    1  ~2348~1~2
 (18)    25    B      LCELL    s t        4      3   1    4    5    1    4  ~2348~1
   -     31    B      LCELL    s t        2      2   0    3    3    0    1  ~2369~1~2
   -     26    B      LCELL    s t        4      3   1    4    5    1    4  ~2369~1
   -      5    A       SOFT    s t        1      0   1    5    4    1    0  ~2474~1
 (12)     4    A       SOFT    s t        1      0   1    4    5    1    0  ~2495~1
   -     20    B       SOFT    s t        1      0   1    4    5    1    0  ~2516~1
 (17)    27    B       SOFT    s t        1      0   1    5    4    1    0  ~2537~1
 (64)    94    F       SOFT    s t        0      0   0    8    5    0    1  ~2575~1
   -     93    F       SOFT    s t        3      1   0    8   14    1    1  ~2576~1
   -     87    F      LCELL    s t        1      1   0    7    5    0    1  ~2579~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC16 ALUOUT0
        | +--------------------- LC12 ALUOUT2
        | | +------------------- LC2 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node3
        | | | +----------------- LC3 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node3
        | | | | +--------------- LC10 ~717~1
        | | | | | +------------- LC6 ~762~1
        | | | | | | +----------- LC8 ~763~1
        | | | | | | | +--------- LC1 ~795~1
        | | | | | | | | +------- LC11 ~2327~1~2
        | | | | | | | | | +----- LC9 ~2327~1
        | | | | | | | | | | +--- LC5 ~2474~1
        | | | | | | | | | | | +- LC4 ~2495~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC2  -> - - - - - - - - - - * - | * * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node3
LC3  -> - - - - - - - - - - * - | * * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node3
LC10 -> - - - - - - - * - - - - | * - - - - - | <-- ~717~1
LC11 -> - - - - - - - - - * - - | * - - - - - | <-- ~2327~1~2
LC9  -> - - - - - - - - - * - - | * - - - - * | <-- ~2327~1
LC4  -> - * - - - - - - - - - - | * - - - - - | <-- ~2495~1

Pin
42   -> - - - - - - - - - - * - | * - - - - - | <-- ~PIN015
40   -> * * - * - - - - * * * * | * * * * - * | <-- S0
54   -> * * - * - - - - * * * * | * * * * - * | <-- S1
10   -> * * - * - - - - * * * * | * * * * - * | <-- S2
9    -> - - - * - - - - - - - - | * * * * * - | <-- X0
55   -> - - - - * - * * - - - - | * - - - - - | <-- X6
25   -> - - - - - * - * - - - - | * - - - - - | <-- X7
5    -> - - - - - - - - - - - * | * - * * * - | <-- Y2
49   -> - - - - - - - - - - * - | * - * * * * | <-- Y3
52   -> - - - - * - * * - - - - | * - - - - - | <-- Y6
24   -> - - - - - * - * - - - - | * - - - - - | <-- Y7
17   -> - - - - - - - - - * - - | * * - - - - | <-- ~1478~1
50   -> - - - * - - - - - - - - | * * - - - - | <-- ~1988~1
LC61 -> * - - - - - - - - - - - | * * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node0
LC57 -> - * - - - - - - * * - - | * - - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node2
LC38 -> - - - - - - - - - - - * | * - - - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node2
LC39 -> - - - - - - - - - - * - | * - - - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node3
LC40 -> - - * - - - - - - - - - | * - - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|gcp2
LC46 -> - - - - - - - - * * - * | * - - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node2
LC82 -> - - - * - - - - - - - - | * - - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gcp2
LC90 -> - - - * - - - - - - - - | * - - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs3
LC28 -> - - - - - - - - * * - * | * - - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node2
LC48 -> - - - - - - - - - - - * | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes2
LC89 -> - - * - - - - - - - - - | * - - - - - | <-- ~PIN008
LC79 -> - - - - - - - * - - - - | * - - - - - | <-- ~718~1
LC86 -> - - - - - - - - - - * * | * * - - - - | <-- ~1485~1
LC27 -> * - - - - - - - - - - - | * - - - - - | <-- ~2537~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                       Logic cells placed in LAB 'B'
        +----------------------------- LC21 ALUOUT1
        | +--------------------------- LC24 ALUOUT3
        | | +------------------------- LC23 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs1
        | | | +----------------------- LC22 |LPM_ADD_SUB:467|datab_node1
        | | | | +--------------------- LC28 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node2
        | | | | | +------------------- LC17 ~1972~1
        | | | | | | +----------------- LC29 ~2159~1
        | | | | | | | +--------------- LC30 ~2306~1~2
        | | | | | | | | +------------- LC19 ~2306~1
        | | | | | | | | | +----------- LC32 ~2348~1~2
        | | | | | | | | | | +--------- LC25 ~2348~1
        | | | | | | | | | | | +------- LC31 ~2369~1~2
        | | | | | | | | | | | | +----- LC26 ~2369~1
        | | | | | | | | | | | | | +--- LC20 ~2516~1
        | | | | | | | | | | | | | | +- LC27 ~2537~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC17 -> - - * - * * - - - - - - - - - | - * - * - * | <-- ~1972~1
LC29 -> - - * * - - * - - - - - - - - | - * - - - - | <-- ~2159~1
LC30 -> - - - - - - - - * - - - - - - | - * - - - - | <-- ~2306~1~2
LC19 -> - - - - - - - - * - - - - - - | - * - - - * | <-- ~2306~1
LC32 -> - - - - - - - - - - * - - - - | - * - - - - | <-- ~2348~1~2
LC25 -> - - - - - - - - - - * - - - - | - * - - - * | <-- ~2348~1
LC31 -> - - - - - - - - - - - - * - - | - * - - - - | <-- ~2369~1~2
LC26 -> - - - - - - - - - - - - * - - | - * - - - * | <-- ~2369~1
LC20 -> * - - - - - - - - - - - - - - | - * - - - - | <-- ~2516~1

Pin
40   -> * * * * * * * * * * * * * * * | * * * * - * | <-- S0
54   -> * * * * * * * * * * * * * * * | * * * * - * | <-- S1
10   -> * * * * * * * * * * * * * * * | * * * * - * | <-- S2
9    -> - - - - * - - - - - - - - - * | * * * * * - | <-- X0
8    -> - - * - * - - - - - - - - - - | - * * * * * | <-- X1
44   -> - - - - - - - - - - - - - - * | - * * - * - | <-- Y0
22   -> - - * * - * * - - - - - - * - | - * * - * - | <-- Y1
17   -> - - - - - - - - * - * - * - - | * * - - - - | <-- ~1478~1
50   -> - - - - * - - - - - - - - - - | * * - - - - | <-- ~1988~1
LC61 -> - - - - - - - - - - - * * - - | * * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node0
LC43 -> * - - - - - - - - * * - - - - | - * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node1
LC49 -> - * - - - - - * * - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node3
LC34 -> - - - - - - - - - - - - - - * | - * - - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node0
LC36 -> - - - - - - - - - - - - - * - | - * - - - - | <-- |LPM_ADD_SUB:679|addcore:adder|result_node1
LC52 -> - - - - - - - - - - - * * - * | - * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node0
LC45 -> - - - - - - - - - * * - - * - | - * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node1
LC2  -> - - - - - - - * * - - - - - - | * * - - - - | <-- |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node3
LC85 -> - - - - * - - - - - - - - - - | - * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs2
LC47 -> - - - - - - - - - - - * * - * | - * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node0
LC91 -> - - - - - - - - - * * - - * - | - * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node1
LC3  -> - - - - - - - * * - - - - - - | * * - - - - | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node3
LC80 -> - - - - - - - - - - - - - * - | - * - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes1
LC86 -> - - - - - - - - - - - - - * * | * * - - - - | <-- ~1485~1
LC5  -> - * - - - - - - - - - - - - - | - * - - - - | <-- ~2474~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC43 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node1
        | +----------------------------- LC35 |LPM_ADD_SUB:467|datab_node0
        | | +--------------------------- LC34 |LPM_ADD_SUB:679|addcore:adder|result_node0
        | | | +------------------------- LC36 |LPM_ADD_SUB:679|addcore:adder|result_node1
        | | | | +----------------------- LC38 |LPM_ADD_SUB:679|addcore:adder|result_node2
        | | | | | +--------------------- LC39 |LPM_ADD_SUB:679|addcore:adder|result_node3
        | | | | | | +------------------- LC40 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|gcp2
        | | | | | | | +----------------- LC45 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node1
        | | | | | | | | +--------------- LC46 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node2
        | | | | | | | | | +------------- LC47 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node0
        | | | | | | | | | | +----------- LC48 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes2
        | | | | | | | | | | | +--------- LC42 ~766~1
        | | | | | | | | | | | | +------- LC44 ~767~1
        | | | | | | | | | | | | | +----- LC37 ~768~1
        | | | | | | | | | | | | | | +--- LC33 ~769~1
        | | | | | | | | | | | | | | | +- LC41 ~2180~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC41 -> * * - - - - - - - - - - - - - * | - - * - - - | <-- ~2180~1

Pin
40   -> * * - - - - * * * * - - - - - * | * * * * - * | <-- S0
54   -> * * - - - - * * * * - - - - - * | * * * * - * | <-- S1
10   -> * * - - - - * * * * - - - - - * | * * * * - * | <-- S2
9    -> * - * * * * * * * * * - - - * - | * * * * * - | <-- X0
8    -> - - - * * * - - - - * - - * - - | - * * * * * | <-- X1
23   -> - - - - * * - - - - * - * - - - | - - * * * * | <-- X2
51   -> - - - - - * - - - - - * - - - - | - - * * * * | <-- X3
44   -> * * * * * * - - - - * - - - * * | - * * - * - | <-- Y0
22   -> - - - * * * - - - - * - - * - - | - * * - * - | <-- Y1
5    -> - - - - * * - - - - * - * - - - | * - * * * - | <-- Y2
49   -> - - - - - * - - - - - * - - - - | * - * * * * | <-- Y3
18   -> * - - - - - * * * * - - - - - - | - - * * - - | <-- ~1993~1
LC23 -> * - - - - - - - - - - - - - - - | - - * - - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs1
LC56 -> * - - - - - - - - - - - - - - - | - - * * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps1
LC88 -> - - - - - - * - * - - - - - - - | - - * - - - | <-- ~PIN009
LC92 -> - - - - - - * * * - - - - - - - | - - * - - - | <-- ~PIN010


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC59 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gcp2
        | +----------------------------- LC62 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gc2~1
        | | +--------------------------- LC55 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs2
        | | | +------------------------- LC54 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs3
        | | | | +----------------------- LC56 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps1
        | | | | | +--------------------- LC60 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps2
        | | | | | | +------------------- LC61 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node0
        | | | | | | | +----------------- LC57 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node2
        | | | | | | | | +--------------- LC49 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node3
        | | | | | | | | | +------------- LC50 |LPM_ADD_SUB:467|datab_node2
        | | | | | | | | | | +----------- LC58 |LPM_ADD_SUB:467|datab_node3
        | | | | | | | | | | | +--------- LC52 |LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node0
        | | | | | | | | | | | | +------- LC51 ~PIN011
        | | | | | | | | | | | | | +----- LC53 ~1951~1
        | | | | | | | | | | | | | | +--- LC64 ~2117~1
        | | | | | | | | | | | | | | | +- LC63 ~2138~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC59 -> - - - - - - - - * - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gcp2
LC62 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gc2~1
LC55 -> - - - - - - - * - - - - - - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs2
LC54 -> - - - - - - - - * - - - * - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs3
LC56 -> - * - - - - - * - - - - * - - - | - - * * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps1
LC60 -> - * - - - - - * - - - - * - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps2
LC50 -> * * - - - * - - - - - - * - - - | - - - * - - | <-- |LPM_ADD_SUB:467|datab_node2
LC58 -> - - - - - - - - - - - - * - - - | - - - * - * | <-- |LPM_ADD_SUB:467|datab_node3
LC53 -> - * * - - * - - - - - - * * - - | - - - * - * | <-- ~1951~1
LC64 -> - - - * - - - - - - * - - - * - | - - - * - - | <-- ~2117~1
LC63 -> - - * - - - - - - * - - - - - * | - - - * - - | <-- ~2138~1

Pin
40   -> * * * * * * * * - * * * * * * * | * * * * - * | <-- S0
54   -> * * * * * * * * - * * * * * * * | * * * * - * | <-- S1
10   -> * * * * * * * * - * * * * * * * | * * * * - * | <-- S2
9    -> - * - - - - * * - - - * * - - - | * * * * * - | <-- X0
8    -> - * - - * - - * - - - - * - - - | - * * * * * | <-- X1
23   -> * - * - - * - - - - - - * - - - | - - * * * * | <-- X2
51   -> - - - * - - - - - - - - * - - - | - - * * * * | <-- X3
5    -> - - * - - - - - - * - - - * - * | * - * * * - | <-- Y2
49   -> - - - * - - - - - - * - - - * - | * - * * * * | <-- Y3
18   -> - * - - - - * * - - - * * - - - | - - * * - - | <-- ~1993~1
LC95 -> - - - - - - - - * - - - * - - - | - - - * - - | <-- |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps3
LC35 -> - * - - - - * * - - - - * - - - | - - - * - - | <-- |LPM_ADD_SUB:467|datab_node0
LC22 -> - * - - * - - * - - - - * - - - | - - - * - - | <-- |LPM_ADD_SUB:467|datab_node1
LC83 -> - - - * - - - - - - - - * - - - | - - - * - * | <-- ~1930~1
LC17 -> - * - - * - - * - - - - * - - - | - * - * - * | <-- ~1972~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC80 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes1
        | +----------------------------- LC79 ~718~1
        | | +--------------------------- LC78 ~718~2
        | | | +------------------------- LC74 ~718~3
        | | | | +----------------------- LC71 ~718~4
        | | | | | +--------------------- LC69 ~718~5
        | | | | | | +------------------- LC67 ~718~6
        | | | | | | | +----------------- LC66 ~718~7
        | | | | | | | | +--------------- LC65 ~718~8
        | | | | | | | | | +------------- LC75 ~718~9
        | | | | | | | | | | +----------- LC73 ~718~10
        | | | | | | | | | | | +--------- LC72 ~718~11
        | | | | | | | | | | | | +------- LC70 ~718~12
        | | | | | | | | | | | | | +----- LC68 ~718~13
        | | | | | | | | | | | | | | +--- LC76 ~764~1
        | | | | | | | | | | | | | | | +- LC77 ~765~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC78 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~2
LC74 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~3
LC71 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~4
LC69 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~5
LC67 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~6
LC66 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~7
LC65 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~8
LC75 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~9
LC73 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~10
LC72 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~11
LC70 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~12
LC68 -> - * - - - - - - - - - - - - - - | - - - - * - | <-- ~718~13

Pin
9    -> * - * * * * * * * - - - - - - - | * * * * * - | <-- X0
8    -> * - * * * * * * * * * * - - - - | - * * * * * | <-- X1
23   -> - - * * * * * * * * * * * * - - | - - * * * * | <-- X2
51   -> - - * * * * * * * * * * * * - - | - - * * * * | <-- X3
32   -> - * * * * * * * * * * * * * - * | - - - - * - | <-- X4
27   -> - * - * * * * * * * * * * * * - | - - - - * - | <-- X5
44   -> * - * * * * * * * - - - - - - - | - * * - * - | <-- Y0
22   -> * - * * * * * * * * * * - - - - | - * * - * - | <-- Y1
5    -> - - * * * * * * * * * * * * - - | * - * * * - | <-- Y2
49   -> - - * * * * * * * * * * * * - - | * - * * * * | <-- Y3
29   -> - * * * * * * * * * * * * * - * | - - - - * - | <-- Y4
36   -> - * * * * * - * * * * * * * * - | - - - - * - | <-- Y5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC95 |LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps3
        | +----------------------------- LC82 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gcp2
        | | +--------------------------- LC84 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs1
        | | | +------------------------- LC85 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs2
        | | | | +----------------------- LC90 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs3
        | | | | | +--------------------- LC91 |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node1
        | | | | | | +------------------- LC81 ~PIN007
        | | | | | | | +----------------- LC89 ~PIN008
        | | | | | | | | +--------------- LC88 ~PIN009
        | | | | | | | | | +------------- LC92 ~PIN010
        | | | | | | | | | | +----------- LC96 ZF
        | | | | | | | | | | | +--------- LC86 ~1485~1
        | | | | | | | | | | | | +------- LC83 ~1930~1
        | | | | | | | | | | | | | +----- LC94 ~2575~1
        | | | | | | | | | | | | | | +--- LC93 ~2576~1
        | | | | | | | | | | | | | | | +- LC87 ~2579~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC84 -> - - - - - * - - - - - - - - - - | - - - - - * | <-- |LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs1
LC83 -> * - - - * - * * - - - - * - - - | - - - * - * | <-- ~1930~1
LC94 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~2575~1
LC93 -> - - - - - - - - - - * - - - - * | - - - - - * | <-- ~2576~1
LC87 -> - - - - - - - - - - - - - * - - | - - - - - * | <-- ~2579~1

Pin
41   -> - - - - - * - - - - - - - - - - | - - - - - * | <-- ~PIN016
40   -> * * * * * - * * * * * * * * * * | * * * * - * | <-- S0
54   -> * * * * * - * * * * * * * * * * | * * * * - * | <-- S1
10   -> * * * * * - * * * * * * * * * * | * * * * - * | <-- S2
8    -> - * * - - - * - - * - - - - - - | - * * * * * | <-- X1
23   -> - * - * - - * - * - - - - - - - | - - * * * * | <-- X2
51   -> * - - - * - * * - - - - - - - - | - - * * * * | <-- X3
49   -> - - - - - - - - - - - - * - - - | * - * * * * | <-- Y3
15   -> - - - - - - - - - - - - - * * - | - - - - - * | <-- ~2201~1
12   -> - - - - - - - - - - * - - * * * | - - - - - * | <-- ~2222~1
33   -> - - - - - - - - - - * - - * * * | - - - - - * | <-- ~2243~1
30   -> - - - - - - - - - - * - - * * * | - - - - - * | <-- ~2264~1
28   -> - - - - - - - - - - * - - * * * | - - - - - * | <-- ~2285~1
LC58 -> * - - - - - - - - - - - - - - - | - - - * - * | <-- |LPM_ADD_SUB:467|datab_node3
LC6  -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~762~1
LC8  -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~763~1
LC76 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~764~1
LC77 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~765~1
LC42 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~766~1
LC44 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~767~1
LC37 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~768~1
LC33 -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~769~1
LC1  -> - - - - - - - - - - - - - - * - | - - - - - * | <-- ~795~1
LC53 -> - * - * - - * - * - - - - - - - | - - - * - * | <-- ~1951~1
LC17 -> - * * - - - * - - * - - - - - - | - * - * - * | <-- ~1972~1
LC19 -> - - - - - - - - - - * - - * * * | - * - - - * | <-- ~2306~1
LC9  -> - - - - - - - - - - * - - * * * | * - - - - * | <-- ~2327~1
LC25 -> - - - - - - - - - - * - - * * * | - * - - - * | <-- ~2348~1
LC26 -> - - - - - - - - - - * - - * * * | - * - - - * | <-- ~2369~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu1

** EQUATIONS **

S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
X3       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
X7       : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
~PIN015  : INPUT;
~PIN016  : INPUT;
~1478~1  : INPUT;
~1988~1  : INPUT;
~1993~1  : INPUT;
~2201~1  : INPUT;
~2222~1  : INPUT;
~2243~1  : INPUT;
~2264~1  : INPUT;
~2285~1  : INPUT;

-- Node name is 'ALUOUT0' 
-- Equation name is 'ALUOUT0', location is LC016, type is output.
 ALUOUT0 = LCELL( _EQ001 $  VCC);
  _EQ001 = !_LC027 &  _X001;
  _X001  = EXP( _LC061 & !S0 & !S1 & !S2);

-- Node name is 'ALUOUT1' 
-- Equation name is 'ALUOUT1', location is LC021, type is output.
 ALUOUT1 = LCELL( _EQ002 $  VCC);
  _EQ002 = !_LC020 &  _X002;
  _X002  = EXP( _LC043 & !S0 & !S1 & !S2);

-- Node name is 'ALUOUT2' 
-- Equation name is 'ALUOUT2', location is LC012, type is output.
 ALUOUT2 = LCELL( _EQ003 $  VCC);
  _EQ003 = !_LC004 &  _X003;
  _X003  = EXP( _LC057 & !S0 & !S1 & !S2);

-- Node name is 'ALUOUT3' 
-- Equation name is 'ALUOUT3', location is LC024, type is output.
 ALUOUT3 = LCELL( _EQ004 $  VCC);
  _EQ004 = !_LC005 &  _X004;
  _X004  = EXP( _LC049 & !S0 & !S1 & !S2);

-- Node name is 'ZF' 
-- Equation name is 'ZF', location is LC096, type is output.
 ZF      = LCELL( _EQ005 $  GND);
  _EQ005 = !_LC009 & !_LC019 & !_LC025 & !_LC026 & !S0 & !S1 & !S2 & !~2222~1 & 
             !~2243~1 & !~2264~1 & !~2285~1
         #  _LC093 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _EQ006 $  VCC);
  _EQ006 = !_LC062 &  _X006;
  _X006  = EXP( _LC050 & !S0 & !S1 & !S2 &  X2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC035 & !_LC056 & !_LC060 &  ~1993~1
         #  _LC017 &  _LC022 & !_LC060
         #  _LC050 &  _LC053
         #  _LC035 & !_LC056 & !_LC060 & !S0 & !S1 & !S2 &  X0
         #  _LC022 & !_LC060 & !S0 & !S1 & !S2 &  X1;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs1' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL( _EQ008 $  GND);
  _EQ008 = !S0 & !S1 & !S2 &  X1 &  Y1
         #  _LC017 & !S0 & !S1 & !S2 &  Y1
         #  _LC017 &  _LC029 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs2' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC055', type is buried 
_LC055   = LCELL( _EQ009 $  GND);
  _EQ009 = !S0 & !S1 & !S2 &  X2 &  Y2
         #  _LC053 & !S0 & !S1 & !S2 &  Y2
         #  _LC053 &  _LC063 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC054', type is buried 
_LC054   = LCELL( _EQ010 $  GND);
  _EQ010 = !S0 & !S1 & !S2 &  X3 &  Y3
         #  _LC083 & !S0 & !S1 & !S2 &  Y3
         #  _LC064 &  _LC083 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC056', type is buried 
_LC056   = LCELL( _EQ011 $  GND);
  _EQ011 = !_LC017 & !_LC022 &  _X005
         # !_LC017 & !_LC022 & !X1;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps2' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC060', type is buried 
_LC060   = LCELL( _EQ012 $  GND);
  _EQ012 = !_LC050 & !_LC053 &  _X005
         # !_LC050 & !_LC053 & !X2;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|ps3' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC095', type is buried 
_LC095   = LCELL( _EQ013 $  GND);
  _EQ013 = !_LC058 & !_LC083 &  _X005
         # !_LC058 & !_LC083 & !X3;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( _EQ014 $  _LC035);
  _EQ014 = !S0 & !S1 & !S2 &  X0
         #  ~1993~1;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC043', type is buried 
_LC043   = LCELL( _EQ015 $  _EQ016);
  _EQ015 = !S0 & !S1 & !S2 &  X0 &  Y0
         # !S0 & !S1 & !S2 &  Y0 &  ~1993~1
         #  _LC041 &  _X005 &  ~1993~1;
  _X005  = EXP(!S0 & !S1 & !S2);
  _EQ016 = !_LC023 & !_LC056;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC057', type is buried 
_LC057   = LCELL( _EQ017 $  _EQ018);
  _EQ017 =  _LC035 & !_LC056 & !S0 & !S1 & !S2 &  X0
         #  _LC022 & !S0 & !S1 & !S2 &  X1
         #  _LC035 & !_LC056 &  ~1993~1
         #  _LC017 &  _LC022;
  _EQ018 = !_LC055 & !_LC060;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC049', type is buried 
_LC049   = LCELL( _EQ019 $  _LC059);
  _EQ019 = !_LC054 & !_LC095;

-- Node name is '|LPM_ADD_SUB:467|datab_node0' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC035', type is buried 
_LC035   = LCELL( _EQ020 $  GND);
  _EQ020 = !S0 & !S1 & !S2 &  Y0
         #  _LC041 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|datab_node1' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC022', type is buried 
_LC022   = LCELL( _EQ021 $  GND);
  _EQ021 = !S0 & !S1 & !S2 &  Y1
         #  _LC029 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|datab_node2' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( _EQ022 $  GND);
  _EQ022 = !S0 & !S1 & !S2 &  Y2
         #  _LC063 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:467|datab_node3' from file "lpm_add_sub.tdf" line 114, column 14
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _EQ023 $  GND);
  _EQ023 = !S0 & !S1 & !S2 &  Y3
         #  _LC064 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( Y0 $  X0);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC036', type is buried 
_LC036   = LCELL( _EQ024 $  _EQ025);
  _EQ024 =  X0 & !Y0
         #  _X007;
  _X007  = EXP(!X0 &  Y0);
  _EQ025 =  _X008 &  _X009;
  _X008  = EXP( X1 & !Y1);
  _X009  = EXP(!X1 &  Y1);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( _EQ026 $  _EQ027);
  _EQ026 =  X0 &  _X009 & !Y0
         #  X1 & !Y1
         #  _X007 &  _X009;
  _X009  = EXP(!X1 &  Y1);
  _X007  = EXP(!X0 &  Y0);
  _EQ027 =  _X010 &  _X011;
  _X010  = EXP( X2 & !Y2);
  _X011  = EXP(!X2 &  Y2);

-- Node name is '|LPM_ADD_SUB:679|addcore:adder|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC039', type is buried 
_LC039   = LCELL( _EQ028 $  _EQ029);
  _EQ028 =  X0 &  _X009 &  _X011 & !Y0
         #  X1 &  _X011 & !Y1
         #  _X007 &  _X009 &  _X011
         #  X2 & !Y2;
  _X009  = EXP(!X1 &  Y1);
  _X011  = EXP(!X2 &  Y2);
  _X007  = EXP(!X0 &  Y0);
  _EQ029 =  _X012 &  _X013;
  _X012  = EXP(!X3 &  Y3);
  _X013  = EXP( X3 & !Y3);

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC040', type is buried 
_LC040   = LCELL( _EQ030 $  GND);
  _EQ030 = !~PIN009 & !~PIN010 & !S0 & !S1 & !S2 &  X0
         # !~PIN009 & !~PIN010 &  ~1993~1;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ031 $ !~1993~1);
  _EQ031 = !S0 & !S1 & !S2 &  X0 & !~1993~1;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC045', type is buried 
_LC045   = LCELL( _EQ032 $ !~PIN010);
  _EQ032 = !S0 & !S1 & !S2 &  X0
         #  ~1993~1;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( _EQ033 $ !~PIN009);
  _EQ033 = !~PIN010 & !S0 & !S1 & !S2 &  X0
         # !~PIN010 &  ~1993~1;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC002', type is buried 
_LC002   = LCELL(!~PIN008 $  _LC040);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC082', type is buried 
_LC082   = LCELL( _EQ034 $  _LC053);
  _EQ034 = !_LC053 & !S0 & !S1 & !S2 &  X1
         # !_LC053 & !S0 & !S1 & !S2 &  X2
         #  _LC017 & !_LC053;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs1' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC084', type is buried 
_LC084   = LCELL( _EQ035 $  _LC017);
  _EQ035 = !_LC017 & !S0 & !S1 & !S2 &  X1;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs2' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC085', type is buried 
_LC085   = LCELL( _EQ036 $  _LC053);
  _EQ036 = !_LC053 & !S0 & !S1 & !S2 &  X2;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|gs3' from file "addcore.tdf" line 148, column 7
-- Equation name is '_LC090', type is buried 
_LC090   = LCELL( _EQ037 $  _LC083);
  _EQ037 = !_LC083 & !S0 & !S1 & !S2 &  X3;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC047', type is buried 
_LC047   = LCELL( _EQ038 $ !~1993~1);
  _EQ038 = !S0 & !S1 & !S2 &  X0 & !~1993~1;

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC091', type is buried 
_LC091   = LCELL(!_LC084 $ !~PIN016);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ039 $ !_LC085);
  _EQ039 = !S0 & !S1 & !S2 &  X1
         # !S0 & !S1 & !S2 &  X0
         #  _X005 &  ~1988~1
         #  _LC017;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC003', type is buried 
_LC003   = LCELL( _EQ040 $ !_LC090);
  _EQ040 = !S0 & !S1 & !S2 &  X0
         #  _X005 &  ~1988~1
         #  _LC082;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes1' from file "csa_add.tdf" line 58, column 17
-- Equation name is '_LC080', type is buried 
_LC080   = LCELL( _EQ041 $  GND);
  _EQ041 = !X0 &  X1 &  Y0
         #  X1 &  Y0 & !Y1
         #  X0 & !X1 &  Y1
         #  X0 & !Y0 &  Y1;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes2' from file "csa_add.tdf" line 58, column 17
-- Equation name is '_LC048', type is buried 
_LC048   = LCELL( _EQ042 $  _EQ043);
  _EQ042 = !X0 &  X1 &  X2 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018 & 
              _X019 &  Y0 &  Y1
         #  X0 &  X1 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019 & 
             !Y0 &  Y1 &  Y2
         #  X0 &  X2 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019 & 
              Y0 &  Y2
         #  X0 & !X2 &  _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019 & 
              Y0 & !Y2;
  _X014  = EXP(!Y0 & !Y1 & !Y2);
  _X015  = EXP(!X1 & !Y0 & !Y2);
  _X016  = EXP(!X0 & !Y0 & !Y1);
  _X017  = EXP(!X0 & !X2 & !Y1);
  _X018  = EXP(!X0 & !X1 & !Y0);
  _X019  = EXP(!X0 & !X1 & !X2);
  _EQ043 =  _X014 &  _X015 &  _X016 &  _X017 &  _X018 &  _X019;
  _X014  = EXP(!Y0 & !Y1 & !Y2);
  _X015  = EXP(!X1 & !Y0 & !Y2);
  _X016  = EXP(!X0 & !Y0 & !Y1);
  _X017  = EXP(!X0 & !X2 & !Y1);
  _X018  = EXP(!X0 & !X1 & !Y0);
  _X019  = EXP(!X0 & !X1 & !X2);

-- Node name is '|LPM_ADD_SUB:1142|addcore:adder|addcore:adder0|g4' = '~PIN007' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN007', location is LC081, type is output.
 ~PIN007 = LCELL( _EQ044 $  VCC);
  _EQ044 = !_LC017 & !_LC053 & !_LC083 & !X1 & !X2 & !X3
         # !_LC017 & !_LC053 & !_LC083 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps3' = '~PIN008' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN008', location is LC089, type is output.
 ~PIN008 = LCELL( _EQ045 $ !_LC083);
  _EQ045 = !_LC083 & !S0 & !S1 & !S2 &  X3;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps2' = '~PIN009' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN009', location is LC088, type is output.
 ~PIN009 = LCELL( _EQ046 $ !_LC053);
  _EQ046 = !_LC053 & !S0 & !S1 & !S2 &  X2;

-- Node name is '|LPM_ADD_SUB:926|addcore:adder|addcore:adder0|ps1' = '~PIN010' from file "addcore.tdf" line 150, column 7
-- Equation name is '~PIN010', location is LC092, type is output.
 ~PIN010 = LCELL( _EQ047 $ !_LC017);
  _EQ047 = !_LC017 & !S0 & !S1 & !S2 &  X1;

-- Node name is '|LPM_ADD_SUB:467|addcore:adder|addcore:adder0|g4' = '~PIN011' from file "addcore.tdf" line 158, column 5
-- Equation name is '~PIN011', location is LC051, type is output.
 ~PIN011 = LCELL( _EQ048 $  _EQ049);
  _EQ048 =  _X020 &  _X021;
  _X020  = EXP( _LC058 & !S0 & !S1 & !S2 &  X3);
  _X021  = EXP( _LC058 &  _LC083);
  _EQ049 =  _X022 &  _X023 &  _X024 &  _X025 &  _X026 &  _X027;
  _X022  = EXP( _LC017 &  _LC022 & !_LC054 & !_LC060 & !_LC095);
  _X023  = EXP( _LC035 & !_LC054 & !_LC056 & !_LC060 & !_LC095 &  ~1993~1);
  _X024  = EXP( _LC050 &  _LC053 & !_LC054 & !_LC095);
  _X025  = EXP( _LC035 & !_LC054 & !_LC056 & !_LC060 & !_LC095 & !S0 & !S1 & !S2 & 
              X0);
  _X026  = EXP( _LC022 & !_LC054 & !_LC060 & !_LC095 & !S0 & !S1 & !S2 &  X1);
  _X027  = EXP( _LC050 & !_LC054 & !_LC095 & !S0 & !S1 & !S2 &  X2);

-- Node name is '~717~1' 
-- Equation name is '~717~1', location is LC010, type is buried.
-- synthesized logic cell 
_LC010   = LCELL(!X6 $  Y6);

-- Node name is '~718~1' 
-- Equation name is '~718~1', location is LC079, type is buried.
-- synthesized logic cell 
_LC079   = LCELL( _EQ050 $  VCC);
  _EQ050 = !_LC065 & !_LC066 & !_LC067 & !_LC068 & !_LC069 & !_LC070 & 
             !_LC071 & !_LC072 & !_LC073 & !_LC074 & !_LC075 & !_LC078 & 
              _X028 &  _X029 &  _X030;
  _X028  = EXP(!X5 &  Y5);
  _X029  = EXP(!X4 & !X5 &  Y4);
  _X030  = EXP(!X4 &  Y4 &  Y5);

-- Node name is '~718~2' 
-- Equation name is '~718~2', location is LC078, type is buried.
-- synthesized logic cell 
_LC078   = LCELL( _EQ051 $  GND);
  _EQ051 = !X0 &  Y0 &  Y1 &  Y2 &  Y3 &  Y4 &  Y5
         # !X0 & !X4 &  Y0 &  Y1 &  Y2 &  Y3 &  Y5
         # !X0 & !X2 &  Y0 &  Y1 &  Y3 &  Y4 &  Y5
         # !X0 & !X1 &  Y0 &  Y2 &  Y3 &  Y4 &  Y5
         # !X0 & !X3 &  Y0 &  Y1 &  Y2 &  Y4 &  Y5;

-- Node name is '~718~3' 
-- Equation name is '~718~3', location is LC074, type is buried.
-- synthesized logic cell 
_LC074   = LCELL( _EQ052 $  GND);
  _EQ052 = !X0 & !X5 &  Y0 &  Y1 &  Y2 &  Y3 &  Y4
         # !X0 & !X2 & !X4 &  Y0 &  Y1 &  Y3 &  Y5
         # !X0 & !X1 & !X4 &  Y0 &  Y2 &  Y3 &  Y5
         # !X0 & !X3 & !X4 &  Y0 &  Y1 &  Y2 &  Y5
         # !X0 & !X1 & !X2 &  Y0 &  Y3 &  Y4 &  Y5;

-- Node name is '~718~4' 
-- Equation name is '~718~4', location is LC071, type is buried.
-- synthesized logic cell 
_LC071   = LCELL( _EQ053 $  GND);
  _EQ053 = !X0 & !X2 & !X3 &  Y0 &  Y1 &  Y4 &  Y5
         # !X0 & !X1 & !X3 &  Y0 &  Y2 &  Y4 &  Y5
         # !X0 & !X4 & !X5 &  Y0 &  Y1 &  Y2 &  Y3
         # !X0 & !X2 & !X5 &  Y0 &  Y1 &  Y3 &  Y4
         # !X0 & !X1 & !X5 &  Y0 &  Y2 &  Y3 &  Y4;

-- Node name is '~718~5' 
-- Equation name is '~718~5', location is LC069, type is buried.
-- synthesized logic cell 
_LC069   = LCELL( _EQ054 $  GND);
  _EQ054 = !X0 & !X3 & !X5 &  Y0 &  Y1 &  Y2 &  Y4
         # !X0 & !X1 & !X2 & !X4 &  Y0 &  Y3 &  Y5
         # !X0 & !X2 & !X3 & !X4 &  Y0 &  Y1 &  Y5
         # !X0 & !X1 & !X3 & !X4 &  Y0 &  Y2 &  Y5
         # !X0 & !X1 & !X2 & !X3 &  Y0 &  Y4 &  Y5;

-- Node name is '~718~6' 
-- Equation name is '~718~6', location is LC067, type is buried.
-- synthesized logic cell 
_LC067   = LCELL( _EQ055 $  GND);
  _EQ055 = !X0 & !X2 & !X4 & !X5 &  Y0 &  Y1 &  Y3
         # !X0 & !X1 & !X4 & !X5 &  Y0 &  Y2 &  Y3
         # !X0 & !X3 & !X4 & !X5 &  Y0 &  Y1 &  Y2
         # !X0 & !X1 & !X2 & !X5 &  Y0 &  Y3 &  Y4
         # !X0 & !X2 & !X3 & !X5 &  Y0 &  Y1 &  Y4;

-- Node name is '~718~7' 
-- Equation name is '~718~7', location is LC066, type is buried.
-- synthesized logic cell 
_LC066   = LCELL( _EQ056 $  GND);
  _EQ056 = !X0 & !X1 & !X3 & !X5 &  Y0 &  Y2 &  Y4
         # !X0 & !X1 & !X2 & !X3 & !X4 &  Y0 &  Y5
         # !X0 & !X1 & !X2 & !X4 & !X5 &  Y0 &  Y3
         # !X0 & !X2 & !X3 & !X4 & !X5 &  Y0 &  Y1
         # !X0 & !X1 & !X3 & !X4 & !X5 &  Y0 &  Y2;

-- Node name is '~718~8' 
-- Equation name is '~718~8', location is LC065, type is buried.
-- synthesized logic cell 
_LC065   = LCELL( _EQ057 $  GND);
  _EQ057 = !X0 & !X1 & !X2 & !X3 & !X5 &  Y0 &  Y4
         # !X0 & !X1 & !X2 & !X3 & !X4 & !X5 &  Y0
         # !X1 &  Y1 &  Y2 &  Y3 &  Y4 &  Y5
         # !X1 & !X4 &  Y1 &  Y2 &  Y3 &  Y5
         # !X1 & !X2 &  Y1 &  Y3 &  Y4 &  Y5;

-- Node name is '~718~9' 
-- Equation name is '~718~9', location is LC075, type is buried.
-- synthesized logic cell 
_LC075   = LCELL( _EQ058 $  GND);
  _EQ058 = !X1 & !X3 &  Y1 &  Y2 &  Y4 &  Y5
         # !X1 & !X5 &  Y1 &  Y2 &  Y3 &  Y4
         # !X1 & !X2 & !X4 &  Y1 &  Y3 &  Y5
         # !X1 & !X3 & !X4 &  Y1 &  Y2 &  Y5
         # !X1 & !X2 & !X3 &  Y1 &  Y4 &  Y5;

-- Node name is '~718~10' 
-- Equation name is '~718~10', location is LC073, type is buried.
-- synthesized logic cell 
_LC073   = LCELL( _EQ059 $  GND);
  _EQ059 = !X1 & !X4 & !X5 &  Y1 &  Y2 &  Y3
         # !X1 & !X2 & !X5 &  Y1 &  Y3 &  Y4
         # !X1 & !X3 & !X5 &  Y1 &  Y2 &  Y4
         # !X1 & !X2 & !X3 & !X4 &  Y1 &  Y5
         # !X1 & !X2 & !X4 & !X5 &  Y1 &  Y3;

-- Node name is '~718~11' 
-- Equation name is '~718~11', location is LC072, type is buried.
-- synthesized logic cell 
_LC072   = LCELL( _EQ060 $  GND);
  _EQ060 = !X1 & !X3 & !X4 & !X5 &  Y1 &  Y2
         # !X1 & !X2 & !X3 & !X5 &  Y1 &  Y4
         # !X1 & !X2 & !X3 & !X4 & !X5 &  Y1
         # !X2 &  Y2 &  Y3 &  Y4 &  Y5
         # !X2 & !X4 &  Y2 &  Y3 &  Y5;

-- Node name is '~718~12' 
-- Equation name is '~718~12', location is LC070, type is buried.
-- synthesized logic cell 
_LC070   = LCELL( _EQ061 $  GND);
  _EQ061 = !X2 & !X3 &  Y2 &  Y4 &  Y5
         # !X2 & !X5 &  Y2 &  Y3 &  Y4
         # !X2 & !X3 & !X4 &  Y2 &  Y5
         # !X2 & !X4 & !X5 &  Y2 &  Y3
         # !X2 & !X3 & !X5 &  Y2 &  Y4;

-- Node name is '~718~13' 
-- Equation name is '~718~13', location is LC068, type is buried.
-- synthesized logic cell 
_LC068   = LCELL( _EQ062 $  GND);
  _EQ062 = !X2 & !X3 & !X4 & !X5 &  Y2
         # !X3 &  Y3 &  Y4 &  Y5
         # !X3 & !X4 &  Y3 &  Y5
         # !X3 & !X5 &  Y3 &  Y4
         # !X3 & !X4 & !X5 &  Y3;

-- Node name is '~762~1' 
-- Equation name is '~762~1', location is LC006, type is buried.
-- synthesized logic cell 
_LC006   = LCELL(!Y7 $  X7);

-- Node name is '~763~1' 
-- Equation name is '~763~1', location is LC008, type is buried.
-- synthesized logic cell 
_LC008   = LCELL(!Y6 $  X6);

-- Node name is '~764~1' 
-- Equation name is '~764~1', location is LC076, type is buried.
-- synthesized logic cell 
_LC076   = LCELL(!Y5 $  X5);

-- Node name is '~765~1' 
-- Equation name is '~765~1', location is LC077, type is buried.
-- synthesized logic cell 
_LC077   = LCELL(!Y4 $  X4);

-- Node name is '~766~1' 
-- Equation name is '~766~1', location is LC042, type is buried.
-- synthesized logic cell 
_LC042   = LCELL(!Y3 $  X3);

-- Node name is '~767~1' 
-- Equation name is '~767~1', location is LC044, type is buried.
-- synthesized logic cell 
_LC044   = LCELL(!Y2 $  X2);

-- Node name is '~768~1' 
-- Equation name is '~768~1', location is LC037, type is buried.
-- synthesized logic cell 
_LC037   = LCELL(!Y1 $  X1);

-- Node name is '~769~1' 
-- Equation name is '~769~1', location is LC033, type is buried.
-- synthesized logic cell 
_LC033   = LCELL(!Y0 $  X0);

-- Node name is '~795~1' 
-- Equation name is '~795~1', location is LC001, type is output.
 ~795~1  = LCELL( _EQ063 $  GND);
  _EQ063 =  _LC010 &  _LC079 &  X7
         #  _LC010 &  _LC079 & !Y7
         # !X6 &  X7 &  Y6
         # !X6 &  Y6 & !Y7
         #  X7 & !Y7;

-- Node name is '~1485~1' 
-- Equation name is '~1485~1', location is LC086, type is output.
 ~1485~1 = LCELL( _EQ064 $  GND);
  _EQ064 = !S0 & !S1 & !S2;

-- Node name is '~1930~1' 
-- Equation name is '~1930~1', location is LC083, type is buried.
-- synthesized logic cell 
_LC083   = LCELL( _EQ065 $  GND);
  _EQ065 =  S1 & !S2 &  _X005 &  Y3
         #  _LC083 &  S2 &  _X005
         #  _LC083 & !S1 &  _X005
         #  _LC083 &  S1 &  _X005 &  Y3
         #  _LC083 & !S2 &  _X005 &  Y3;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1951~1' 
-- Equation name is '~1951~1', location is LC053, type is buried.
-- synthesized logic cell 
_LC053   = LCELL( _EQ066 $  GND);
  _EQ066 =  S1 & !S2 &  _X005 &  Y2
         #  _LC053 &  S2 &  _X005
         #  _LC053 & !S1 &  _X005
         #  _LC053 &  S1 &  _X005 &  Y2
         #  _LC053 & !S2 &  _X005 &  Y2;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~1972~1' 
-- Equation name is '~1972~1', location is LC017, type is buried.
-- synthesized logic cell 
_LC017   = LCELL( _EQ067 $  GND);
  _EQ067 =  S1 & !S2 &  _X005 &  Y1
         #  _LC017 &  S2 &  _X005
         #  _LC017 & !S1 &  _X005
         #  _LC017 &  S1 &  _X005 &  Y1
         #  _LC017 & !S2 &  _X005 &  Y1;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2117~1' 
-- Equation name is '~2117~1', location is LC064, type is buried.
-- synthesized logic cell 
_LC064   = LCELL( _EQ068 $  GND);
  _EQ068 = !S0 & !S1 & !S2 &  Y3
         #  _LC064 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2138~1' 
-- Equation name is '~2138~1', location is LC063, type is buried.
-- synthesized logic cell 
_LC063   = LCELL( _EQ069 $  GND);
  _EQ069 = !S0 & !S1 & !S2 &  Y2
         #  _LC063 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2159~1' 
-- Equation name is '~2159~1', location is LC029, type is buried.
-- synthesized logic cell 
_LC029   = LCELL( _EQ070 $  GND);
  _EQ070 = !S0 & !S1 & !S2 &  Y1
         #  _LC029 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2180~1' 
-- Equation name is '~2180~1', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ071 $  GND);
  _EQ071 = !S0 & !S1 & !S2 &  Y0
         #  _LC041 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);

-- Node name is '~2306~1~2' 
-- Equation name is '~2306~1~2', location is LC030, type is buried.
-- synthesized logic cell 
_LC030   = LCELL( _EQ072 $  GND);
  _EQ072 =  _LC002 &  _LC003 &  S1 & !S2 &  _X005 &  _X031
         #  _LC002 &  _LC049 & !S0 & !S2 &  _X005 &  _X031;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);

-- Node name is '~2306~1' 
-- Equation name is '~2306~1', location is LC019, type is buried.
-- synthesized logic cell 
_LC019   = LCELL( _EQ073 $  GND);
  _EQ073 =  _LC003 &  S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC002 & !S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC049 & !S0 & !S1 & !S2
         #  _LC019 &  _X005 &  _X032
         #  _LC030;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);
  _X032  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2327~1~2' 
-- Equation name is '~2327~1~2', location is LC011, type is buried.
-- synthesized logic cell 
_LC011   = LCELL( _EQ074 $  GND);
  _EQ074 =  _LC028 &  _LC046 &  S1 & !S2 &  _X005 &  _X031
         #  _LC046 &  _LC057 & !S0 & !S2 &  _X005 &  _X031;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);

-- Node name is '~2327~1' 
-- Equation name is '~2327~1', location is LC009, type is buried.
-- synthesized logic cell 
_LC009   = LCELL( _EQ075 $  GND);
  _EQ075 =  _LC028 &  S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC046 & !S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC057 & !S0 & !S1 & !S2
         #  _LC009 &  _X005 &  _X032
         #  _LC011;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);
  _X032  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2348~1~2' 
-- Equation name is '~2348~1~2', location is LC032, type is buried.
-- synthesized logic cell 
_LC032   = LCELL( _EQ076 $  GND);
  _EQ076 =  _LC045 &  _LC091 &  S1 & !S2 &  _X005 &  _X031
         #  _LC043 &  _LC045 & !S0 & !S2 &  _X005 &  _X031;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);

-- Node name is '~2348~1' 
-- Equation name is '~2348~1', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ077 $  GND);
  _EQ077 =  _LC091 &  S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC045 & !S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC043 & !S0 & !S1 & !S2
         #  _LC025 &  _X005 &  _X032
         #  _LC032;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);
  _X032  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2369~1~2' 
-- Equation name is '~2369~1~2', location is LC031, type is buried.
-- synthesized logic cell 
_LC031   = LCELL( _EQ078 $  GND);
  _EQ078 =  _LC047 &  _LC052 &  S1 & !S2 &  _X005 &  _X031
         #  _LC052 &  _LC061 & !S0 & !S2 &  _X005 &  _X031;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);

-- Node name is '~2369~1' 
-- Equation name is '~2369~1', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ079 $  GND);
  _EQ079 =  _LC047 &  S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC052 & !S0 &  S1 & !S2 &  _X005 &  _X031
         #  _LC061 & !S0 & !S1 & !S2
         #  _LC026 &  _X005 &  _X032
         #  _LC031;
  _X005  = EXP(!S0 & !S1 & !S2);
  _X031  = EXP( S0 & !S1 & !S2);
  _X032  = EXP( S1 & !S2 & !~1478~1);

-- Node name is '~2474~1' 
-- Equation name is '~2474~1', location is LC005, type is buried.
-- synthesized logic cell 
_LC005   = LCELL( _EQ080 $  GND);
  _EQ080 =  S0 &  S1 &  S2 &  Y3 & !~1485~1
         #  _LC003 &  S0 &  S1 & !S2 & !~1485~1
         #  ~PIN015 & !S0 & !S1 &  S2 & !~1485~1
         #  _LC002 & !S0 &  S1 & !S2 & !~1485~1
         #  _LC039 &  S0 & !S1 & !S2 & !~1485~1;

-- Node name is '~2495~1' 
-- Equation name is '~2495~1', location is LC004, type is buried.
-- synthesized logic cell 
_LC004   = LCELL( _EQ081 $  GND);
  _EQ081 =  S0 &  S1 &  S2 &  Y2 & !~1485~1
         #  _LC028 &  S0 &  S1 & !S2 & !~1485~1
         #  _LC048 & !S0 & !S1 &  S2 & !~1485~1
         #  _LC046 & !S0 &  S1 & !S2 & !~1485~1
         #  _LC038 &  S0 & !S1 & !S2 & !~1485~1;

-- Node name is '~2516~1' 
-- Equation name is '~2516~1', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ082 $  GND);
  _EQ082 =  S0 &  S1 &  S2 &  Y1 & !~1485~1
         #  _LC091 &  S0 &  S1 & !S2 & !~1485~1
         #  _LC080 & !S0 & !S1 &  S2 & !~1485~1
         #  _LC045 & !S0 &  S1 & !S2 & !~1485~1
         #  _LC036 &  S0 & !S1 & !S2 & !~1485~1;

-- Node name is '~2537~1' 
-- Equation name is '~2537~1', location is LC027, type is buried.
-- synthesized logic cell 
_LC027   = LCELL( _EQ083 $  GND);
  _EQ083 =  S0 &  S1 &  S2 &  Y0 & !~1485~1
         #  _LC047 &  S0 &  S1 & !S2 & !~1485~1
         #  _LC052 & !S0 &  S1 & !S2 & !~1485~1
         #  _LC034 &  S0 & !S1 & !S2 & !~1485~1
         # !S0 & !S1 &  S2 &  X0 &  Y0 & !~1485~1;

-- Node name is '~2575~1' 
-- Equation name is '~2575~1', location is LC094, type is buried.
-- synthesized logic cell 
_LC094   = LCELL( _EQ084 $  GND);
  _EQ084 = !_LC009 & !_LC019 & !_LC025 & !_LC026 &  S0 &  S1 & !S2 & !~2201~1 & 
             !~2222~1 & !~2243~1 & !~2264~1 & !~2285~1
         #  _LC087 &  S0 &  S1 &  S2
         #  _LC087 & !S0 & !S1 &  S2;

-- Node name is '~2576~1' 
-- Equation name is '~2576~1', location is LC093, type is buried.
-- synthesized logic cell 
_LC093   = LCELL( _EQ085 $  VCC);
  _EQ085 =  S0 & !S1 & !S2 &  _X033
         # !_LC094 &  _X031 &  _X034;
  _X033  = EXP( _LC006 &  _LC008 &  _LC033 &  _LC037 &  _LC042 &  _LC044 & 
              _LC076 &  _LC077 & !~795~1);
  _X031  = EXP( S0 & !S1 & !S2);
  _X034  = EXP(!_LC009 & !_LC019 & !_LC025 & !_LC026 & !S0 &  S1 & !S2 & !~2201~1 & 
             !~2222~1 & !~2243~1 & !~2264~1 & !~2285~1);

-- Node name is '~2579~1' 
-- Equation name is '~2579~1', location is LC087, type is buried.
-- synthesized logic cell 
_LC087   = LCELL( _EQ086 $  GND);
  _EQ086 = !_LC009 & !_LC019 & !_LC025 & !_LC026 & !S0 & !S1 & !S2 & !~2222~1 & 
             !~2243~1 & !~2264~1 & !~2285~1
         #  _LC093 &  _X005;
  _X005  = EXP(!S0 & !S1 & !S2);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X005 occurs in LABs A, B, C, D, F
--    _X031 occurs in LABs A, B, F
--    _X032 occurs in LABs A, B




Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

***** Logic for device 'alu2' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF

                                                  R  R     R  R  
                                                  E  E     E  E  
                                V                 S  S     S  S  
                                C                 E  E  V  E  E  
                                C                 R  R  C  R  R  
                       G        I  G  G  G  G  G  V  V  C  V  V  
              Y  X  X  N  Y  Y  N  N  N  N  N  N  E  E  I  E  E  
              2  0  4  D  6  4  T  D  D  D  D  D  D  D  O  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      Y1 | 10                                                  60 | RESERVED 
   VCCIO | 11                                                  59 | RESERVED 
      X3 | 12                                                  58 | GND 
      Y0 | 13                                                  57 | RESERVED 
 ~PIN003 | 14                                                  56 | RESERVED 
      X5 | 15                                                  55 | RESERVED 
     GND | 16                                                  54 | RESERVED 
      X6 | 17                                                  53 | VCCIO 
      Y5 | 18                  EPM7096LC68-7                   52 | RESERVED 
 ~PIN002 | 19                                                  51 | RESERVED 
      X1 | 20                                                  50 | RESERVED 
   VCCIO | 21                                                  49 | ~PIN005 
      X2 | 22                                                  48 | GND 
      Y3 | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | ~PIN013 
RESERVED | 25                                                  45 | RESERVED 
     GND | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  ~  R  ~  V  R  Y  G  V  R  ~  G  ~  R  R  R  V  
              E  P  E  P  C  E  7  N  C  E  P  N  P  E  E  E  C  
              S  I  S  I  C  S     D  C  S  I  D  I  S  S  S  C  
              E  N  E  N  I  E        I  E  N     N  E  E  E  I  
              R  0  R  0  O  R        N  R  0     0  R  R  R  O  
              V  0  V  0     V        T  V  0     1  V  V  V     
              E  6  E  4     E           E  1     2  E  E  E     
              D     D        D           D           D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     2/16( 12%)   8/ 8(100%)  11/16( 68%)  13/36( 36%) 
B:    LC17 - LC32     3/16( 18%)   8/ 8(100%)  15/16( 93%)  14/36( 38%) 
C:    LC33 - LC48     7/16( 43%)   3/ 8( 37%)  14/16( 87%)  19/36( 52%) 
D:    LC49 - LC64    14/16( 87%)   2/ 8( 25%)  16/16(100%)  24/36( 66%) 
E:    LC65 - LC80    14/16( 87%)   2/ 8( 25%)  16/16(100%)  29/36( 80%) 
F:    LC81 - LC96    15/16( 93%)   0/ 8(  0%)  14/16( 87%)  23/36( 63%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            23/48     ( 47%)
Total logic cells used:                         55/96     ( 57%)
Total shareable expanders used:                 53/96     ( 55%)
Total Turbo logic cells used:                   55/96     ( 57%)
Total shareable expanders not available (n/a):  33/96     ( 34%)
Average fan-in:                                  7.32
Total fan-in:                                   403

Total input pins required:                      19
Total output pins required:                      4
Total bidirectional pins required:               0
Total logic cells required:                     55
Total flipflops required:                        0
Total product terms required:                  273
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          53

Synthesized logic cells:                        48/  96   ( 50%)



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  19   (24)  (B)      INPUT    s          0      0   0    0    0    3    1  ~PIN002
  14   (32)  (B)      INPUT    s          0      0   0    0    0    2    0  ~PIN003
  30   (37)  (C)      INPUT    s          0      0   0    0    0    0    5  ~PIN004
  28   (41)  (C)      INPUT    s          0      0   0    0    0    0    1  ~PIN006
   8    (9)  (A)      INPUT               0      0   0    0    0    0   24  X0
  20   (21)  (B)      INPUT               0      0   0    0    0    0   16  X1
  22   (19)  (B)      INPUT               0      0   0    0    0    1   14  X2
  12    (4)  (A)      INPUT               0      0   0    0    0    1   20  X3
   7   (12)  (A)      INPUT               0      0   0    0    0    0   15  X4
  15   (29)  (B)      INPUT               0      0   0    0    0    0    9  X5
  17   (27)  (B)      INPUT               0      0   0    0    0    0    7  X6
  13    (1)  (A)      INPUT               0      0   0    0    0    1   18  Y0
  10    (6)  (A)      INPUT               0      0   0    0    0    1   18  Y1
   9    (8)  (A)      INPUT               0      0   0    0    0    0   16  Y2
  23   (17)  (B)      INPUT               0      0   0    0    0    0    8  Y3
   4   (16)  (A)      INPUT               0      0   0    0    0    0    8  Y4
  18   (25)  (B)      INPUT               0      0   0    0    0    0    5  Y5
   5   (14)  (A)      INPUT               0      0   0    0    0    0   20  Y6
  33   (33)  (C)      INPUT               0      0   0    0    0    0    8  Y7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  37     51    D     OUTPUT      t        2      1   0    2    8    0    0  ~PIN001
  49     69    E     OUTPUT    s t        1      1   0    4    3    0    0  ~PIN005
  39     53    D     OUTPUT      t        2      1   0    2    4    0    0  ~PIN012
  46     65    E     OUTPUT      t        0      0   0    1    1    2    0  ~PIN013


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (51)    73    E       SOFT      t        0      0   0    1    1    2    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|carry_out_nodes5
 (44)    61    D       SOFT      t        0      0   0    0    2    2    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes6
   -     44    C       SOFT      t        1      0   1    2    3    1    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes7
   -     66    E       SOFT    s t        3      0   1    5    4    3    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~140~1
   -     42    C       SOFT    s t        6      0   0    2   12    1    2  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~1
 (50)    72    E       SOFT    s t        1      0   1    2    5    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~2
   -     70    E       SOFT    s t        1      0   1    2    5    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~3
 (40)    56    D       SOFT    s t        1      0   1    2    5    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~4
   -     55    D       SOFT    s t        1      0   1    2    5    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~5
   -     50    D       SOFT    s t        1      0   1    2    5    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~6
 (24)    48    C       SOFT    s t        1      0   1    2    5    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~7
   -     90    F       SOFT    s t        1      0   0    3   10    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~1
 (59)    86    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~2
 (65)    96    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~3
   -     95    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~4
 (64)    94    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~5
   -     93    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~6
 (62)    92    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~7
 (61)    89    F       SOFT    s t        1      0   1    4    3    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~8
   -     74    E       SOFT    s t        4      1   1    5   12    1    2  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~1
 (54)    77    E       SOFT    s t        1      0   1    1    9    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~2
   -     76    E       SOFT    s t        1      0   1    1    7    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~3
   -     71    E       SOFT    s t        1      0   1    1    8    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~4
 (28)    41    C       SOFT    s t        3      0   1    2    9    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~1
 (29)    40    C       SOFT    s t        1      0   1    2    6    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~2
   -     39    C       SOFT    s t        1      0   1    2    6    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~3
 (30)    37    C       SOFT    s t        1      0   1    2    6    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~4
   -     62    D       SOFT    s t        4      3   1    6    1    0    5  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~117~1
 (12)     4    A       SOFT    s t        6      0   1    7    2    0    5  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~1
   -     60    D       SOFT    s t        1      0   1    7    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~2
   -     54    D       SOFT    s t        1      0   1    7    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~3
   -     68    E       SOFT    s t        0      0   0    4    3    0    5  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~150~1
   -     26    B       SOFT    s t       11      0   1   10    3    0    5  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~1
 (18)    25    B       SOFT    s t        1      0   1    6    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~2
 (52)    75    E       SOFT    s t        1      0   1    6    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~3
   -     11    A       SOFT    s t        5      0   0    6    4    0    8  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~1
 (42)    59    D       SOFT    s t        1      0   1    7    1    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~2
   -     58    D       SOFT    s t        1      0   1    7    1    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~3
 (41)    57    D       SOFT    s t        1      0   1    7    1    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~4
   -     85    F       SOFT    s t        0      0   0    4    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|~117~1
 (47)    67    E       SOFT    s t        3      0   0    6    0    1    5  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~127~1
 (36)    49    D       SOFT    s t        3      3   0    6    0    0   15  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1
   -     83    F       SOFT    s t        0      0   0    6    0    1    4  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~190~1
 (57)    84    F       SOFT    s t        0      0   0    6    0    1    3  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~254~1
 (55)    80    E       SOFT    s t        0      0   0    6    0    0   16  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1
 (56)    81    F       SOFT    s t        3      0   0    6    0    0   16  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1
 (60)    88    F       SOFT    s t        3      0   0    6    0    0   15  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1
 (22)    19    B       SOFT    s t        3      0   0    6    0    0    8  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~130~1
   -     82    F       SOFT    s t        0      0   0    6    0    0   12  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1
   -     87    F       SOFT    s t        0      0   0    6    0    0    8  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~273~1
   -     52    D       SOFT      t        1      0   0    0    3    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|ps7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

             Logic cells placed in LAB 'A'
        +--- LC4 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~1
        | +- LC11 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~1
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'A'
LC      | | | A B C D E F |     Logic cells that feed LAB 'A':

Pin
12   -> * - | * * - * * * | <-- X3
7    -> * * | * * - * * - | <-- X4
15   -> * * | * - - * - - | <-- X5
17   -> * * | * - - * - - | <-- X6
13   -> * * | * * - * * * | <-- Y0
10   -> * * | * * - * * * | <-- Y1
9    -> * * | * * - * * * | <-- Y2
LC60 -> * - | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~2
LC54 -> * - | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~3
LC59 -> - * | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~2
LC58 -> - * | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~3
LC57 -> - * | * - - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~4
LC88 -> - * | * - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

               Logic cells placed in LAB 'B'
        +----- LC26 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~1
        | +--- LC25 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~2
        | | +- LC19 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~130~1
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'B'
LC      | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC25 -> * - - | - * - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~2

Pin
8    -> * - - | - * * * * * | <-- X0
20   -> * - - | - * - - * * | <-- X1
22   -> * * * | - * - - * * | <-- X2
12   -> * * * | * * - * * * | <-- X3
7    -> * * * | * * - * * - | <-- X4
13   -> * * - | * * - * * * | <-- Y0
10   -> * * - | * * - * * * | <-- Y1
9    -> * * - | * * - * * * | <-- Y2
23   -> * - * | - * - - * * | <-- Y3
4    -> * - * | - * - - * * | <-- Y4
18   -> - - * | - * - - - * | <-- Y5
LC75 -> * - - | - * - - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~3
LC83 -> * - - | - * - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~190~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                       Logic cells placed in LAB 'C'
        +------------- LC44 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes7
        | +----------- LC42 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~1
        | | +--------- LC48 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~7
        | | | +------- LC41 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~1
        | | | | +----- LC40 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~2
        | | | | | +--- LC39 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~3
        | | | | | | +- LC37 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~4
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC48 -> - * - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~7
LC41 -> * - - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~1
LC40 -> - - - * - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~2
LC39 -> - - - * - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~3
LC37 -> - - - * - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~4

Pin
8    -> * * * * * * * | - * * * * * | <-- X0
5    -> * * * * * * * | - - * * * * | <-- Y6
LC72 -> - * - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~2
LC70 -> - * - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~3
LC56 -> - * - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~4
LC55 -> - * - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~5
LC50 -> - * - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~6
LC90 -> * - - - - - - | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~1
LC4  -> - * - * * * * | - - * - - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~1
LC49 -> - * * * * * * | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1
LC80 -> - * * * * * * | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1
LC81 -> - * * * * * * | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1
LC88 -> - * * * * * * | * - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1
LC82 -> * * * * * * * | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                     Logic cells placed in LAB 'D'
        +--------------------------- LC61 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes6
        | +------------------------- LC56 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~4
        | | +----------------------- LC55 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~5
        | | | +--------------------- LC50 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~6
        | | | | +------------------- LC62 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~117~1
        | | | | | +----------------- LC60 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~2
        | | | | | | +--------------- LC54 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~3
        | | | | | | | +------------- LC59 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~2
        | | | | | | | | +----------- LC58 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~3
        | | | | | | | | | +--------- LC57 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~4
        | | | | | | | | | | +------- LC49 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1
        | | | | | | | | | | | +----- LC52 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|ps7
        | | | | | | | | | | | | +--- LC51 ~PIN001
        | | | | | | | | | | | | | +- LC53 ~PIN012
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC61 -> - - - - - - - - - - - - * * | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes6
LC49 -> - * * * - - - - - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1
LC52 -> - - - - - - - - - - - - * - | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|ps7

Pin
19   -> - - - - - - - - - - - - * * | - - - * * - | <-- ~PIN002
14   -> - - - - - - - - - - - - * * | - - - * - - | <-- ~PIN003
8    -> - * * * - - - - - - - - - - | - * * * * * | <-- X0
12   -> - - - - * * * * * * * - - - | * * - * * * | <-- X3
7    -> - - - - * * * * * * * - - - | * * - * * - | <-- X4
15   -> - - - - * * * * * * * - - - | * - - * - - | <-- X5
17   -> - - - - - * * * * * - - - - | * - - * - - | <-- X6
13   -> - - - - * * * * * * * - - - | * * - * * * | <-- Y0
10   -> - - - - * * * * * * * - - - | * * - * * * | <-- Y1
9    -> - - - - * * * * * * * - - - | * * - * * * | <-- Y2
5    -> - * * * - - - - - - - - - - | - - * * * * | <-- Y6
LC73 -> - - - - - - - - - - - - * * | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|carry_out_nodes5
LC44 -> - - - - - - - - - - - * * - | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes7
LC66 -> - - - - - - - - - - - - * * | - - - * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~140~1
LC42 -> * - - - - - - - - - - * * - | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~1
LC74 -> * - - - - - - - - - - * * - | - - - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~1
LC80 -> - * * * * - - - - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1
LC81 -> - * * * - - - - - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1
LC88 -> - * * * - - - * * * - - - - | * - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1
LC82 -> - * * * - - - - - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1
LC65 -> - - - - - - - - - - - - * * | - - - * - - | <-- ~PIN013


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                     Logic cells placed in LAB 'E'
        +--------------------------- LC73 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|carry_out_nodes5
        | +------------------------- LC66 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~140~1
        | | +----------------------- LC72 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~2
        | | | +--------------------- LC70 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~3
        | | | | +------------------- LC74 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~1
        | | | | | +----------------- LC77 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~2
        | | | | | | +--------------- LC76 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~3
        | | | | | | | +------------- LC71 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~4
        | | | | | | | | +----------- LC68 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~150~1
        | | | | | | | | | +--------- LC75 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~3
        | | | | | | | | | | +------- LC67 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~127~1
        | | | | | | | | | | | +----- LC80 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1
        | | | | | | | | | | | | +--- LC69 ~PIN005
        | | | | | | | | | | | | | +- LC65 ~PIN013
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC66 -> * - - - - - - - - - - - - * | - - - * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~140~1
LC77 -> - - - - * - - - - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~2
LC76 -> - - - - * - - - - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~3
LC71 -> - - - - * - - - - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~4
LC68 -> - * - - * * * * - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~150~1
LC67 -> - - - - * * * * * - - - * - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~127~1
LC80 -> - - * * * * * * - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1

Pin
19   -> * - - - - - - - - - - - - * | - - - * * - | <-- ~PIN002
30   -> - * - - * * * * - - - - - - | - - - - * - | <-- ~PIN004
8    -> - * * * - - - - - - - - - - | - * * * * * | <-- X0
20   -> - * - - - - - - - - - - - - | - * - - * * | <-- X1
22   -> - - - - * - - - * * * * * - | - * - - * * | <-- X2
12   -> - - - - * - - - * * * * * - | * * - * * * | <-- X3
7    -> - - - - - - - - - * * * - - | * * - * * - | <-- X4
13   -> - - - - * - - - * * * * * - | * * - * * * | <-- Y0
10   -> - - - - * - - - * * * * * - | * * - * * * | <-- Y1
9    -> - - - - - - - - - * * * - - | * * - * * * | <-- Y2
23   -> - * - - - - - - - - - - - - | - * - - * * | <-- Y3
4    -> - * - - - - - - - - - - - - | - * - - * * | <-- Y4
5    -> - - * * - - - - - - - - - - | - - * * * * | <-- Y6
LC62 -> - * - - * * * * - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~117~1
LC26 -> - * - - * * * * - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~1
LC85 -> - - - - - - - * - - - - - - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|~117~1
LC49 -> - - * * * * * * - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1
LC83 -> - - - - * * - - * - - - * - | - * - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~190~1
LC84 -> - - - - * * - - * - - - * - | - - - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~254~1
LC81 -> - * * * * * * * - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1
LC88 -> - - * * - - - - - - - - - - | * - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1
LC82 -> - - * * - - - - - - - - - - | - - * * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                       Logic cells placed in LAB 'F'
        +----------------------------- LC90 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~1
        | +--------------------------- LC86 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~2
        | | +------------------------- LC96 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~3
        | | | +----------------------- LC95 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~4
        | | | | +--------------------- LC94 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~5
        | | | | | +------------------- LC93 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~6
        | | | | | | +----------------- LC92 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~7
        | | | | | | | +--------------- LC89 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~8
        | | | | | | | | +------------- LC85 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|~117~1
        | | | | | | | | | +----------- LC83 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~190~1
        | | | | | | | | | | +--------- LC84 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~254~1
        | | | | | | | | | | | +------- LC81 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1
        | | | | | | | | | | | | +----- LC88 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1
        | | | | | | | | | | | | | +--- LC82 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1
        | | | | | | | | | | | | | | +- LC87 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~273~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC86 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~2
LC96 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~3
LC95 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~4
LC94 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~5
LC93 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~6
LC92 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~7
LC89 -> * - - - - - - - - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~8
LC87 -> * * * * * * * * - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~273~1

Pin
28   -> * - - - - - - - - - - - - - - | - - - - - * | <-- ~PIN006
8    -> - * * * * * * * * - - * - * - | - * * * * * | <-- X0
20   -> - * * * * * * * * * * * * * * | - * - - * * | <-- X1
22   -> - - - - - - - - - * * * * * * | - * - - * * | <-- X2
12   -> - - - - - - - - - * * - * - * | * * - * * * | <-- X3
13   -> - - - - - - - - - * * - - - - | * * - * * * | <-- Y0
10   -> - - - - - - - - - * * - - - - | * * - * * * | <-- Y1
9    -> - - - - - - - - - * * - - - - | * * - * * * | <-- Y2
23   -> - - - - - - - - * - - * * * * | - * - - * * | <-- Y3
4    -> - - - - - - - - * - - * * * * | - * - - * * | <-- Y4
18   -> - - - - - - - - - - - * * * * | - * - - - * | <-- Y5
5    -> * * * * * * * * - - - - - - - | - - * * * * | <-- Y6
33   -> * * * * * * * * - - - - - - - | - - - - - * | <-- Y7
LC11 -> * * * * * * * * - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~1
LC19 -> * * * * * * * * - - - - - - - | - - - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~130~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu2

** EQUATIONS **

X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
X3       : INPUT;
X4       : INPUT;
X5       : INPUT;
X6       : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN006  : INPUT;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|carry_out_nodes5' from file "csa_add.tdf" line 59, column 19
-- Equation name is '_LC073', type is buried 
_LC073   = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC066 &  ~PIN002;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes6' from file "csa_add.tdf" line 58, column 17
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( _LC074 $  _LC042);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes7' from file "csa_add.tdf" line 58, column 17
-- Equation name is '_LC044', type is buried 
_LC044   = LCELL( _EQ002 $  _LC090);
  _EQ002 = !_LC041 &  _LC082 &  X0 &  Y6
         #  _LC041 & !_LC082
         #  _LC041 & !X0
         #  _LC041 & !Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~140~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ003 $  _LC062);
  _EQ003 = !_LC026 & !_LC068 & !_LC081 & !~PIN004 &  X0 &  X1 &  Y3 &  Y4
         #  _LC081 &  X0 &  X1 &  _X001 &  Y3 &  Y4
         # !_LC026 & !_LC068 &  _LC081 & !~PIN004 &  _X002
         # !_LC081 &  _X001 &  _X002;
  _X001  = EXP(!_LC026 & !_LC068 & !~PIN004);
  _X002  = EXP( X0 &  X1 &  Y3 &  Y4);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ004 $ !_LC004);
  _EQ004 = !_LC048 & !_LC050 & !_LC055 & !_LC056 & !_LC070 & !_LC072 &  _X003 & 
              _X004 &  _X005 &  _X006 &  _X007 &  _X008;
  _X003  = EXP(!_LC080 & !_LC081 &  _LC082 & !_LC088 & !Y6);
  _X004  = EXP(!_LC080 & !_LC081 &  _LC082 & !_LC088 & !X0);
  _X005  = EXP(!_LC049 & !_LC081 &  _LC082 & !_LC088 & !Y6);
  _X006  = EXP(!_LC049 & !_LC081 &  _LC082 & !_LC088 & !X0);
  _X007  = EXP(!_LC049 & !_LC080 &  _LC082 & !_LC088 & !Y6);
  _X008  = EXP(!_LC049 & !_LC080 &  _LC082 & !_LC088 & !X0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~2' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC072', type is buried 
-- synthesized logic cell 
_LC072   = LCELL( _EQ005 $  GND);
  _EQ005 =  _LC049 &  _LC080 & !_LC082 &  _LC088 &  X0 &  Y6
         #  _LC080 &  _LC081 & !_LC082 &  _LC088 &  X0 &  Y6
         #  _LC049 &  _LC081 & !_LC082 &  _LC088 &  X0 &  Y6
         #  _LC049 &  _LC080 &  _LC082 & !_LC088 &  X0 &  Y6
         #  _LC080 &  _LC081 &  _LC082 & !_LC088 &  X0 &  Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~3' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC070', type is buried 
-- synthesized logic cell 
_LC070   = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC049 &  _LC081 &  _LC082 & !_LC088 &  X0 &  Y6
         # !_LC049 & !_LC080 &  _LC082 &  _LC088 &  X0 &  Y6
         # !_LC049 & !_LC081 &  _LC082 &  _LC088 &  X0 &  Y6
         # !_LC080 & !_LC081 &  _LC082 &  _LC088 &  X0 &  Y6
         # !_LC049 & !_LC080 & !_LC082 & !_LC088 &  X0 &  Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~4' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ007 $  GND);
  _EQ007 = !_LC049 & !_LC081 & !_LC082 & !_LC088 &  X0 &  Y6
         # !_LC080 & !_LC081 & !_LC082 & !_LC088 &  X0 &  Y6
         #  _LC049 &  _LC080 &  _LC082 &  _LC088 & !X0
         #  _LC049 &  _LC080 &  _LC082 &  _LC088 & !Y6
         #  _LC080 &  _LC081 &  _LC082 &  _LC088 & !X0;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~5' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC080 &  _LC081 &  _LC082 &  _LC088 & !Y6
         #  _LC049 &  _LC081 &  _LC082 &  _LC088 & !X0
         #  _LC049 &  _LC081 &  _LC082 &  _LC088 & !Y6
         #  _LC080 &  _LC081 & !_LC082 & !_LC088 & !X0
         #  _LC080 &  _LC081 & !_LC082 & !_LC088 & !Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~6' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC049 &  _LC080 & !_LC082 & !_LC088 & !X0
         #  _LC049 &  _LC080 & !_LC082 & !_LC088 & !Y6
         #  _LC049 &  _LC081 & !_LC082 & !_LC088 & !X0
         #  _LC049 &  _LC081 & !_LC082 & !_LC088 & !Y6
         # !_LC049 & !_LC080 & !_LC082 &  _LC088 & !X0;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~141~7' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC049 & !_LC080 & !_LC082 &  _LC088 & !Y6
         # !_LC049 & !_LC081 & !_LC082 &  _LC088 & !X0
         # !_LC049 & !_LC081 & !_LC082 &  _LC088 & !Y6
         # !_LC080 & !_LC081 & !_LC082 &  _LC088 & !X0
         # !_LC080 & !_LC081 & !_LC082 &  _LC088 & !Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ011 $ !~PIN006);
  _EQ011 = !_LC086 & !_LC089 & !_LC092 & !_LC093 & !_LC094 & !_LC095 & 
             !_LC096 &  _X009;
  _X009  = EXP(!_LC011 & !_LC019 &  _LC087 & !Y6 & !Y7);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~2' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ012 $  GND);
  _EQ012 =  _LC011 &  _LC019 &  _LC087 &  X0 &  X1 &  Y6 &  Y7
         # !_LC011 &  _LC019 & !_LC087 &  X0 &  X1 &  Y6 &  Y7
         #  _LC011 & !_LC019 & !_LC087 &  X0 &  X1 &  Y6 &  Y7
         # !_LC011 & !_LC019 &  _LC087 &  X0 &  X1 &  Y6 &  Y7
         #  _LC011 &  _LC019 & !_LC087 & !X0 &  X1 &  Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~3' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC096', type is buried 
-- synthesized logic cell 
_LC096   = LCELL( _EQ013 $  GND);
  _EQ013 =  _LC011 &  _LC019 & !_LC087 &  X1 &  Y6 & !Y7
         #  _LC011 &  _LC019 & !_LC087 &  X0 & !X1 &  Y7
         #  _LC011 &  _LC019 & !_LC087 &  X0 & !Y6 &  Y7
         # !_LC011 &  _LC019 &  _LC087 & !X0 &  X1 &  Y6
         # !_LC011 &  _LC019 &  _LC087 &  X1 &  Y6 & !Y7;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~4' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ014 $  GND);
  _EQ014 = !_LC011 &  _LC019 &  _LC087 &  X0 & !X1 &  Y7
         # !_LC011 &  _LC019 &  _LC087 &  X0 & !Y6 &  Y7
         #  _LC011 & !_LC019 &  _LC087 & !X0 &  X1 &  Y6
         #  _LC011 & !_LC019 &  _LC087 &  X1 &  Y6 & !Y7
         #  _LC011 & !_LC019 &  _LC087 &  X0 & !X1 &  Y7;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~5' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC094', type is buried 
-- synthesized logic cell 
_LC094   = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC011 & !_LC019 &  _LC087 &  X0 & !Y6 &  Y7
         # !_LC011 & !_LC019 & !_LC087 & !X0 &  X1 &  Y6
         # !_LC011 & !_LC019 & !_LC087 &  X1 &  Y6 & !Y7
         # !_LC011 & !_LC019 & !_LC087 &  X0 & !X1 &  Y7
         # !_LC011 & !_LC019 & !_LC087 &  X0 & !Y6 &  Y7;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~6' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ016 $  GND);
  _EQ016 =  _LC011 &  _LC019 &  _LC087 & !X0 & !X1
         #  _LC011 &  _LC019 &  _LC087 & !X0 & !Y6
         #  _LC011 &  _LC019 &  _LC087 & !X1 & !Y7
         #  _LC011 &  _LC019 &  _LC087 & !Y6 & !Y7
         # !_LC011 &  _LC019 & !_LC087 & !X0 & !X1;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~7' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ017 $  GND);
  _EQ017 = !_LC011 &  _LC019 & !_LC087 & !X0 & !Y6
         # !_LC011 &  _LC019 & !_LC087 & !X1 & !Y7
         # !_LC011 &  _LC019 & !_LC087 & !Y6 & !Y7
         #  _LC011 & !_LC019 & !_LC087 & !X0 & !X1
         #  _LC011 & !_LC019 & !_LC087 & !X0 & !Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~142~8' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ018 $  GND);
  _EQ018 =  _LC011 & !_LC019 & !_LC087 & !X1 & !Y7
         #  _LC011 & !_LC019 & !_LC087 & !Y6 & !Y7
         # !_LC011 & !_LC019 &  _LC087 & !X0 & !X1
         # !_LC011 & !_LC019 &  _LC087 & !X0 & !Y6
         # !_LC011 & !_LC019 &  _LC087 & !X1 & !Y7;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ019 $  _EQ020);
  _EQ019 = !_LC026 &  _LC049 &  _LC062 & !_LC071 & !_LC076 & !_LC077 & 
             !_LC080 &  _LC081 & !_LC083 & !_LC084 & !~PIN004 &  _X010 & 
              _X011 &  _X012
         # !_LC026 & !_LC049 &  _LC062 & !_LC071 & !_LC076 & !_LC077 & 
              _LC080 &  _LC081 & !_LC083 & !_LC084 & !~PIN004 &  _X010 & 
              _X011 &  _X012
         # !_LC026 &  _LC049 & !_LC062 & !_LC071 & !_LC076 & !_LC077 & 
              _LC080 & !_LC081 & !_LC083 & !_LC084 & !~PIN004 &  _X010 & 
              _X011 &  _X012
         # !_LC026 & !_LC049 & !_LC062 & !_LC071 & !_LC076 & !_LC077 & 
             !_LC080 & !_LC081 & !_LC083 & !_LC084 & !~PIN004 &  _X010 & 
              _X011 &  _X012;
  _X010  = EXP( X2 &  X3 &  Y0 &  Y1);
  _X011  = EXP(!_LC026 &  _LC062 &  _LC067 & !_LC068 & !_LC081 & !~PIN004 &  X2 & 
              X3 &  Y0 &  Y1);
  _X012  = EXP(!_LC026 & !_LC062 &  _LC067 & !_LC068 &  _LC081 & !~PIN004 &  X2 & 
              X3 &  Y0 &  Y1);
  _EQ020 = !_LC071 & !_LC076 & !_LC077 &  _X011 &  _X012;
  _X011  = EXP(!_LC026 &  _LC062 &  _LC067 & !_LC068 & !_LC081 & !~PIN004 &  X2 & 
              X3 &  Y0 &  Y1);
  _X012  = EXP(!_LC026 & !_LC062 &  _LC067 & !_LC068 &  _LC081 & !~PIN004 &  X2 & 
              X3 &  Y0 &  Y1);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC077', type is buried 
-- synthesized logic cell 
_LC077   = LCELL( _EQ021 $  GND);
  _EQ021 = !_LC026 &  _LC049 &  _LC062 & !_LC068 &  _LC080 & !_LC081 & 
             !~PIN004
         # !_LC026 &  _LC062 &  _LC067 & !_LC068 & !_LC081 &  _LC083 & 
             !~PIN004
         # !_LC026 &  _LC062 &  _LC067 & !_LC068 & !_LC081 &  _LC084 & 
             !~PIN004
         # !_LC026 & !_LC062 &  _LC067 & !_LC068 &  _LC081 &  _LC083 & 
             !~PIN004
         # !_LC026 & !_LC062 &  _LC067 & !_LC068 &  _LC081 &  _LC084 & 
             !~PIN004;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~3' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ022 $  GND);
  _EQ022 = !_LC026 &  _LC049 &  _LC062 & !_LC067 & !_LC080 &  _LC081 & 
             !~PIN004
         # !_LC026 & !_LC049 &  _LC062 & !_LC067 &  _LC080 &  _LC081 & 
             !~PIN004
         # !_LC026 &  _LC049 & !_LC062 & !_LC067 &  _LC080 & !_LC081 & 
             !~PIN004
         # !_LC026 &  _LC049 & !_LC062 & !_LC068 & !_LC080 &  _LC081 & 
             !~PIN004
         # !_LC026 & !_LC049 & !_LC062 & !_LC068 &  _LC080 &  _LC081 & 
             !~PIN004;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~302~4' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( _EQ023 $  GND);
  _EQ023 = !_LC026 & !_LC049 &  _LC062 & !_LC068 & !_LC080 & !_LC081 & 
             !~PIN004
         # !_LC026 & !_LC049 & !_LC062 & !_LC067 & !_LC080 & !_LC081 & 
             !~PIN004
         # !_LC026 & !_LC068 & !_LC085 & !~PIN004
         #  _LC062 &  _LC081 & !_LC085
         # !_LC062 & !_LC081 & !_LC085;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ024 $  _EQ025);
  _EQ024 =  _LC004 & !_LC037 & !_LC039 & !_LC040 &  _LC082 &  _LC088 &  X0 & 
              _X013 &  _X014 &  Y6
         # !_LC004 & !_LC037 & !_LC039 & !_LC040 &  _LC082 & !_LC088 &  X0 & 
              _X013 &  _X014 &  Y6
         # !_LC037 & !_LC039 & !_LC040 & !_LC049 & !_LC080 &  _LC082 &  X0 & 
              _X013 &  _X014 &  Y6
         # !_LC037 & !_LC039 & !_LC040 & !_LC049 & !_LC081 &  _LC082 &  X0 & 
              _X013 &  _X014 &  Y6;
  _X013  = EXP(!_LC080 & !_LC081 & !_LC082 & !X0);
  _X014  = EXP(!_LC080 & !_LC081 & !_LC082 & !Y6);
  _EQ025 = !_LC037 & !_LC039 & !_LC040 &  _X013 &  _X014;
  _X013  = EXP(!_LC080 & !_LC081 & !_LC082 & !X0);
  _X014  = EXP(!_LC080 & !_LC081 & !_LC082 & !Y6);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ026 $  GND);
  _EQ026 = !_LC080 & !_LC081 &  _LC082 &  X0 &  Y6
         #  _LC004 & !_LC049 & !_LC080 &  _LC088
         #  _LC004 & !_LC049 & !_LC081 &  _LC088
         #  _LC004 & !_LC080 & !_LC081 &  _LC088
         #  _LC004 & !_LC082 &  _LC088 & !X0;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~3' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ027 $  GND);
  _EQ027 =  _LC004 & !_LC082 &  _LC088 & !Y6
         # !_LC004 & !_LC049 & !_LC080 & !_LC088
         # !_LC004 & !_LC049 & !_LC081 & !_LC088
         # !_LC004 & !_LC080 & !_LC081 & !_LC088
         # !_LC004 & !_LC082 & !_LC088 & !X0;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~303~4' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ028 $  GND);
  _EQ028 = !_LC004 & !_LC082 & !_LC088 & !Y6
         # !_LC049 & !_LC080 & !_LC082 & !X0
         # !_LC049 & !_LC080 & !_LC082 & !Y6
         # !_LC049 & !_LC081 & !_LC082 & !X0
         # !_LC049 & !_LC081 & !_LC082 & !Y6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~117~1' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ029 $  _LC080);
  _EQ029 =  X3 &  X4 &  X5 &  Y0 &  Y1 &  Y2
         #  X5 &  _X015 &  _X016 &  Y0
         #  X4 &  _X015 &  _X017 &  Y1
         #  X3 &  _X016 &  _X017 &  Y2;
  _X015  = EXP( X3 &  Y2);
  _X016  = EXP( X4 &  Y1);
  _X017  = EXP( X5 &  Y0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~1' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ030 $  _EQ031);
  _EQ030 = !_LC054 & !_LC060 &  X4 &  X5 &  X6 &  _X018 &  _X019 &  _X020 & 
              _X021 &  _X022 &  Y0 &  Y1 &  Y2
         # !_LC054 & !_LC060 & !X3 &  X5 &  X6 &  _X018 &  _X019 &  _X020 & 
              _X021 &  _X022 &  Y0 &  Y1 &  Y2
         # !_LC054 & !_LC060 &  X3 & !X4 & !X6 &  _X018 &  _X019 &  _X020 & 
              _X021 &  _X022 &  Y0 &  Y1 &  Y2
         # !_LC054 & !_LC060 & !X4 &  X5 &  X6 &  _X018 &  _X019 &  _X020 & 
              _X021 &  _X022 &  Y0 &  Y1 & !Y2;
  _X018  = EXP(!Y0 & !Y1 & !Y2);
  _X019  = EXP(!X6 & !Y1 & !Y2);
  _X020  = EXP(!X4 & !X5 & !Y0);
  _X021  = EXP(!X4 & !Y0 & !Y1);
  _X022  = EXP(!X5 & !Y0 & !Y2);
  _EQ031 = !_LC054 & !_LC060 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022;
  _X018  = EXP(!Y0 & !Y1 & !Y2);
  _X019  = EXP(!X6 & !Y1 & !Y2);
  _X020  = EXP(!X4 & !X5 & !Y0);
  _X021  = EXP(!X4 & !Y0 & !Y1);
  _X022  = EXP(!X5 & !Y0 & !Y2);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~2' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ032 $  GND);
  _EQ032 =  X4 & !X5 &  X6 &  Y0 & !Y1 &  Y2
         #  X3 & !X4 &  X5 &  X6 & !Y1 &  Y2
         #  X3 &  X4 &  X5 & !X6 &  Y0 & !Y1
         # !X3 &  X4 &  X5 & !Y0 &  Y1 &  Y2
         # !X3 &  X4 &  X6 &  Y0 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~118~3' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ033 $  GND);
  _EQ033 =  X4 & !X6 &  Y0 & !Y2
         #  X3 & !X5 & !X6 &  Y1
         #  X3 & !X5 & !Y0 &  Y1
         # !X3 & !X4 & !X6 & !Y1
         # !X4 & !X5 & !X6;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~150~1' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ034 $  GND);
  _EQ034 =  _LC067 &  X2 &  X3 &  Y0 &  Y1
         #  _LC067 &  _LC084
         #  _LC067 &  _LC083;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~1' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ035 $  _EQ036);
  _EQ035 = !_LC025 & !_LC075 &  X2 &  X3 &  X4 &  _X023 &  _X024 &  _X025 & 
              _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 &  _X032 & 
              Y0 &  Y1 &  Y2
         # !_LC025 & !_LC075 &  X0 &  X1 &  _X023 &  _X024 &  _X025 &  _X026 & 
              _X027 &  _X028 &  _X029 &  _X030 &  _X031 &  _X032 &  Y3 &  Y4
         # !_LC025 & !_LC075 & !X2 & !X3 &  X4 &  _X023 &  _X024 &  _X025 & 
              _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 &  _X032 & 
              Y0
         # !_LC025 & !_LC075 & !X3 &  X4 &  _X023 &  _X024 &  _X025 &  _X026 & 
              _X027 &  _X028 &  _X029 &  _X030 &  _X031 &  _X032 &  Y0 & !Y2;
  _X023  = EXP(!X0 & !X1);
  _X024  = EXP(!_LC083 & !X3 & !Y0);
  _X025  = EXP(!X0 & !Y3);
  _X026  = EXP(!X1 & !Y4);
  _X027  = EXP(!Y3 & !Y4);
  _X028  = EXP(!_LC083 & !X1 & !X3);
  _X029  = EXP(!_LC083 & !X2);
  _X030  = EXP(!_LC083 & !Y1);
  _X031  = EXP(!_LC083 & !X3 & !X4);
  _X032  = EXP(!_LC083 & !X1 & !Y0);
  _EQ036 = !_LC025 & !_LC075 &  _X023 &  _X024 &  _X025 &  _X026 &  _X027 & 
              _X028 &  _X029 &  _X030 &  _X031 &  _X032;
  _X023  = EXP(!X0 & !X1);
  _X024  = EXP(!_LC083 & !X3 & !Y0);
  _X025  = EXP(!X0 & !Y3);
  _X026  = EXP(!X1 & !Y4);
  _X027  = EXP(!Y3 & !Y4);
  _X028  = EXP(!_LC083 & !X1 & !X3);
  _X029  = EXP(!_LC083 & !X2);
  _X030  = EXP(!_LC083 & !Y1);
  _X031  = EXP(!_LC083 & !X3 & !X4);
  _X032  = EXP(!_LC083 & !X1 & !Y0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~2' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ037 $  GND);
  _EQ037 = !X2 &  X4 &  Y0 & !Y1
         #  X4 &  Y0 & !Y1 & !Y2
         # !X2 &  X3 & !Y0 &  Y1
         # !X2 &  X3 & !X4 &  Y1
         #  X3 & !Y0 &  Y1 & !Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~269~3' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ038 $  GND);
  _EQ038 =  X3 & !X4 &  Y1 & !Y2
         #  X2 & !X3 & !Y0 &  Y2
         #  X2 & !X3 & !X4 &  Y2
         #  X2 & !Y0 & !Y1 &  Y2
         #  X2 & !X4 & !Y1 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ039 $  VCC);
  _EQ039 = !_LC057 & !_LC058 & !_LC059 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037;
  _X033  = EXP( _LC088 &  X4 & !X6 & !Y1 &  Y2);
  _X034  = EXP( _LC088 & !X4 &  X6 &  Y0 & !Y1);
  _X035  = EXP( _LC088 & !X4 & !X5 &  X6 &  Y0);
  _X036  = EXP( _LC088 & !X4 &  X5 & !Y0 &  Y1);
  _X037  = EXP( _LC088 &  X4 & !Y0 & !Y1 &  Y2);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC059', type is buried 
-- synthesized logic cell 
_LC059   = LCELL( _EQ040 $  GND);
  _EQ040 =  X3 & !X4 &  X5 &  X6 &  Y0 & !Y1 &  Y2
         #  X3 & !X4 &  X5 & !X6 &  Y0 &  Y1 &  Y2
         #  X3 &  X4 &  X5 & !X6 &  Y0 & !Y1 &  Y2
         #  X4 &  X5 &  X6 &  Y0 &  Y1 &  Y2
         #  _LC088 &  X3 & !X5 &  X6 &  Y0 &  Y1;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~3' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ041 $  GND);
  _EQ041 =  X4 &  X5 & !X6 &  Y0 &  Y1 & !Y2
         #  X3 &  X4 & !X5 & !X6 &  Y1 &  Y2
         #  X3 &  X4 & !X5 & !Y0 &  Y1 &  Y2
         #  _LC088 &  X3 &  X5 &  Y0 &  Y2
         #  _LC088 &  X5 & !X6 &  Y0 &  Y1;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~288~4' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ042 $  GND);
  _EQ042 =  _LC088 &  X3 &  X5 & !Y0 &  Y1
         #  _LC088 &  X4 &  X6 &  Y0 & !Y2
         #  _LC088 &  X4 &  X5 &  Y1 & !Y2
         #  _LC088 &  X4 & !X5 & !X6 &  Y2
         #  _LC088 &  X4 & !X5 & !Y0 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder1|~117~1' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ043 $  GND);
  _EQ043 =  X0 &  X1 &  Y3 &  Y4;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~127~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC067', type is buried 
-- synthesized logic cell 
_LC067   = LCELL( _EQ044 $  GND);
  _EQ044 =  X2 &  X3 &  X4 &  Y0 &  Y1 &  Y2
         #  X4 &  _X038 &  _X039 &  Y0
         #  X3 &  _X039 &  _X040 &  Y1
         #  X2 &  _X038 &  _X040 &  Y2;
  _X038  = EXP( X3 &  Y1);
  _X039  = EXP( X2 &  Y2);
  _X040  = EXP( X4 &  Y0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~128~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ045 $  GND);
  _EQ045 =  X3 &  X4 &  X5 &  Y0 &  Y1 &  Y2
         #  X5 &  _X015 &  _X016 &  Y0
         #  X4 &  _X015 &  _X017 &  Y1
         #  X3 &  _X016 &  _X017 &  Y2;
  _X015  = EXP( X3 &  Y2);
  _X016  = EXP( X4 &  Y1);
  _X017  = EXP( X5 &  Y0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~190~1' from file "csa_cell.tdf" line 24, column 31
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ046 $  GND);
  _EQ046 =  X1 &  X3 &  Y0 & !Y1 &  Y2
         #  X1 & !X2 &  X3 &  Y0 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~254~1' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ047 $  GND);
  _EQ047 =  X1 &  X2 & !Y0 &  Y1 &  Y2
         #  X1 &  X2 & !X3 &  Y1 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~271~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC080', type is buried 
-- synthesized logic cell 
_LC080   = LCELL( _EQ048 $  GND);
  _EQ048 =  X2 &  X4 &  Y0 &  Y2
         #  X2 &  X3 &  Y1 &  Y2
         #  X3 &  X4 &  Y0 &  Y1;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~128~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ049 $  GND);
  _EQ049 =  X0 &  X1 &  X2 &  Y3 &  Y4 &  Y5
         #  X2 &  _X041 &  _X042 &  Y3
         #  X1 &  _X042 &  _X043 &  Y4
         #  X0 &  _X041 &  _X043 &  Y5;
  _X041  = EXP( X1 &  Y4);
  _X042  = EXP( X0 &  Y5);
  _X043  = EXP( X2 &  Y3);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~129~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC088', type is buried 
-- synthesized logic cell 
_LC088   = LCELL( _EQ050 $  GND);
  _EQ050 =  X1 &  X2 &  X3 &  Y3 &  Y4 &  Y5
         #  X3 &  _X044 &  _X045 &  Y3
         #  X2 &  _X045 &  _X046 &  Y4
         #  X1 &  _X044 &  _X046 &  Y5;
  _X044  = EXP( X2 &  Y4);
  _X045  = EXP( X1 &  Y5);
  _X046  = EXP( X3 &  Y3);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~130~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ051 $  GND);
  _EQ051 =  X2 &  X3 &  X4 &  Y3 &  Y4 &  Y5
         #  X4 &  _X047 &  _X048 &  Y3
         #  X3 &  _X048 &  _X049 &  Y4
         #  X2 &  _X047 &  _X049 &  Y5;
  _X047  = EXP( X3 &  Y4);
  _X048  = EXP( X2 &  Y5);
  _X049  = EXP( X4 &  Y3);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~272~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ052 $  GND);
  _EQ052 =  X0 &  X2 &  Y3 &  Y5
         #  X0 &  X1 &  Y4 &  Y5
         #  X1 &  X2 &  Y3 &  Y4;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~273~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ053 $  GND);
  _EQ053 =  X1 &  X3 &  Y3 &  Y5
         #  X1 &  X2 &  Y4 &  Y5
         #  X2 &  X3 &  Y3 &  Y4;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|ps7' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC052', type is buried 
_LC052   = LCELL( _EQ054 $  GND);
  _EQ054 = !_LC044 &  _X050;
  _X050  = EXP( _LC042 &  _LC074);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|result_node7' = '~PIN001' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN001', location is LC051, type is output.
 ~PIN001 = LCELL( _EQ055 $  _EQ056);
  _EQ055 =  _LC061 &  _LC066 &  ~PIN002
         #  ~PIN003 &  ~PIN013 &  _X051;
  _X051  = EXP(!_LC061 & !_LC073);
  _EQ056 = !_LC052 &  _X052;
  _X052  = EXP( _LC042 &  _LC044 &  _LC074);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~116~1' = '~PIN005' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC069', location is LC069, type is output.
 ~PIN005 = LCELL( _EQ057 $ !_LC067);
  _EQ057 = !_LC083 & !_LC084 &  _X010;
  _X010  = EXP( X2 &  X3 &  Y0 &  Y1);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|lpm_add_sub:cpa_adder|addcore:adder|addcore:adder0|result_node6' = '~PIN012' from file "addcore.tdf" line 164, column 16
-- Equation name is '~PIN012', location is LC053, type is output.
 ~PIN012 = LCELL( _EQ058 $  _EQ059);
  _EQ058 =  ~PIN003 &  ~PIN013;
  _EQ059 =  _X051 &  _X053;
  _X051  = EXP(!_LC061 & !_LC073);
  _X053  = EXP( _LC061 &  _LC066 &  ~PIN002);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes5' = '~PIN013' from file "csa_add.tdf" line 58, column 17
-- Equation name is '~PIN013', location is LC065, type is output.
 ~PIN013 = LCELL( ~PIN002 $  _LC066);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

***** Logic for device 'alu3' compiled without errors.




Device: EPM7064LC44-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                         R  R  
                                         E  E  
                                         S  S  
                                         E  E  
                                         R  R  
                       V  G  G  G  G  G  V  V  
              X  X  X  C  N  N  N  N  N  E  E  
              2  0  3  C  D  D  D  D  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      Y0 |  7                                39 | RESERVED 
      Y1 |  8                                38 | RESERVED 
      Y2 |  9                                37 | ~PIN014 
     GND | 10                                36 | ~PIN015 
      Y3 | 11                                35 | VCC 
      X1 | 12         EPM7064LC44-7          34 | RESERVED 
RESERVED | 13                                33 | RESERVED 
RESERVED | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  Y  ~  G  V  R  ~  ~  R  R  
              E  E  4  P  N  C  E  P  P  E  E  
              S  S     I  D  C  S  I  I  S  S  
              E  E     N        E  N  N  E  E  
              R  R     0        R  0  0  R  R  
              V  V     0        V  0  0  V  V  
              E  E     5        E  2  3  E  E  
              D  D              D        D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     1/16(  6%)   8/ 8(100%)   8/16( 50%)   8/36( 22%) 
B:    LC17 - LC32    11/16( 68%)   2/ 8( 25%)  15/16( 93%)  14/36( 38%) 
C:    LC33 - LC48     5/16( 31%)   2/ 8( 25%)  16/16(100%)  18/36( 50%) 
D:    LC49 - LC64     9/16( 56%)   2/ 8( 25%)  16/16(100%)  21/36( 58%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            14/32     ( 43%)
Total logic cells used:                         26/64     ( 40%)
Total shareable expanders used:                 39/64     ( 60%)
Total Turbo logic cells used:                   26/64     ( 40%)
Total shareable expanders not available (n/a):  16/64     ( 25%)
Average fan-in:                                  8.38
Total fan-in:                                   218

Total input pins required:                      10
Total output pins required:                      4
Total bidirectional pins required:               0
Total logic cells required:                     26
Total flipflops required:                        0
Total product terms required:                  144
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          35

Synthesized logic cells:                        23/  64   ( 35%)



Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  21   (17)  (B)      INPUT    s          0      0   0    0    0    2    3  ~PIN005
   5   (14)  (A)      INPUT               0      0   0    0    0    2   14  X0
  12    (1)  (A)      INPUT               0      0   0    0    0    2   18  X1
   6   (11)  (A)      INPUT               0      0   0    0    0    2   17  X2
   4   (16)  (A)      INPUT               0      0   0    0    0    0    5  X3
   7    (8)  (A)      INPUT               0      0   0    0    0    2   17  Y0
   8    (5)  (A)      INPUT               0      0   0    0    0    2   17  Y1
   9    (4)  (A)      INPUT               0      0   0    0    0    1   15  Y2
  11    (3)  (A)      INPUT               0      0   0    0    0    2   14  Y3
  20   (19)  (B)      INPUT               0      0   0    0    0    0    1  Y4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  25     35    C     OUTPUT    s t        6      0   0    1    4    0    0  ~PIN002
  26     36    C     OUTPUT      t        7      4   0    7    9    0    0  ~PIN003
  37     53    D     OUTPUT      t        0      0   0    0    2    0    0  ~PIN014
  36     52    D     OUTPUT      t        8      1   1    7   11    0    0  ~PIN015


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     58    D       SOFT    s t        1      0   1    7    3    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~1
   -     22    B       SOFT    s t        1      0   1    6    3    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~2
 (18)    21    B       SOFT    s t        1      0   1    7    4    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~3
 (13)    32    B       SOFT    s t        1      0   1    4    4    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~4
   -     31    B       SOFT    s t        1      0   1    7    4    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~5
 (14)    30    B       SOFT    s t        1      0   1    5    3    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~6
   -     27    B       SOFT    s t        1      0   1    4    4    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~7
   -     26    B       SOFT    s t        1      0   1    4    3    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~8
   -     43    C       SOFT    s t        1      0   1    8    8    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~1
 (24)    33    C       SOFT    s t        1      0   1    3    6    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~2
   -     34    C       SOFT    s t        1      0   0    1    4    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~139~1
   -     55    D       SOFT    s t        8      4   1    7    3    1    0  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~300~1
   -     54    D       SOFT    s t        0      0   0    4    3    2    3  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~149~1
 (12)     1    A       SOFT    s t        8      0   1    8    0    2    3  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~200~1
 (19)    20    B       SOFT    s t        3      0   1    8    3    2    3  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~1
 (20)    19    B       SOFT    s t        1      0   1    6    0    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~2
   -     18    B       SOFT    s t        1      0   1    6    1    0    1  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~3
 (21)    17    B       SOFT    s t        3      0   0    6    0    2   12  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1
 (34)    51    D       SOFT    s t        0      0   0    4    0    0    5  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~141~1
   -     50    D       SOFT    s t        0      0   0    6    0    2   13  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~189~1
 (33)    49    D       SOFT    s t        0      0   0    6    0    2   12  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~253~1
 (39)    57    D       SOFT    s t        0      0   0    4    0    2    3  |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~111~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

           Logic cells placed in LAB 'A'
        +- LC1 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~200~1
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | | A B C D |     Logic cells that feed LAB 'A':

Pin
5    -> * | * * * * | <-- X0
12   -> * | * * * * | <-- X1
6    -> * | * * * * | <-- X2
4    -> * | * * - - | <-- X3
7    -> * | * * * * | <-- Y0
8    -> * | * * * * | <-- Y1
9    -> * | * * * * | <-- Y2
11   -> * | * * * * | <-- Y3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                               Logic cells placed in LAB 'B'
        +--------------------- LC22 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~2
        | +------------------- LC21 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~3
        | | +----------------- LC32 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~4
        | | | +--------------- LC31 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~5
        | | | | +------------- LC30 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~6
        | | | | | +----------- LC27 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~7
        | | | | | | +--------- LC26 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~8
        | | | | | | | +------- LC20 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~1
        | | | | | | | | +----- LC19 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~2
        | | | | | | | | | +--- LC18 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~3
        | | | | | | | | | | +- LC17 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC19 -> - - - - - - - * - - - | - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~2
LC18 -> - - - - - - - * - - - | - * - - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~3
LC17 -> * * * * * * * - - - - | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1

Pin
5    -> - * * * * * - * - - - | * * * * | <-- X0
12   -> * * - * - * * * * * * | * * * * | <-- X1
6    -> * * * * * - - * * * * | * * * * | <-- X2
4    -> - - - - - - - * * * * | * * - - | <-- X3
7    -> * * - * - * * * * * * | * * * * | <-- Y0
8    -> * * - * * - * * * * * | * * * * | <-- Y1
9    -> * * * * * - - * * * * | * * * * | <-- Y2
11   -> * * * * * * * * - - - | * * * * | <-- Y3
LC51 -> - * * * - * - - - - - | - * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~141~1
LC50 -> * * * * * * * * - * - | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~189~1
LC49 -> * * * * * * * - - - - | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~253~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                   Logic cells placed in LAB 'C'
        +--------- LC43 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~1
        | +------- LC33 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~2
        | | +----- LC34 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~139~1
        | | | +--- LC35 ~PIN002
        | | | | +- LC36 ~PIN003
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'C'
LC      | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC43 -> - - - - * | - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~1
LC33 -> - - - - * | - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~2

Pin
21   -> * * * * * | - - * - | <-- ~PIN005
5    -> * * - - * | * * * * | <-- X0
12   -> * - - - * | * * * * | <-- X1
6    -> * - - - * | * * * * | <-- X2
7    -> * - - - * | * * * * | <-- Y0
8    -> * - - - * | * * * * | <-- Y1
9    -> * - - - - | * * * * | <-- Y2
11   -> * * - - * | * * * * | <-- Y3
LC54 -> * * * * * | - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~149~1
LC1  -> * * * * * | - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~200~1
LC20 -> * * * * * | - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~1
LC17 -> * * - - * | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1
LC51 -> * - - - - | - * * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~141~1
LC50 -> * - - - * | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~189~1
LC49 -> * * - - * | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~253~1
LC57 -> * * * * * | - - * - | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~111~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                           Logic cells placed in LAB 'D'
        +----------------- LC58 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~1
        | +--------------- LC55 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~300~1
        | | +------------- LC54 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~149~1
        | | | +----------- LC51 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~141~1
        | | | | +--------- LC50 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~189~1
        | | | | | +------- LC49 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~253~1
        | | | | | | +----- LC57 |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~111~1
        | | | | | | | +--- LC53 ~PIN014
        | | | | | | | | +- LC52 ~PIN015
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC58 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~1
LC55 -> - - - - - - - * - | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~300~1
LC50 -> * * * - - - - - * | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~189~1
LC49 -> * * * - - - - - * | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~253~1

Pin
5    -> * * - - * * * - * | * * * * | <-- X0
12   -> * * * * * * * - * | * * * * | <-- X1
6    -> * * * * * * - - * | * * * * | <-- X2
7    -> * * * * * * - - * | * * * * | <-- Y0
8    -> * * * * * * - - * | * * * * | <-- Y1
9    -> * * - - * * - - * | * * * * | <-- Y2
11   -> * * - - - - * - * | * * * * | <-- Y3
20   -> - - - - - - * - - | - - - * | <-- Y4
LC22 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~2
LC21 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~3
LC32 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~4
LC31 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~5
LC30 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~6
LC27 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~7
LC26 -> - - - - - - - - * | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~8
LC34 -> - - - - - - - * - | - - - * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~139~1
LC17 -> * * * - - - - - * | - * * * | <-- |LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     f:\files\freezing-cpu\alu.rpt
alu3

** EQUATIONS **

X0       : INPUT;
X1       : INPUT;
X2       : INPUT;
X3       : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y4       : INPUT;
~PIN005  : INPUT;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC017 &  X0 &  X1 &  X2 &  Y0 &  Y1 &  Y2 & !Y3
         # !_LC017 &  _LC050 &  X0 &  X1 &  X2 &  Y0 &  Y1 &  Y2 & !Y3
         # !_LC017 &  _LC049 &  X0 &  X1 &  X2 &  Y0 &  Y1 &  Y2 & !Y3
         # !_LC017 &  _LC050 &  X0 &  X1 & !X2 &  Y0 &  Y1 & !Y2 & !Y3
         # !_LC017 &  _LC049 &  X0 &  X1 & !X2 &  Y0 &  Y1 & !Y2 & !Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~2' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC017 &  _LC049 &  X1 &  X2 &  Y0 &  Y1 &  Y2 &  Y3
         #  _LC017 &  _LC050 &  X1 &  X2 &  Y0 &  Y1 &  Y2 &  Y3
         #  _LC017 &  X1 &  X2 &  Y0 &  Y1 &  Y2 &  Y3
         #  _LC017 &  _LC049 &  X1 & !X2 &  Y0 &  Y1 & !Y2 &  Y3
         #  _LC017 &  _LC050 &  X1 & !X2 &  Y0 &  Y1 & !Y2 &  Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~3' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC017 & !_LC049 & !_LC050 & !_LC051 &  X0 &  X2 & !Y2 &  Y3
         #  _LC017 & !_LC049 & !_LC050 & !_LC051 &  X0 & !X2 &  Y2 &  Y3
         #  _LC017 & !_LC049 & !_LC050 & !_LC051 &  X0 & !Y1 &  Y3
         #  _LC017 & !_LC049 & !_LC050 & !_LC051 &  X0 & !Y0 &  Y3
         #  _LC017 & !_LC049 & !_LC050 & !_LC051 &  X0 & !X1 &  Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~4' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ004 $  GND);
  _EQ004 = !_LC017 & !_LC049 & !_LC050 & !_LC051 &  X2 & !Y2 & !Y3
         # !_LC017 & !_LC049 & !_LC050 & !_LC051 & !X2 &  Y2 & !Y3
         # !_LC017 &  _LC049 &  X0 &  X2 & !Y2 &  Y3
         # !_LC017 &  _LC050 &  X0 &  X2 & !Y2 &  Y3
         # !_LC017 &  _LC050 &  X0 & !X2 &  Y2 &  Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~5' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ005 $  GND);
  _EQ005 = !_LC017 &  _LC049 &  X0 & !X2 &  Y2 &  Y3
         # !_LC017 & !_LC049 & !_LC050 & !_LC051 & !Y1 & !Y3
         # !_LC017 & !_LC049 & !_LC050 & !_LC051 & !Y0 & !Y3
         # !_LC017 & !_LC049 & !_LC050 & !_LC051 & !X1 & !Y3
         #  _LC017 &  _LC049 &  X2 & !Y2 & !Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~6' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC017 &  _LC050 &  X2 & !Y2 & !Y3
         #  _LC017 &  _LC049 & !X2 &  Y2 & !Y3
         #  _LC017 &  _LC050 & !X2 &  Y2 & !Y3
         # !_LC017 &  _LC050 &  X0 & !Y1 &  Y3
         # !_LC017 &  _LC049 &  X0 & !Y1 &  Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~7' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ007 $  GND);
  _EQ007 = !_LC017 &  _LC050 &  X0 & !Y0 &  Y3
         # !_LC017 &  _LC049 &  X0 & !Y0 &  Y3
         # !_LC017 &  _LC050 &  X0 & !X1 &  Y3
         # !_LC017 &  _LC049 &  X0 & !X1 &  Y3
         # !_LC017 & !_LC049 & !_LC050 & !_LC051 & !X0;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~144~8' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC017 &  _LC050 & !Y1 & !Y3
         #  _LC017 &  _LC049 & !Y1 & !Y3
         #  _LC017 &  _LC050 & !Y0 & !Y3
         #  _LC017 &  _LC049 & !Y0 & !Y3
         #  _LC017 &  _LC050 & !X1 & !Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ009 $  GND);
  _EQ009 =  X0 &  X1 & !X2 &  Y1 &  Y2
         # !_LC001 & !_LC020 & !_LC054 & !_LC057 & !~PIN005
         #  X1 &  X2 &  Y0 &  Y1 & !Y2
         # !_LC017 & !_LC049 & !_LC050 & !_LC051 & !Y3
         # !_LC017 &  _LC050 &  X0 &  Y3;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~316~2' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC017 &  _LC049 &  X0 &  Y3
         #  _LC054 & !_LC057 &  ~PIN005
         #  _LC001 & !_LC057 &  ~PIN005
         #  _LC020 & !_LC057 &  ~PIN005
         #  _LC054 &  _LC057 & !~PIN005;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~139~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ011 $  ~PIN005);
  _EQ011 = !_LC001 & !_LC020 & !_LC054 &  _LC057
         # !_LC057 &  _X001;
  _X001  = EXP(!_LC001 & !_LC020 & !_LC054);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~300~1' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ012 $  _EQ013);
  _EQ012 =  _LC017 & !_LC049 & !_LC050 &  X0 &  X1 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007 &  _X008 &  Y0 &  Y1 &  Y3
         # !_LC017 & !_LC049 & !_LC050 &  X0 &  X1 &  _X002 &  _X003 &  _X004 & 
              _X005 &  _X006 &  _X007 &  _X008 &  Y0 &  Y1 & !Y3
         # !_LC017 &  _LC049 &  X0 &  X1 &  _X002 &  _X004 &  _X005 &  _X006 & 
              _X007 &  _X008 &  Y0 &  Y1 &  Y3
         # !_LC017 &  _LC050 &  X0 &  X1 &  _X002 &  _X004 &  _X005 &  _X006 & 
              _X007 &  _X008 &  Y0 &  Y1 &  Y3;
  _X002  = EXP(!X2 &  Y2);
  _X003  = EXP( X1 &  X2 &  Y0 &  Y1);
  _X004  = EXP( _LC017 &  _LC050 & !Y3);
  _X005  = EXP( _LC017 &  _LC049 & !Y3);
  _X006  = EXP( X2 & !Y2);
  _X007  = EXP( _LC017 &  X1 &  X2 &  Y0 &  Y1 & !Y3);
  _X008  = EXP(!_LC017 &  X1 &  X2 &  Y0 &  Y1 &  Y3);
  _EQ013 =  X0 &  X1 &  _X002 &  _X004 &  _X005 &  _X006 &  _X007 &  _X008 & 
              Y0 &  Y1;
  _X002  = EXP(!X2 &  Y2);
  _X004  = EXP( _LC017 &  _LC050 & !Y3);
  _X005  = EXP( _LC017 &  _LC049 & !Y3);
  _X006  = EXP( X2 & !Y2);
  _X007  = EXP( _LC017 &  X1 &  X2 &  Y0 &  Y1 & !Y3);
  _X008  = EXP(!_LC017 &  X1 &  X2 &  Y0 &  Y1 &  Y3);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~149~1' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ014 $  GND);
  _EQ014 =  _LC017 &  X1 &  X2 &  Y0 &  Y1
         #  _LC017 &  _LC049
         #  _LC017 &  _LC050;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~200~1' from file "csa_cell.tdf" line 24, column 31
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ015 $  _EQ016);
  _EQ015 =  X0 &  X2 &  X3 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 & 
              _X014 &  _X015 &  Y0 &  Y1 &  Y3
         #  X0 &  X1 &  X3 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 & 
              _X014 &  _X015 &  Y0 &  Y2 &  Y3
         #  X0 &  X1 & !X3 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 & 
              _X014 &  _X015 &  Y0 & !Y2 &  Y3
         #  X0 & !X1 &  X2 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 & 
              _X014 &  _X015 & !Y1 &  Y2 &  Y3;
  _X009  = EXP(!Y0 & !Y1 & !Y2);
  _X010  = EXP(!X1 & !X3 & !Y1);
  _X011  = EXP( X2 &  Y0 &  Y2);
  _X012  = EXP( X1 &  Y1 &  Y2);
  _X013  = EXP(!X2 & !X3 &  Y1);
  _X014  = EXP(!X2 & !Y0 &  Y1);
  _X015  = EXP(!X1 & !X2 & !Y0);
  _EQ016 =  X0 &  _X009 &  _X010 &  _X011 &  _X012 &  _X013 &  _X014 &  _X015 & 
              Y3;
  _X009  = EXP(!Y0 & !Y1 & !Y2);
  _X010  = EXP(!X1 & !X3 & !Y1);
  _X011  = EXP( X2 &  Y0 &  Y2);
  _X012  = EXP( X1 &  Y1 &  Y2);
  _X013  = EXP(!X2 & !X3 &  Y1);
  _X014  = EXP(!X2 & !Y0 &  Y1);
  _X015  = EXP(!X1 & !X2 & !Y0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~1' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ017 $  _EQ018);
  _EQ017 = !_LC018 & !_LC019 &  X0 &  X1 &  X2 &  X3 &  _X016 &  _X017 &  Y0 & 
              Y1 &  Y2 &  Y3
         # !_LC018 & !_LC019 &  X0 & !X1 & !X2 &  X3 &  _X016 &  _X017 &  Y0 & 
              Y3
         # !_LC018 & !_LC019 &  X0 & !X2 &  X3 &  _X016 &  _X017 &  Y0 & !Y2 & 
              Y3
         # !_LC018 & !_LC019 &  X0 & !X1 &  X3 &  _X016 &  _X017 &  Y0 & !Y1 & 
              Y3;
  _X016  = EXP(!_LC050 & !Y1);
  _X017  = EXP(!_LC050 & !X1);
  _EQ018 = !_LC018 & !_LC019 &  X0 &  _X016 &  _X017 &  Y3;
  _X016  = EXP(!_LC050 & !Y1);
  _X017  = EXP(!_LC050 & !X1);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~2' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ019 $  GND);
  _EQ019 =  X3 &  Y0 & !Y1 & !Y2
         # !X1 &  X2 & !X3 &  Y1
         # !X1 &  X2 & !Y0 &  Y1
         #  X2 & !X3 &  Y1 & !Y2
         #  X2 & !Y0 &  Y1 & !Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_cell:adder0|~268~3' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ020 $  GND);
  _EQ020 =  X1 & !X2 & !X3 &  Y2
         #  X1 & !X2 & !Y0 &  Y2
         #  X1 & !X3 & !Y1 &  Y2
         #  X1 & !Y0 & !Y1 &  Y2
         # !_LC050 & !X2 & !Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~126~1' from file "csa_cell.tdf" line 22, column 38
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ021 $  GND);
  _EQ021 =  X1 &  X2 &  X3 &  Y0 &  Y1 &  Y2
         #  X3 &  _X018 &  _X019 &  Y0
         #  X2 &  _X019 &  _X020 &  Y1
         #  X1 &  _X018 &  _X020 &  Y2;
  _X018  = EXP( X2 &  Y1);
  _X019  = EXP( X1 &  Y2);
  _X020  = EXP( X3 &  Y0);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~141~1' from file "csa_cell.tdf" line 23, column 27
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ022 $  GND);
  _EQ022 =  X1 &  X2 &  Y0 &  Y1;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~189~1' from file "csa_cell.tdf" line 24, column 31
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ023 $  GND);
  _EQ023 =  X0 &  X2 &  Y0 & !Y1 &  Y2
         #  X0 & !X1 &  X2 &  Y0 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder0|~253~1' from file "csa_cell.tdf" line 25, column 31
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ024 $  GND);
  _EQ024 =  X0 &  X1 & !Y0 &  Y1 &  Y2
         #  X0 &  X1 & !X2 &  Y1 &  Y2;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_cell:adder1|~111~1' from file "csa_cell.tdf" line 22, column 26
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ025 $  GND);
  _EQ025 = !X0 &  X1 &  Y3
         #  X1 &  Y3 & !Y4
         #  X0 & !X1 &  Y4
         #  X0 & !Y3 &  Y4;

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_cell:adder0|~301~1' = '~PIN002' from file "csa_cell.tdf" line 24, column 44
-- Equation name is '_LC035', location is LC035, type is output.
 ~PIN002 = LCELL( _EQ026 $  VCC);
  _EQ026 =  _X021 &  _X022 &  _X023 &  _X024 &  _X025 &  _X026;
  _X021  = EXP( _LC001 & !_LC057 &  ~PIN005);
  _X022  = EXP( _LC020 & !_LC057 &  ~PIN005);
  _X023  = EXP( _LC054 & !_LC057 &  ~PIN005);
  _X024  = EXP( _LC020 &  _LC057 & !~PIN005);
  _X025  = EXP( _LC001 &  _LC057 & !~PIN005);
  _X026  = EXP( _LC054 &  _LC057 & !~PIN005);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|carry_out_nodes4' = '~PIN003' from file "csa_add.tdf" line 59, column 19
-- Equation name is '~PIN003', location is LC036, type is output.
 ~PIN003 = LCELL( _EQ027 $  _EQ028);
  _EQ027 = !_LC001 & !_LC020 & !_LC033 & !_LC043 & !_LC054 &  _LC057 & 
              ~PIN005 &  X0 &  X1 &  _X004 &  _X005 &  _X007 &  _X027 & 
              _X028 &  _X029 &  Y0 &  Y1
         #  _LC017 & !_LC033 & !_LC043 & !_LC049 & !_LC050 &  X0 &  X1 & 
              _X003 &  _X004 &  _X005 &  _X007 &  _X027 &  _X028 &  _X029 & 
              Y0 &  Y1 &  Y3;
  _X004  = EXP( _LC017 &  _LC050 & !Y3);
  _X005  = EXP( _LC017 &  _LC049 & !Y3);
  _X007  = EXP( _LC017 &  X1 &  X2 &  Y0 &  Y1 & !Y3);
  _X027  = EXP( _LC001 &  _LC057 & !~PIN005);
  _X028  = EXP( _LC020 &  _LC057 & !~PIN005);
  _X029  = EXP(!_LC017 &  X0 &  X1 &  X2 &  Y0 &  Y1 &  Y3);
  _X003  = EXP( X1 &  X2 &  Y0 &  Y1);
  _EQ028 = !_LC033 & !_LC043 &  X0 &  X1 &  _X004 &  _X005 &  _X007 &  _X027 & 
              _X028 &  _X029 &  Y0 &  Y1;
  _X004  = EXP( _LC017 &  _LC050 & !Y3);
  _X005  = EXP( _LC017 &  _LC049 & !Y3);
  _X007  = EXP( _LC017 &  X1 &  X2 &  Y0 &  Y1 & !Y3);
  _X027  = EXP( _LC001 &  _LC057 & !~PIN005);
  _X028  = EXP( _LC020 &  _LC057 & !~PIN005);
  _X029  = EXP(!_LC017 &  X0 &  X1 &  X2 &  Y0 &  Y1 &  Y3);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes4' = '~PIN014' from file "csa_add.tdf" line 58, column 17
-- Equation name is '~PIN014', location is LC053, type is output.
 ~PIN014 = LCELL( _LC055 $  _LC034);

-- Node name is '|LPM_MULT:1323|multcore:mult_core|csa_add:padder|csa_add:sub_csa_add|csa_add:sub_csa_add|csa_add:sub_csa_add|sum_out_nodes3' = '~PIN015' from file "csa_add.tdf" line 58, column 17
-- Equation name is '~PIN015', location is LC052, type is output.
 ~PIN015 = LCELL( _EQ029 $  _EQ030);
  _EQ029 =  _LC017 & !_LC021 & !_LC022 & !_LC026 & !_LC027 & !_LC030 & 
             !_LC031 & !_LC032 & !_LC049 & !_LC050 & !_LC058 &  X0 &  X1 & 
              X2 &  _X003 &  _X030 &  _X031 &  _X032 &  _X033 &  _X034 & 
              _X035 &  Y0 &  Y1 &  Y2 & !Y3
         #  _LC017 & !_LC021 & !_LC022 & !_LC026 & !_LC027 & !_LC030 & 
             !_LC031 & !_LC032 & !_LC049 & !_LC050 & !_LC058 &  X0 &  X1 & 
             !X2 &  _X003 &  _X030 &  _X031 &  _X032 &  _X033 &  _X034 & 
              _X035 &  Y0 &  Y1 & !Y2 & !Y3
         # !_LC017 & !_LC021 & !_LC022 & !_LC026 & !_LC027 & !_LC030 & 
             !_LC031 & !_LC032 & !_LC049 & !_LC050 & !_LC058 &  X1 &  X2 & 
              _X003 &  _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 & 
              Y0 &  Y1 &  Y2 &  Y3
         # !_LC017 & !_LC021 & !_LC022 & !_LC026 & !_LC027 & !_LC030 & 
             !_LC031 & !_LC032 & !_LC049 & !_LC050 & !_LC058 &  X1 & !X2 & 
              _X003 &  _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 & 
              Y0 &  Y1 & !Y2 &  Y3;
  _X003  = EXP( X1 &  X2 &  Y0 &  Y1);
  _X030  = EXP(!_LC017 &  X0 &  X1 &  X2 &  Y0 &  Y1 & !Y2 &  Y3);
  _X031  = EXP( _LC017 &  _LC049 & !X1 & !Y3);
  _X032  = EXP( _LC017 &  _LC050 & !X0);
  _X033  = EXP( _LC017 &  _LC049 & !X0);
  _X034  = EXP( _LC017 &  X1 &  X2 &  Y0 &  Y1 & !Y2 & !Y3);
  _X035  = EXP( _LC017 & !X0 &  X1 &  X2 &  Y0 &  Y1);
  _EQ030 = !_LC021 & !_LC022 & !_LC026 & !_LC027 & !_LC030 & !_LC031 & 
             !_LC032 & !_LC058 &  _X030 &  _X031 &  _X032 &  _X033 &  _X034 & 
              _X035;
  _X030  = EXP(!_LC017 &  X0 &  X1 &  X2 &  Y0 &  Y1 & !Y2 &  Y3);
  _X031  = EXP( _LC017 &  _LC049 & !X1 & !Y3);
  _X032  = EXP( _LC017 &  _LC050 & !X0);
  _X033  = EXP( _LC017 &  _LC049 & !X0);
  _X034  = EXP( _LC017 &  X1 &  X2 &  Y0 &  Y1 & !Y2 & !Y3);
  _X035  = EXP( _LC017 & !X0 &  X1 &  X2 &  Y0 &  Y1);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X003 occurs in LABs C, D
--    _X004 occurs in LABs C, D
--    _X005 occurs in LABs C, D
--    _X007 occurs in LABs C, D




Project Information                              f:\files\freezing-cpu\alu.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 7,423K
