$date
	Sun Oct 23 05:08:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#255416
b1 !
1"
#255418
b1 &
b1 %
1$
#255419
0"
#255422
1#
#255426
b0 &
b0 %
0#
0$
#1265280
b111 !
1"
#1265282
b111 &
b111 %
1$
#1265283
0"
#1265286
b10110 &
b10110 %
#1265290
b1011 &
b1011 %
#1265294
b100010 &
b100010 %
#1265298
b10001 &
b10001 %
#1265302
b110100 &
b110100 %
#1265306
b11010 &
b11010 %
#1265310
b1101 &
b1101 %
#1265314
b101000 &
b101000 %
#1265318
b10100 &
b10100 %
#1265322
b1010 &
b1010 %
#1265326
b101 &
b101 %
#1265330
b10000 &
b10000 %
#1265334
b1000 &
b1000 %
#1265338
b100 &
b100 %
#1265342
b10 &
b10 %
#1265346
b1 &
b1 %
1#
#1265350
b0 &
0#
b0 %
0$
#2255100
b101 !
1"
#2255102
b101 &
b101 %
1$
#2255103
0"
#2255106
b10000 &
b10000 %
#2255110
b1000 &
b1000 %
#2255114
b100 &
b100 %
#2255118
b10 &
b10 %
#2255122
b1 &
b1 %
1#
#2255126
b0 &
0#
b0 %
0$
#4500012
