
*** Running vivado
    with args -log base_erode_hls_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_erode_hls_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_erode_hls_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.816 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/cv2PYNQ_vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:audio_codec_ctrl:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/audio_codec_ctrl_v1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/audio_codec_ctrl_v1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:audio_direct:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/audio_direct_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/audio_direct_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/axi_dynclk_v1_0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/axi_dynclk_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:boolean_generator:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/boolean_generator_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/boolean_generator_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:debouncer:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/debouncer_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/debouncer_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:dff_en_reset_vector:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/dff_en_reset_vector_1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/dff_en_reset_vector_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:1.7'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/dvi2rgb_v1_7' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/dvi2rgb_v1_7
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:fsm_controller:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/fsm_controller_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/fsm_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:fsm_io_switch:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/fsm_io_switch_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/fsm_io_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gclk_generator:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/gclk_generator_1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/gclk_generator_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:interface_switch:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/interface_switch_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/interface_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:io_switch:1.1'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/io_switch_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/io_switch_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mux_vector:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/mux_vector_1.0' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/mux_vector_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:pattern_controller:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/pattern_controller_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/pattern_controller_1.1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/rgb2dvi_v1_2' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/rgb2dvi_v1_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:trace_generator_controller:1.0'. The one found in IP location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/trace_generator_controller_1.1' will take precedence over the same IP in location c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/trace_generator_controller_1.1
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/Users/Home/Documents/GitHub/PYNQ/boards/ip/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/Users/Home/Documents/GitHub/cv2PYNQ-The-project-behind-the-library/ip/PYNQ/ip/if/tmds_v1_0/tmds.xml'
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1059.816 ; gain = 0.000
Command: synth_design -top base_erode_hls_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1059.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_erode_hls_0_0' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_erode_hls_0_0/synth/base_erode_hls_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'erode_hls' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'erode_hls_CONTROL_BUS_s_axi' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010100 
	Parameter ADDR_ROWS_CTRL bound to: 6'b011000 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011100 
	Parameter ADDR_COLS_CTRL bound to: 6'b100000 
	Parameter ADDR_CHANNELS_DATA_0 bound to: 6'b100100 
	Parameter ADDR_CHANNELS_CTRL bound to: 6'b101000 
	Parameter ADDR_MODE_DATA_0 bound to: 6'b101100 
	Parameter ADDR_MODE_CTRL bound to: 6'b110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_CONTROL_BUS_s_axi.v:228]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_CONTROL_BUS_s_axi' (1#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit406734_erode' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Block_Mat_exit406734_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mul_32sbkb' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32sbkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mul_32sbkb_MulnS_0' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mul_32sbkb_MulnS_0' (2#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32sbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mul_32sbkb' (3#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32sbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mul_32scud' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32scud.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mul_32scud_MulnS_1' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32scud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mul_32scud_MulnS_1' (4#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32scud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mul_32scud' (5#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_32scud.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Block_Mat_exit406734_erode.v:313]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit406734_erode' (6#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Block_Mat_exit406734_erode.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc_erode' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_1_proc_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc_erode' (7#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_1_proc_erode.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_arrayctor_loop' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Block_arrayctor_loop.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Block_arrayctor_loop' (8#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Block_arrayctor_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_pro_erode' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state14 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_dEe' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_dEe.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Loop_loop_height_dEe_ram' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_dEe_ram' (9#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_dEe' (10#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_dEe.v:54]
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mux_32_g8j' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mux_32_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mux_32_g8j' (11#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mux_32_g8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1480]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:1482]
INFO: [Synth 8-6155] done synthesizing module 'Loop_loop_height_pro_erode' (12#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_loop_height_pro_erode.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_3_proc_erode' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_3_proc_erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mul_31nhbi' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_31nhbi.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'erode_hls_mul_31nhbi_MulnS_2' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_31nhbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mul_31nhbi_MulnS_2' (13#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_31nhbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls_mul_31nhbi' (14#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls_mul_31nhbi.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_3_proc_erode.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_3_proc_erode.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_3_proc_erode.v:956]
INFO: [Synth 8-6155] done synthesizing module 'Loop_3_proc_erode' (15#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/Loop_3_proc_erode.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w31_d3_A' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w31_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w31_d3_A_shiftReg' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w31_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 31 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w31_d3_A_shiftReg' (16#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w31_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w31_d3_A' (17#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w31_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (18#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (19#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A_shiftReg' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A_shiftReg' (20#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A' (21#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w1_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w1_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (22#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (23#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (24#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (25#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d1_A' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d1_A_shiftReg' [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d1_A_shiftReg' (26#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d1_A' (27#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/fifo_w11_d1_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'erode_hls' (28#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/e253/hdl/verilog/erode_hls.v:12]
INFO: [Synth 8-6155] done synthesizing module 'base_erode_hls_0_0' (29#1) [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_erode_hls_0_0/synth/base_erode_hls_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1059.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1059.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1059.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1059.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_erode_hls_0_0/constraints/erode_hls_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_erode_hls_0_0/constraints/erode_hls_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_erode_hls_0_0/constraints/erode_hls.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_erode_hls_0_0/constraints/erode_hls.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_erode_hls_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_erode_hls_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1165.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1177.527 ; gain = 11.668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1177.527 ; gain = 117.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1177.527 ; gain = 117.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_erode_hls_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1177.527 ; gain = 117.711
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'erode_hls_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'erode_hls_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'erode_hls_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'erode_hls_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1177.527 ; gain = 117.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 10    
	   3 Input    2 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               42 Bit    Registers := 5     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 5     
	               30 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 17    
	                8 Bit    Registers := 44    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 114   
+---Multipliers : 
	              11x31  Multipliers := 1     
	              32x32  Multipliers := 1     
	              31x32  Multipliers := 1     
+---RAMs : 
	              15K Bit	(1920 X 8 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   42 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 38    
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 94    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP erode_hls_mul_32sbkb_U1/erode_hls_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff0_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: register erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff1_reg is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: operator erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/tmp_product is absorbed into DSP erode_hls_mul_32scud_U2/erode_hls_mul_32scud_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff0_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: register erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff1_reg is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
DSP Report: operator erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/tmp_product is absorbed into DSP erode_hls_mul_31nhbi_U45/erode_hls_mul_31nhbi_MulnS_2_U/buff2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1177.527 ; gain = 117.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+---------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Block_Mat_exit406734_erode | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Block_Mat_exit406734_erode | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Block_Mat_exit406734_erode | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Block_Mat_exit406734_erode | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Block_Mat_exit406734_erode | (PCIN>>17)+(A2*B)'   | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|Block_Mat_exit406734_erode | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Loop_3_proc_erode          | (A2*B2)'             | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Loop_3_proc_erode          | (PCIN>>17)+(A2*B'')' | 15     | 12     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:58 . Memory (MB): peak = 1196.000 ; gain = 136.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:59 . Memory (MB): peak = 1209.594 ; gain = 149.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | Loop_loop_height_pro_U0/k_buf_0_val_4_U/Loop_loop_height_dEe_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Loop_loop_height_pro_U0/k_buf_0_val_3_U/Loop_loop_height_dEe_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | Loop_loop_height_pro_U0/k_buf_0_val_5_U/Loop_loop_height_dEe_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1234.215 ; gain = 174.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 1242.348 ; gain = 182.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 1242.348 ; gain = 182.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 1242.348 ; gain = 182.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 1242.348 ; gain = 182.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 1243.316 ; gain = 183.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 1243.316 ; gain = 183.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|erode_hls   | Loop_loop_height_pro_U0/ap_reg_pp0_iter6_src_kernel_win_0_va_9_reg_1421_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 31     | 31         | 31     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    98|
|2     |DSP48E1  |     8|
|6     |LUT1     |   144|
|7     |LUT2     |    99|
|8     |LUT3     |   334|
|9     |LUT4     |   219|
|10    |LUT5     |   360|
|11    |LUT6     |   344|
|12    |MUXF7    |     2|
|13    |RAMB18E1 |     3|
|14    |SRL16E   |   131|
|15    |FDRE     |  1362|
|16    |FDSE     |    49|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:17 . Memory (MB): peak = 1243.316 ; gain = 183.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:08 . Memory (MB): peak = 1243.316 ; gain = 65.789
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:18 . Memory (MB): peak = 1243.316 ; gain = 183.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1255.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1255.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:47 . Memory (MB): peak = 1255.379 ; gain = 195.562
INFO: [Common 17-1381] The checkpoint 'C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_erode_hls_0_0_synth_1/base_erode_hls_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_erode_hls_0_0, cache-ID = 91fd6b136cf945fb
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_erode_hls_0_0_synth_1/base_erode_hls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_erode_hls_0_0_utilization_synth.rpt -pb base_erode_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 17:18:02 2022...
