(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : BBSOLARCONTROLLER_V3000_IMPROVE_I.brd         )
(    Software Version : 17.2S004                                      )
(    Date/Time        : Tue Nov 01 14:34:08 2016                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\NINFEION_GIT\BBSOLARCONTROLLER\PCB\CADENCE\SCHEMATIC\V3000_161022\allegro'
Design Directory:            'C:/Ninfeion_Git/BBSolarController/pcb/cadence/board'
Old design name:             'C:/Ninfeion_Git/BBSolarController/pcb/cadence/board/BBSOLARCONTROLLER_V3000_IMPROVE_I.brd'
New design name:             'C:/Ninfeion_Git/BBSolarController/pcb/cadence/board/BBSOLARCONTROLLER_V3000_IMPROVE_I_1.brd'

CmdLine: netrev.exe -y 1 -i C:\NINFEION_GIT\BBSOLARCONTROLLER\PCB\CADENCE\SCHEMATIC\V3000_161022\allegro C:\Ninfeion_Git\BBSolarController\pcb\cadence\board\BBSOLARCONTROLLER_V3000_IMPROVE_I.brd C:\Ninfeion_Git\BBSolarController\pcb\cadence\board\BBSOLARCONTROLLER_V3000_IMPROVE_I_1.brd

------ Preparing to read pst files ------

Starting to read C:/NINFEION_GIT/BBSOLARCONTROLLER/PCB/CADENCE/SCHEMATIC/V3000_161022/allegro/pstchip.dat 
   Finished reading C:/NINFEION_GIT/BBSOLARCONTROLLER/PCB/CADENCE/SCHEMATIC/V3000_161022/allegro/pstchip.dat (00:00:00.02)
Starting to read C:/NINFEION_GIT/BBSOLARCONTROLLER/PCB/CADENCE/SCHEMATIC/V3000_161022/allegro/pstxprt.dat 
   Finished reading C:/NINFEION_GIT/BBSOLARCONTROLLER/PCB/CADENCE/SCHEMATIC/V3000_161022/allegro/pstxprt.dat (00:00:00.01)
Starting to read C:/NINFEION_GIT/BBSOLARCONTROLLER/PCB/CADENCE/SCHEMATIC/V3000_161022/allegro/pstxnet.dat 
   Finished reading C:/NINFEION_GIT/BBSOLARCONTROLLER/PCB/CADENCE/SCHEMATIC/V3000_161022/allegro/pstxnet.dat (00:00:00.01)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/symbols 
           C:/Cadence/Cadence_SPB_17.2-2016/share/pcb/pcb_lib/symbols 
           C:/Cadence/Cadence_SPB_17.2-2016/share/pcb/allegrolib/symbols 
           C:/Ninfeion_Git/BBSolarController/pcb/cadence/board/libs/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/padstacks 
           C:/Cadence/Cadence_SPB_17.2-2016/share/pcb/pcb_lib/symbols 
           C:/Cadence/Cadence_SPB_17.2-2016/share/pcb/allegrolib/symbols 
           C:/Ninfeion_Git/BBSolarController/pcb/cadence/board/libs 


------ Summary Statistics ------


netrev run on Nov 1 14:34:08 2016
   DESIGN NAME : 'BBSOLARCONTROLLER_V3000'
   PACKAGING ON Aug  8 2016 18:41:50

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:30
elapsed time  0:00:00

