
alarm_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000429c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  0800444c  0800444c  0001444c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045d0  080045d0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080045d0  080045d0  000145d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045d8  080045d8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045d8  080045d8  000145d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045dc  080045dc  000145dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080045e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  08004650  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08004650  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d485  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ed5  00000000  00000000  0002d525  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d58  00000000  00000000  0002f400  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c50  00000000  00000000  00030158  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023a72  00000000  00000000  00030da8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a592  00000000  00000000  0005481a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000de920  00000000  00000000  0005edac  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d6cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a9c  00000000  00000000  0013d748  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004434 	.word	0x08004434

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08004434 	.word	0x08004434

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_TIM_PeriodElapsedCallback>:


void time_display(void);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)	//타이머2 인터럽트
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005a0:	d163      	bne.n	800066a <HAL_TIM_PeriodElapsedCallback+0xda>
	{
		if(timer_count % 100 == 0)	//1초마다
 80005a2:	4b34      	ldr	r3, [pc, #208]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	4b34      	ldr	r3, [pc, #208]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80005a8:	fb83 1302 	smull	r1, r3, r3, r2
 80005ac:	1159      	asrs	r1, r3, #5
 80005ae:	17d3      	asrs	r3, r2, #31
 80005b0:	1acb      	subs	r3, r1, r3
 80005b2:	2164      	movs	r1, #100	; 0x64
 80005b4:	fb01 f303 	mul.w	r3, r1, r3
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d13e      	bne.n	800063c <HAL_TIM_PeriodElapsedCallback+0xac>
		{
			hour = timer_count / 360000;	//시
 80005be:	4b2d      	ldr	r3, [pc, #180]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a2e      	ldr	r2, [pc, #184]	; (800067c <HAL_TIM_PeriodElapsedCallback+0xec>)
 80005c4:	fb82 1203 	smull	r1, r2, r2, r3
 80005c8:	1452      	asrs	r2, r2, #17
 80005ca:	17db      	asrs	r3, r3, #31
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80005d0:	6013      	str	r3, [r2, #0]
			minute = (timer_count % 360000) / 6000;	//분
 80005d2:	4b28      	ldr	r3, [pc, #160]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	4b29      	ldr	r3, [pc, #164]	; (800067c <HAL_TIM_PeriodElapsedCallback+0xec>)
 80005d8:	fb83 1302 	smull	r1, r3, r3, r2
 80005dc:	1459      	asrs	r1, r3, #17
 80005de:	17d3      	asrs	r3, r2, #31
 80005e0:	1acb      	subs	r3, r1, r3
 80005e2:	4928      	ldr	r1, [pc, #160]	; (8000684 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80005e4:	fb01 f303 	mul.w	r3, r1, r3
 80005e8:	1ad3      	subs	r3, r2, r3
 80005ea:	4a27      	ldr	r2, [pc, #156]	; (8000688 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80005ec:	fb82 1203 	smull	r1, r2, r2, r3
 80005f0:	11d2      	asrs	r2, r2, #7
 80005f2:	17db      	asrs	r3, r3, #31
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	4a25      	ldr	r2, [pc, #148]	; (800068c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80005f8:	6013      	str	r3, [r2, #0]
			second = ((timer_count % 360000) % 6000) / 100;	//초
 80005fa:	4b1e      	ldr	r3, [pc, #120]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	4b1f      	ldr	r3, [pc, #124]	; (800067c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000600:	fb83 1302 	smull	r1, r3, r3, r2
 8000604:	1459      	asrs	r1, r3, #17
 8000606:	17d3      	asrs	r3, r2, #31
 8000608:	1acb      	subs	r3, r1, r3
 800060a:	491e      	ldr	r1, [pc, #120]	; (8000684 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800060c:	fb01 f303 	mul.w	r3, r1, r3
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	4a1d      	ldr	r2, [pc, #116]	; (8000688 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000614:	fb82 1203 	smull	r1, r2, r2, r3
 8000618:	11d1      	asrs	r1, r2, #7
 800061a:	17da      	asrs	r2, r3, #31
 800061c:	1a8a      	subs	r2, r1, r2
 800061e:	f241 7170 	movw	r1, #6000	; 0x1770
 8000622:	fb01 f202 	mul.w	r2, r1, r2
 8000626:	1a9a      	subs	r2, r3, r2
 8000628:	4b13      	ldr	r3, [pc, #76]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800062a:	fb83 1302 	smull	r1, r3, r3, r2
 800062e:	1159      	asrs	r1, r3, #5
 8000630:	17d3      	asrs	r3, r2, #31
 8000632:	1acb      	subs	r3, r1, r3
 8000634:	4a16      	ldr	r2, [pc, #88]	; (8000690 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000636:	6013      	str	r3, [r2, #0]

			time_display();	//시간 출력 함수
 8000638:	f000 f830 	bl	800069c <time_display>
		}
		timer_count++;
 800063c:	4b0d      	ldr	r3, [pc, #52]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a0c      	ldr	r2, [pc, #48]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000644:	6013      	str	r3, [r2, #0]

		if(timer_count == 4320000)	//12시간이 될때
 8000646:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a12      	ldr	r2, [pc, #72]	; (8000694 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d10c      	bne.n	800066a <HAL_TIM_PeriodElapsedCallback+0xda>
		{
			timer_count = 0;	//카운트 초기화
 8000650:	4b08      	ldr	r3, [pc, #32]	; (8000674 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
			meridiem = !meridiem;	//AM, PM toggle
 8000656:	4b10      	ldr	r3, [pc, #64]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	bf0c      	ite	eq
 800065e:	2301      	moveq	r3, #1
 8000660:	2300      	movne	r3, #0
 8000662:	b2db      	uxtb	r3, r3
 8000664:	461a      	mov	r2, r3
 8000666:	4b0c      	ldr	r3, [pc, #48]	; (8000698 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000668:	601a      	str	r2, [r3, #0]
		}
	}
}
 800066a:	bf00      	nop
 800066c:	3708      	adds	r7, #8
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000198 	.word	0x20000198
 8000678:	51eb851f 	.word	0x51eb851f
 800067c:	5d34edef 	.word	0x5d34edef
 8000680:	20000128 	.word	0x20000128
 8000684:	00057e40 	.word	0x00057e40
 8000688:	057619f1 	.word	0x057619f1
 800068c:	20000124 	.word	0x20000124
 8000690:	200000f0 	.word	0x200000f0
 8000694:	0041eb00 	.word	0x0041eb00
 8000698:	20000150 	.word	0x20000150

0800069c <time_display>:

void time_display(void)
{
 800069c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069e:	b083      	sub	sp, #12
 80006a0:	af02      	add	r7, sp, #8
	memset(uart_buf, 0, 40);	//문자열 0으로 초기화
 80006a2:	2228      	movs	r2, #40	; 0x28
 80006a4:	2100      	movs	r1, #0
 80006a6:	485a      	ldr	r0, [pc, #360]	; (8000810 <time_display+0x174>)
 80006a8:	f003 fab6 	bl	8003c18 <memset>

	if(clock_mode == NORMAL_STATE)
 80006ac:	4b59      	ldr	r3, [pc, #356]	; (8000814 <time_display+0x178>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d11d      	bne.n	80006f0 <time_display+0x54>
	{
		//AM일때 출력
		if(meridiem == 0) sprintf(uart_buf, "Korea Polytech  \r\nAM %02d:%02d:%02d   \r\n",hour, minute, second);
 80006b4:	4b58      	ldr	r3, [pc, #352]	; (8000818 <time_display+0x17c>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d10c      	bne.n	80006d6 <time_display+0x3a>
 80006bc:	4b57      	ldr	r3, [pc, #348]	; (800081c <time_display+0x180>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	4b57      	ldr	r3, [pc, #348]	; (8000820 <time_display+0x184>)
 80006c2:	6819      	ldr	r1, [r3, #0]
 80006c4:	4b57      	ldr	r3, [pc, #348]	; (8000824 <time_display+0x188>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	460b      	mov	r3, r1
 80006cc:	4956      	ldr	r1, [pc, #344]	; (8000828 <time_display+0x18c>)
 80006ce:	4850      	ldr	r0, [pc, #320]	; (8000810 <time_display+0x174>)
 80006d0:	f003 faaa 	bl	8003c28 <siprintf>
 80006d4:	e092      	b.n	80007fc <time_display+0x160>
		//PM일때 출력
		else sprintf(uart_buf, "Korea Polytech  \r\nPM %02d:%02d:%02d   \r\n",hour, minute, second);
 80006d6:	4b51      	ldr	r3, [pc, #324]	; (800081c <time_display+0x180>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	4b51      	ldr	r3, [pc, #324]	; (8000820 <time_display+0x184>)
 80006dc:	6819      	ldr	r1, [r3, #0]
 80006de:	4b51      	ldr	r3, [pc, #324]	; (8000824 <time_display+0x188>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	460b      	mov	r3, r1
 80006e6:	4951      	ldr	r1, [pc, #324]	; (800082c <time_display+0x190>)
 80006e8:	4849      	ldr	r0, [pc, #292]	; (8000810 <time_display+0x174>)
 80006ea:	f003 fa9d 	bl	8003c28 <siprintf>
 80006ee:	e085      	b.n	80007fc <time_display+0x160>
	}
	else if(clock_mode == TIME_SETTING)
 80006f0:	4b48      	ldr	r3, [pc, #288]	; (8000814 <time_display+0x178>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d130      	bne.n	800075a <time_display+0xbe>
	{
		//깜빡임 표시
		if(second % 2 == 0) sprintf(uart_buf, "Korea Polytech  \r\n   %02d:%02d:%02d   \r\n",hour, minute, second);
 80006f8:	4b4a      	ldr	r3, [pc, #296]	; (8000824 <time_display+0x188>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f003 0301 	and.w	r3, r3, #1
 8000700:	2b00      	cmp	r3, #0
 8000702:	d10c      	bne.n	800071e <time_display+0x82>
 8000704:	4b45      	ldr	r3, [pc, #276]	; (800081c <time_display+0x180>)
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	4b45      	ldr	r3, [pc, #276]	; (8000820 <time_display+0x184>)
 800070a:	6819      	ldr	r1, [r3, #0]
 800070c:	4b45      	ldr	r3, [pc, #276]	; (8000824 <time_display+0x188>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	9300      	str	r3, [sp, #0]
 8000712:	460b      	mov	r3, r1
 8000714:	4946      	ldr	r1, [pc, #280]	; (8000830 <time_display+0x194>)
 8000716:	483e      	ldr	r0, [pc, #248]	; (8000810 <time_display+0x174>)
 8000718:	f003 fa86 	bl	8003c28 <siprintf>
 800071c:	e06e      	b.n	80007fc <time_display+0x160>
		else
		{
			//AM일때 출력
			if(meridiem == 0) sprintf(uart_buf, "Korea Polytech  \r\nAM %02d:%02d:%02d   \r\n",hour, minute, second);
 800071e:	4b3e      	ldr	r3, [pc, #248]	; (8000818 <time_display+0x17c>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d10c      	bne.n	8000740 <time_display+0xa4>
 8000726:	4b3d      	ldr	r3, [pc, #244]	; (800081c <time_display+0x180>)
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	4b3d      	ldr	r3, [pc, #244]	; (8000820 <time_display+0x184>)
 800072c:	6819      	ldr	r1, [r3, #0]
 800072e:	4b3d      	ldr	r3, [pc, #244]	; (8000824 <time_display+0x188>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	460b      	mov	r3, r1
 8000736:	493c      	ldr	r1, [pc, #240]	; (8000828 <time_display+0x18c>)
 8000738:	4835      	ldr	r0, [pc, #212]	; (8000810 <time_display+0x174>)
 800073a:	f003 fa75 	bl	8003c28 <siprintf>
 800073e:	e05d      	b.n	80007fc <time_display+0x160>
			//PM일때 출력
			else sprintf(uart_buf, "Korea Polytech  \r\nPM %02d:%02d:%02d   \r\n",hour, minute, second);
 8000740:	4b36      	ldr	r3, [pc, #216]	; (800081c <time_display+0x180>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b36      	ldr	r3, [pc, #216]	; (8000820 <time_display+0x184>)
 8000746:	6819      	ldr	r1, [r3, #0]
 8000748:	4b36      	ldr	r3, [pc, #216]	; (8000824 <time_display+0x188>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	460b      	mov	r3, r1
 8000750:	4936      	ldr	r1, [pc, #216]	; (800082c <time_display+0x190>)
 8000752:	482f      	ldr	r0, [pc, #188]	; (8000810 <time_display+0x174>)
 8000754:	f003 fa68 	bl	8003c28 <siprintf>
 8000758:	e050      	b.n	80007fc <time_display+0x160>
		}
	}
	else if(clock_mode == ALARM_TIME_SETTING)
 800075a:	4b2e      	ldr	r3, [pc, #184]	; (8000814 <time_display+0x178>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b02      	cmp	r3, #2
 8000760:	d130      	bne.n	80007c4 <time_display+0x128>
	{
		//깜빡임 표시
		if(second % 2 == 0) sprintf(uart_buf, "Korea Polytech  \r\n   %02d:%02d:%02d AL\r\n",AL_hour, AL_minute, AL_second);
 8000762:	4b30      	ldr	r3, [pc, #192]	; (8000824 <time_display+0x188>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	2b00      	cmp	r3, #0
 800076c:	d10c      	bne.n	8000788 <time_display+0xec>
 800076e:	4b31      	ldr	r3, [pc, #196]	; (8000834 <time_display+0x198>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	4b31      	ldr	r3, [pc, #196]	; (8000838 <time_display+0x19c>)
 8000774:	6819      	ldr	r1, [r3, #0]
 8000776:	4b31      	ldr	r3, [pc, #196]	; (800083c <time_display+0x1a0>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	460b      	mov	r3, r1
 800077e:	4930      	ldr	r1, [pc, #192]	; (8000840 <time_display+0x1a4>)
 8000780:	4823      	ldr	r0, [pc, #140]	; (8000810 <time_display+0x174>)
 8000782:	f003 fa51 	bl	8003c28 <siprintf>
 8000786:	e039      	b.n	80007fc <time_display+0x160>
		else
		{
			//AM일때 출력
			if(AL_meridiem == 0) sprintf(uart_buf, "Korea Polytech  \r\nAM %02d:%02d:%02d AL\r\n",AL_hour, AL_minute, AL_second);
 8000788:	4b2e      	ldr	r3, [pc, #184]	; (8000844 <time_display+0x1a8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d10c      	bne.n	80007aa <time_display+0x10e>
 8000790:	4b28      	ldr	r3, [pc, #160]	; (8000834 <time_display+0x198>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	4b28      	ldr	r3, [pc, #160]	; (8000838 <time_display+0x19c>)
 8000796:	6819      	ldr	r1, [r3, #0]
 8000798:	4b28      	ldr	r3, [pc, #160]	; (800083c <time_display+0x1a0>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	9300      	str	r3, [sp, #0]
 800079e:	460b      	mov	r3, r1
 80007a0:	4929      	ldr	r1, [pc, #164]	; (8000848 <time_display+0x1ac>)
 80007a2:	481b      	ldr	r0, [pc, #108]	; (8000810 <time_display+0x174>)
 80007a4:	f003 fa40 	bl	8003c28 <siprintf>
 80007a8:	e028      	b.n	80007fc <time_display+0x160>
			//PM일때 출력
			else sprintf(uart_buf, "Korea Polytech  \r\nPM %02d:%02d:%02d AL\r\n",AL_hour, AL_minute, AL_second);
 80007aa:	4b22      	ldr	r3, [pc, #136]	; (8000834 <time_display+0x198>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	4b22      	ldr	r3, [pc, #136]	; (8000838 <time_display+0x19c>)
 80007b0:	6819      	ldr	r1, [r3, #0]
 80007b2:	4b22      	ldr	r3, [pc, #136]	; (800083c <time_display+0x1a0>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	9300      	str	r3, [sp, #0]
 80007b8:	460b      	mov	r3, r1
 80007ba:	4924      	ldr	r1, [pc, #144]	; (800084c <time_display+0x1b0>)
 80007bc:	4814      	ldr	r0, [pc, #80]	; (8000810 <time_display+0x174>)
 80007be:	f003 fa33 	bl	8003c28 <siprintf>
 80007c2:	e01b      	b.n	80007fc <time_display+0x160>
		}
	}
	else if(clock_mode == MUSIC_SELECT)
 80007c4:	4b13      	ldr	r3, [pc, #76]	; (8000814 <time_display+0x178>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b03      	cmp	r3, #3
 80007ca:	d117      	bne.n	80007fc <time_display+0x160>
	{
		sprintf(uart_buf, "Three Bears     \r\nSpring Water    \r\n");
 80007cc:	4b10      	ldr	r3, [pc, #64]	; (8000810 <time_display+0x174>)
 80007ce:	4a20      	ldr	r2, [pc, #128]	; (8000850 <time_display+0x1b4>)
 80007d0:	4614      	mov	r4, r2
 80007d2:	469c      	mov	ip, r3
 80007d4:	f104 0e20 	add.w	lr, r4, #32
 80007d8:	4665      	mov	r5, ip
 80007da:	4626      	mov	r6, r4
 80007dc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007de:	6028      	str	r0, [r5, #0]
 80007e0:	6069      	str	r1, [r5, #4]
 80007e2:	60aa      	str	r2, [r5, #8]
 80007e4:	60eb      	str	r3, [r5, #12]
 80007e6:	3410      	adds	r4, #16
 80007e8:	f10c 0c10 	add.w	ip, ip, #16
 80007ec:	4574      	cmp	r4, lr
 80007ee:	d1f3      	bne.n	80007d8 <time_display+0x13c>
 80007f0:	4663      	mov	r3, ip
 80007f2:	4622      	mov	r2, r4
 80007f4:	6810      	ldr	r0, [r2, #0]
 80007f6:	6018      	str	r0, [r3, #0]
 80007f8:	7912      	ldrb	r2, [r2, #4]
 80007fa:	711a      	strb	r2, [r3, #4]
	}
	HAL_UART_Transmit_IT(&huart3, uart_buf, sizeof(uart_buf));	//화면 출력
 80007fc:	2228      	movs	r2, #40	; 0x28
 80007fe:	4904      	ldr	r1, [pc, #16]	; (8000810 <time_display+0x174>)
 8000800:	4814      	ldr	r0, [pc, #80]	; (8000854 <time_display+0x1b8>)
 8000802:	f002 fb92 	bl	8002f2a <HAL_UART_Transmit_IT>
}
 8000806:	bf00      	nop
 8000808:	3704      	adds	r7, #4
 800080a:	46bd      	mov	sp, r7
 800080c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800080e:	bf00      	nop
 8000810:	200000fc 	.word	0x200000fc
 8000814:	200000a0 	.word	0x200000a0
 8000818:	20000150 	.word	0x20000150
 800081c:	20000128 	.word	0x20000128
 8000820:	20000124 	.word	0x20000124
 8000824:	200000f0 	.word	0x200000f0
 8000828:	0800444c 	.word	0x0800444c
 800082c:	08004478 	.word	0x08004478
 8000830:	080044a4 	.word	0x080044a4
 8000834:	20000194 	.word	0x20000194
 8000838:	20000098 	.word	0x20000098
 800083c:	200000f8 	.word	0x200000f8
 8000840:	080044d0 	.word	0x080044d0
 8000844:	200000ec 	.word	0x200000ec
 8000848:	080044fc 	.word	0x080044fc
 800084c:	08004528 	.word	0x08004528
 8000850:	08004554 	.word	0x08004554
 8000854:	200000a4 	.word	0x200000a4

08000858 <HAL_UART_RxCpltCallback>:
 * LEFT = 'D' = 68
 * ENTER = 13
 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a0d      	ldr	r2, [pc, #52]	; (800089c <HAL_UART_RxCpltCallback+0x44>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d114      	bne.n	8000894 <HAL_UART_RxCpltCallback+0x3c>
  {
	/* Transmit one byte with 100 ms timeout */
	//HAL_UART_Transmit(&huart3, &rcv_byte, 1, 100);

	current_time = HAL_GetTick();
 800086a:	f000 fcb7 	bl	80011dc <HAL_GetTick>
 800086e:	4602      	mov	r2, r0
 8000870:	4b0b      	ldr	r3, [pc, #44]	; (80008a0 <HAL_UART_RxCpltCallback+0x48>)
 8000872:	601a      	str	r2, [r3, #0]
    time_interval = current_time - last_time;
 8000874:	4b0a      	ldr	r3, [pc, #40]	; (80008a0 <HAL_UART_RxCpltCallback+0x48>)
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	4b0a      	ldr	r3, [pc, #40]	; (80008a4 <HAL_UART_RxCpltCallback+0x4c>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	4a0a      	ldr	r2, [pc, #40]	; (80008a8 <HAL_UART_RxCpltCallback+0x50>)
 8000880:	6013      	str	r3, [r2, #0]
    last_time = current_time;
 8000882:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <HAL_UART_RxCpltCallback+0x48>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a07      	ldr	r2, [pc, #28]	; (80008a4 <HAL_UART_RxCpltCallback+0x4c>)
 8000888:	6013      	str	r3, [r2, #0]

	/* Receive one byte in interrupt mode */
	HAL_UART_Receive_IT(&huart3, &rcv_byte, 1);	//수신 인터럽트 진행 후 다시 이렇게 설정 해줘야 다시 수신 인터럽트 가능??
 800088a:	2201      	movs	r2, #1
 800088c:	4907      	ldr	r1, [pc, #28]	; (80008ac <HAL_UART_RxCpltCallback+0x54>)
 800088e:	4808      	ldr	r0, [pc, #32]	; (80008b0 <HAL_UART_RxCpltCallback+0x58>)
 8000890:	f002 fb90 	bl	8002fb4 <HAL_UART_Receive_IT>
  }
}
 8000894:	bf00      	nop
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40004800 	.word	0x40004800
 80008a0:	200000e4 	.word	0x200000e4
 80008a4:	2000014c 	.word	0x2000014c
 80008a8:	200000f4 	.word	0x200000f4
 80008ac:	200000e8 	.word	0x200000e8
 80008b0:	200000a4 	.word	0x200000a4

080008b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b8:	f000 fc2a 	bl	8001110 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008bc:	f000 f888 	bl	80009d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c0:	f000 f9ac 	bl	8000c1c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008c4:	f000 f980 	bl	8000bc8 <MX_USART3_UART_Init>
  MX_RTC_Init();
 80008c8:	f000 f90a 	bl	8000ae0 <MX_RTC_Init>
  MX_TIM2_Init();
 80008cc:	f000 f92e 	bl	8000b2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim2);
 80008d0:	4837      	ldr	r0, [pc, #220]	; (80009b0 <main+0xfc>)
 80008d2:	f001 fedc 	bl	800268e <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80008d6:	4836      	ldr	r0, [pc, #216]	; (80009b0 <main+0xfc>)
 80008d8:	f001 ff04 	bl	80026e4 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart3,&rcv_byte,1);	//UART 수신 인터럽트 초기설정 이거 없으면 인터럽트 시작 안함
 80008dc:	2201      	movs	r2, #1
 80008de:	4935      	ldr	r1, [pc, #212]	; (80009b4 <main+0x100>)
 80008e0:	4835      	ldr	r0, [pc, #212]	; (80009b8 <main+0x104>)
 80008e2:	f002 fb67 	bl	8002fb4 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	if(time_interval)
 80008e6:	4b35      	ldr	r3, [pc, #212]	; (80009bc <main+0x108>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d0fb      	beq.n	80008e6 <main+0x32>
	{
		if(rcv_byte == 13 && time_interval >=20 && time_interval <= 50)	//길게누르면 카운트 올라감
 80008ee:	4b31      	ldr	r3, [pc, #196]	; (80009b4 <main+0x100>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b0d      	cmp	r3, #13
 80008f4:	d10c      	bne.n	8000910 <main+0x5c>
 80008f6:	4b31      	ldr	r3, [pc, #196]	; (80009bc <main+0x108>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b13      	cmp	r3, #19
 80008fc:	d908      	bls.n	8000910 <main+0x5c>
 80008fe:	4b2f      	ldr	r3, [pc, #188]	; (80009bc <main+0x108>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b32      	cmp	r3, #50	; 0x32
 8000904:	d804      	bhi.n	8000910 <main+0x5c>
		{
			long_key++;
 8000906:	4b2e      	ldr	r3, [pc, #184]	; (80009c0 <main+0x10c>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	3301      	adds	r3, #1
 800090c:	4a2c      	ldr	r2, [pc, #176]	; (80009c0 <main+0x10c>)
 800090e:	6013      	str	r3, [r2, #0]
		}

		if(rcv_byte == 13 && time_interval >=100 && time_interval <= 200)	//더블 클릭일때 모드 변경
 8000910:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <main+0x100>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	2b0d      	cmp	r3, #13
 8000916:	d10f      	bne.n	8000938 <main+0x84>
 8000918:	4b28      	ldr	r3, [pc, #160]	; (80009bc <main+0x108>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2b63      	cmp	r3, #99	; 0x63
 800091e:	d90b      	bls.n	8000938 <main+0x84>
 8000920:	4b26      	ldr	r3, [pc, #152]	; (80009bc <main+0x108>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2bc8      	cmp	r3, #200	; 0xc8
 8000926:	d807      	bhi.n	8000938 <main+0x84>
		{
			if(clock_mode == TIME_SETTING) clock_mode = MUSIC_SELECT;
 8000928:	4b26      	ldr	r3, [pc, #152]	; (80009c4 <main+0x110>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b01      	cmp	r3, #1
 800092e:	d12a      	bne.n	8000986 <main+0xd2>
 8000930:	4b24      	ldr	r3, [pc, #144]	; (80009c4 <main+0x110>)
 8000932:	2203      	movs	r2, #3
 8000934:	701a      	strb	r2, [r3, #0]
 8000936:	e026      	b.n	8000986 <main+0xd2>
		}

		else if(rcv_byte == 13 && long_key == 30)	//길게 3초 누르면 모드 변경
 8000938:	4b1e      	ldr	r3, [pc, #120]	; (80009b4 <main+0x100>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b0d      	cmp	r3, #13
 800093e:	d10e      	bne.n	800095e <main+0xaa>
 8000940:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <main+0x10c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b1e      	cmp	r3, #30
 8000946:	d10a      	bne.n	800095e <main+0xaa>
		{
			long_key = 0;
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <main+0x10c>)
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
			if(clock_mode == TIME_SETTING) clock_mode = ALARM_TIME_SETTING;
 800094e:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <main+0x110>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d117      	bne.n	8000986 <main+0xd2>
 8000956:	4b1b      	ldr	r3, [pc, #108]	; (80009c4 <main+0x110>)
 8000958:	2202      	movs	r2, #2
 800095a:	701a      	strb	r2, [r3, #0]
 800095c:	e013      	b.n	8000986 <main+0xd2>
		}

		else if(rcv_byte == 13 && time_interval > 1000)	//모드변경 버튼 누른 후 1초이상 지나야 적용 (앞에 모드변경들에 영향 없기 위해)
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <main+0x100>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b0d      	cmp	r3, #13
 8000964:	d10f      	bne.n	8000986 <main+0xd2>
 8000966:	4b15      	ldr	r3, [pc, #84]	; (80009bc <main+0x108>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800096e:	d90a      	bls.n	8000986 <main+0xd2>
		{
			if(clock_mode == NORMAL_STATE) clock_mode = TIME_SETTING;
 8000970:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <main+0x110>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d103      	bne.n	8000980 <main+0xcc>
 8000978:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <main+0x110>)
 800097a:	2201      	movs	r2, #1
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	e002      	b.n	8000986 <main+0xd2>
			else clock_mode = NORMAL_STATE;
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <main+0x110>)
 8000982:	2200      	movs	r2, #0
 8000984:	701a      	strb	r2, [r3, #0]
		}

		//클락 모드 확인용 UART 송신
		memset(uart_buf,0,sizeof(uart_buf));
 8000986:	2228      	movs	r2, #40	; 0x28
 8000988:	2100      	movs	r1, #0
 800098a:	480f      	ldr	r0, [pc, #60]	; (80009c8 <main+0x114>)
 800098c:	f003 f944 	bl	8003c18 <memset>
		sprintf(uart_buf,"%d\r\n",clock_mode);
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <main+0x110>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	461a      	mov	r2, r3
 8000996:	490d      	ldr	r1, [pc, #52]	; (80009cc <main+0x118>)
 8000998:	480b      	ldr	r0, [pc, #44]	; (80009c8 <main+0x114>)
 800099a:	f003 f945 	bl	8003c28 <siprintf>
		HAL_UART_Transmit_IT(&huart3,uart_buf,sizeof(uart_buf));
 800099e:	2228      	movs	r2, #40	; 0x28
 80009a0:	4909      	ldr	r1, [pc, #36]	; (80009c8 <main+0x114>)
 80009a2:	4805      	ldr	r0, [pc, #20]	; (80009b8 <main+0x104>)
 80009a4:	f002 fac1 	bl	8002f2a <HAL_UART_Transmit_IT>
		//타임 인터벌 초기화
		time_interval = 0;
 80009a8:	4b04      	ldr	r3, [pc, #16]	; (80009bc <main+0x108>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
	if(time_interval)
 80009ae:	e79a      	b.n	80008e6 <main+0x32>
 80009b0:	20000154 	.word	0x20000154
 80009b4:	200000e8 	.word	0x200000e8
 80009b8:	200000a4 	.word	0x200000a4
 80009bc:	200000f4 	.word	0x200000f4
 80009c0:	2000009c 	.word	0x2000009c
 80009c4:	200000a0 	.word	0x200000a0
 80009c8:	200000fc 	.word	0x200000fc
 80009cc:	0800457c 	.word	0x0800457c

080009d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b0a0      	sub	sp, #128	; 0x80
 80009d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80009da:	2230      	movs	r2, #48	; 0x30
 80009dc:	2100      	movs	r1, #0
 80009de:	4618      	mov	r0, r3
 80009e0:	f003 f91a 	bl	8003c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	2230      	movs	r2, #48	; 0x30
 80009fa:	2100      	movs	r1, #0
 80009fc:	4618      	mov	r0, r3
 80009fe:	f003 f90b 	bl	8003c18 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	4b34      	ldr	r3, [pc, #208]	; (8000ad8 <SystemClock_Config+0x108>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0a:	4a33      	ldr	r2, [pc, #204]	; (8000ad8 <SystemClock_Config+0x108>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a10:	6413      	str	r3, [r2, #64]	; 0x40
 8000a12:	4b31      	ldr	r3, [pc, #196]	; (8000ad8 <SystemClock_Config+0x108>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4b2e      	ldr	r3, [pc, #184]	; (8000adc <SystemClock_Config+0x10c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a2d      	ldr	r2, [pc, #180]	; (8000adc <SystemClock_Config+0x10c>)
 8000a28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a2c:	6013      	str	r3, [r2, #0]
 8000a2e:	4b2b      	ldr	r3, [pc, #172]	; (8000adc <SystemClock_Config+0x10c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000a3a:	2306      	movs	r3, #6
 8000a3c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a42:	2301      	movs	r3, #1
 8000a44:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a46:	2310      	movs	r3, #16
 8000a48:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a52:	2308      	movs	r3, #8
 8000a54:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000a56:	23b4      	movs	r3, #180	; 0xb4
 8000a58:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a5e:	2307      	movs	r3, #7
 8000a60:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 ff0c 	bl	8001884 <HAL_RCC_OscConfig>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000a72:	f000 f9e3 	bl	8000e3c <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a76:	f000 feb5 	bl	80017e4 <HAL_PWREx_EnableOverDrive>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000a80:	f000 f9dc 	bl	8000e3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a84:	230f      	movs	r3, #15
 8000a86:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a90:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a94:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a9a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a9c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000aa0:	2105      	movs	r1, #5
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f001 f95e 	bl	8001d64 <HAL_RCC_ClockConfig>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000aae:	f000 f9c5 	bl	8000e3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ab2:	2320      	movs	r3, #32
 8000ab4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000ab6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aba:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000abc:	f107 030c 	add.w	r3, r7, #12
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f001 fb41 	bl	8002148 <HAL_RCCEx_PeriphCLKConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8000acc:	f000 f9b6 	bl	8000e3c <Error_Handler>
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	3780      	adds	r7, #128	; 0x80
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40007000 	.word	0x40007000

08000ae0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <MX_RTC_Init+0x44>)
 8000ae6:	4a10      	ldr	r2, [pc, #64]	; (8000b28 <MX_RTC_Init+0x48>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <MX_RTC_Init+0x44>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000af0:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <MX_RTC_Init+0x44>)
 8000af2:	227f      	movs	r2, #127	; 0x7f
 8000af4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000af6:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <MX_RTC_Init+0x44>)
 8000af8:	22ff      	movs	r2, #255	; 0xff
 8000afa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000afc:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <MX_RTC_Init+0x44>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <MX_RTC_Init+0x44>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <MX_RTC_Init+0x44>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b0e:	4805      	ldr	r0, [pc, #20]	; (8000b24 <MX_RTC_Init+0x44>)
 8000b10:	f001 fcd8 	bl	80024c4 <HAL_RTC_Init>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000b1a:	f000 f98f 	bl	8000e3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	2000012c 	.word	0x2000012c
 8000b28:	40002800 	.word	0x40002800

08000b2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b32:	f107 0308 	add.w	r3, r7, #8
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b40:	463b      	mov	r3, r7
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b48:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8000b50:	4b1c      	ldr	r3, [pc, #112]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b58:	4b1a      	ldr	r3, [pc, #104]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 900;
 8000b5e:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b60:	f44f 7261 	mov.w	r2, #900	; 0x384
 8000b64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b72:	4814      	ldr	r0, [pc, #80]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b74:	f001 fd8b 	bl	800268e <HAL_TIM_Base_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b7e:	f000 f95d 	bl	8000e3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b88:	f107 0308 	add.w	r3, r7, #8
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000b90:	f001 fed4 	bl	800293c <HAL_TIM_ConfigClockSource>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b9a:	f000 f94f 	bl	8000e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ba6:	463b      	mov	r3, r7
 8000ba8:	4619      	mov	r1, r3
 8000baa:	4806      	ldr	r0, [pc, #24]	; (8000bc4 <MX_TIM2_Init+0x98>)
 8000bac:	f002 f8e0 	bl	8002d70 <HAL_TIMEx_MasterConfigSynchronization>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000bb6:	f000 f941 	bl	8000e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bba:	bf00      	nop
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	20000154 	.word	0x20000154

08000bc8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bce:	4a12      	ldr	r2, [pc, #72]	; (8000c18 <MX_USART3_UART_Init+0x50>)
 8000bd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bd2:	4b10      	ldr	r3, [pc, #64]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bee:	220c      	movs	r2, #12
 8000bf0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <MX_USART3_UART_Init+0x4c>)
 8000c00:	f002 f946 	bl	8002e90 <HAL_UART_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000c0a:	f000 f917 	bl	8000e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200000a4 	.word	0x200000a4
 8000c18:	40004800 	.word	0x40004800

08000c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08c      	sub	sp, #48	; 0x30
 8000c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	61bb      	str	r3, [r7, #24]
 8000c36:	4b7b      	ldr	r3, [pc, #492]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a7a      	ldr	r2, [pc, #488]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b78      	ldr	r3, [pc, #480]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	61bb      	str	r3, [r7, #24]
 8000c4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	4b74      	ldr	r3, [pc, #464]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	4a73      	ldr	r2, [pc, #460]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5e:	4b71      	ldr	r3, [pc, #452]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	4b6d      	ldr	r3, [pc, #436]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	4a6c      	ldr	r2, [pc, #432]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7a:	4b6a      	ldr	r3, [pc, #424]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	4b66      	ldr	r3, [pc, #408]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a65      	ldr	r2, [pc, #404]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b63      	ldr	r3, [pc, #396]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	4b5f      	ldr	r3, [pc, #380]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a5e      	ldr	r2, [pc, #376]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000cac:	f043 0308 	orr.w	r3, r3, #8
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b5c      	ldr	r3, [pc, #368]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0308 	and.w	r3, r3, #8
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	4b58      	ldr	r3, [pc, #352]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4a57      	ldr	r2, [pc, #348]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b55      	ldr	r3, [pc, #340]	; (8000e24 <MX_GPIO_Init+0x208>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ce0:	4851      	ldr	r0, [pc, #324]	; (8000e28 <MX_GPIO_Init+0x20c>)
 8000ce2:	f000 fd65 	bl	80017b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2140      	movs	r1, #64	; 0x40
 8000cea:	4850      	ldr	r0, [pc, #320]	; (8000e2c <MX_GPIO_Init+0x210>)
 8000cec:	f000 fd60 	bl	80017b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000cf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf6:	4b4e      	ldr	r3, [pc, #312]	; (8000e30 <MX_GPIO_Init+0x214>)
 8000cf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f107 031c 	add.w	r3, r7, #28
 8000d02:	4619      	mov	r1, r3
 8000d04:	484b      	ldr	r0, [pc, #300]	; (8000e34 <MX_GPIO_Init+0x218>)
 8000d06:	f000 fba9 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d0a:	2332      	movs	r3, #50	; 0x32
 8000d0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d16:	2303      	movs	r3, #3
 8000d18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d1a:	230b      	movs	r3, #11
 8000d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1e:	f107 031c 	add.w	r3, r7, #28
 8000d22:	4619      	mov	r1, r3
 8000d24:	4843      	ldr	r0, [pc, #268]	; (8000e34 <MX_GPIO_Init+0x218>)
 8000d26:	f000 fb99 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000d2a:	2386      	movs	r3, #134	; 0x86
 8000d2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d36:	2303      	movs	r3, #3
 8000d38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d3a:	230b      	movs	r3, #11
 8000d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3e:	f107 031c 	add.w	r3, r7, #28
 8000d42:	4619      	mov	r1, r3
 8000d44:	483c      	ldr	r0, [pc, #240]	; (8000e38 <MX_GPIO_Init+0x21c>)
 8000d46:	f000 fb89 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000d4a:	f244 0381 	movw	r3, #16513	; 0x4081
 8000d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	4619      	mov	r1, r3
 8000d62:	4831      	ldr	r0, [pc, #196]	; (8000e28 <MX_GPIO_Init+0x20c>)
 8000d64:	f000 fb7a 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d76:	2303      	movs	r3, #3
 8000d78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d7a:	230b      	movs	r3, #11
 8000d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f107 031c 	add.w	r3, r7, #28
 8000d82:	4619      	mov	r1, r3
 8000d84:	4828      	ldr	r0, [pc, #160]	; (8000e28 <MX_GPIO_Init+0x20c>)
 8000d86:	f000 fb69 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d8a:	2340      	movs	r3, #64	; 0x40
 8000d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	2300      	movs	r3, #0
 8000d98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d9a:	f107 031c 	add.w	r3, r7, #28
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4822      	ldr	r0, [pc, #136]	; (8000e2c <MX_GPIO_Init+0x210>)
 8000da2:	f000 fb5b 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000da6:	2380      	movs	r3, #128	; 0x80
 8000da8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000daa:	2300      	movs	r3, #0
 8000dac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 031c 	add.w	r3, r7, #28
 8000db6:	4619      	mov	r1, r3
 8000db8:	481c      	ldr	r0, [pc, #112]	; (8000e2c <MX_GPIO_Init+0x210>)
 8000dba:	f000 fb4f 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000dbe:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000dd0:	230a      	movs	r3, #10
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd4:	f107 031c 	add.w	r3, r7, #28
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4817      	ldr	r0, [pc, #92]	; (8000e38 <MX_GPIO_Init+0x21c>)
 8000ddc:	f000 fb3e 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000de0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 031c 	add.w	r3, r7, #28
 8000df2:	4619      	mov	r1, r3
 8000df4:	4810      	ldr	r0, [pc, #64]	; (8000e38 <MX_GPIO_Init+0x21c>)
 8000df6:	f000 fb31 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000dfa:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000dfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e0c:	230b      	movs	r3, #11
 8000e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e10:	f107 031c 	add.w	r3, r7, #28
 8000e14:	4619      	mov	r1, r3
 8000e16:	4805      	ldr	r0, [pc, #20]	; (8000e2c <MX_GPIO_Init+0x210>)
 8000e18:	f000 fb20 	bl	800145c <HAL_GPIO_Init>

}
 8000e1c:	bf00      	nop
 8000e1e:	3730      	adds	r7, #48	; 0x30
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40020400 	.word	0x40020400
 8000e2c:	40021800 	.word	0x40021800
 8000e30:	10110000 	.word	0x10110000
 8000e34:	40020800 	.word	0x40020800
 8000e38:	40020000 	.word	0x40020000

08000e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
	...

08000e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	4b10      	ldr	r3, [pc, #64]	; (8000e98 <HAL_MspInit+0x4c>)
 8000e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <HAL_MspInit+0x4c>)
 8000e5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e60:	6453      	str	r3, [r2, #68]	; 0x44
 8000e62:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <HAL_MspInit+0x4c>)
 8000e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <HAL_MspInit+0x4c>)
 8000e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e76:	4a08      	ldr	r2, [pc, #32]	; (8000e98 <HAL_MspInit+0x4c>)
 8000e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <HAL_MspInit+0x4c>)
 8000e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40023800 	.word	0x40023800

08000e9c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <HAL_RTC_MspInit+0x24>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d102      	bne.n	8000eb4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000eae:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <HAL_RTC_MspInit+0x28>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	40002800 	.word	0x40002800
 8000ec4:	42470e3c 	.word	0x42470e3c

08000ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ed8:	d115      	bne.n	8000f06 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <HAL_TIM_Base_MspInit+0x48>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	4a0b      	ldr	r2, [pc, #44]	; (8000f10 <HAL_TIM_Base_MspInit+0x48>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <HAL_TIM_Base_MspInit+0x48>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2100      	movs	r1, #0
 8000efa:	201c      	movs	r0, #28
 8000efc:	f000 fa55 	bl	80013aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f00:	201c      	movs	r0, #28
 8000f02:	f000 fa6e 	bl	80013e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800

08000f14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	; 0x28
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1c:	f107 0314 	add.w	r3, r7, #20
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	605a      	str	r2, [r3, #4]
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	60da      	str	r2, [r3, #12]
 8000f2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a1d      	ldr	r2, [pc, #116]	; (8000fa8 <HAL_UART_MspInit+0x94>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d134      	bne.n	8000fa0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <HAL_UART_MspInit+0x98>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	4a1b      	ldr	r2, [pc, #108]	; (8000fac <HAL_UART_MspInit+0x98>)
 8000f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f44:	6413      	str	r3, [r2, #64]	; 0x40
 8000f46:	4b19      	ldr	r3, [pc, #100]	; (8000fac <HAL_UART_MspInit+0x98>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60fb      	str	r3, [r7, #12]
 8000f56:	4b15      	ldr	r3, [pc, #84]	; (8000fac <HAL_UART_MspInit+0x98>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	4a14      	ldr	r2, [pc, #80]	; (8000fac <HAL_UART_MspInit+0x98>)
 8000f5c:	f043 0308 	orr.w	r3, r3, #8
 8000f60:	6313      	str	r3, [r2, #48]	; 0x30
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <HAL_UART_MspInit+0x98>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	f003 0308 	and.w	r3, r3, #8
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f74:	2302      	movs	r3, #2
 8000f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f80:	2307      	movs	r3, #7
 8000f82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4809      	ldr	r0, [pc, #36]	; (8000fb0 <HAL_UART_MspInit+0x9c>)
 8000f8c:	f000 fa66 	bl	800145c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2100      	movs	r1, #0
 8000f94:	2027      	movs	r0, #39	; 0x27
 8000f96:	f000 fa08 	bl	80013aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f9a:	2027      	movs	r0, #39	; 0x27
 8000f9c:	f000 fa21 	bl	80013e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000fa0:	bf00      	nop
 8000fa2:	3728      	adds	r7, #40	; 0x28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40004800 	.word	0x40004800
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40020c00 	.word	0x40020c00

08000fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <HardFault_Handler+0x4>

08000fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <MemManage_Handler+0x4>

08000fce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <BusFault_Handler+0x4>

08000fd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <UsageFault_Handler+0x4>

08000fda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001008:	f000 f8d4 	bl	80011b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}

08001010 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001014:	4802      	ldr	r0, [pc, #8]	; (8001020 <TIM2_IRQHandler+0x10>)
 8001016:	f001 fb89 	bl	800272c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20000154 	.word	0x20000154

08001024 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001028:	4802      	ldr	r0, [pc, #8]	; (8001034 <USART3_IRQHandler+0x10>)
 800102a:	f002 f819 	bl	8003060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	200000a4 	.word	0x200000a4

08001038 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <_sbrk+0x50>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <_sbrk+0x16>
		heap_end = &end;
 8001048:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <_sbrk+0x50>)
 800104a:	4a10      	ldr	r2, [pc, #64]	; (800108c <_sbrk+0x54>)
 800104c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <_sbrk+0x50>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <_sbrk+0x50>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	466a      	mov	r2, sp
 800105e:	4293      	cmp	r3, r2
 8001060:	d907      	bls.n	8001072 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001062:	f002 fdaf 	bl	8003bc4 <__errno>
 8001066:	4602      	mov	r2, r0
 8001068:	230c      	movs	r3, #12
 800106a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800106c:	f04f 33ff 	mov.w	r3, #4294967295
 8001070:	e006      	b.n	8001080 <_sbrk+0x48>
	}

	heap_end += incr;
 8001072:	4b05      	ldr	r3, [pc, #20]	; (8001088 <_sbrk+0x50>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	4a03      	ldr	r2, [pc, #12]	; (8001088 <_sbrk+0x50>)
 800107c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	2000008c 	.word	0x2000008c
 800108c:	200001a8 	.word	0x200001a8

08001090 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <SystemInit+0x28>)
 8001096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800109a:	4a07      	ldr	r2, [pc, #28]	; (80010b8 <SystemInit+0x28>)
 800109c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80010a4:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <SystemInit+0x28>)
 80010a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010aa:	609a      	str	r2, [r3, #8]
#endif
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80010bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010f4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80010c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80010c2:	e003      	b.n	80010cc <LoopCopyDataInit>

080010c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80010c4:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80010c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80010c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80010ca:	3104      	adds	r1, #4

080010cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80010cc:	480b      	ldr	r0, [pc, #44]	; (80010fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80010d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80010d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80010d4:	d3f6      	bcc.n	80010c4 <CopyDataInit>
  ldr  r2, =_sbss
 80010d6:	4a0b      	ldr	r2, [pc, #44]	; (8001104 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80010d8:	e002      	b.n	80010e0 <LoopFillZerobss>

080010da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80010da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80010dc:	f842 3b04 	str.w	r3, [r2], #4

080010e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80010e0:	4b09      	ldr	r3, [pc, #36]	; (8001108 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80010e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80010e4:	d3f9      	bcc.n	80010da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010e6:	f7ff ffd3 	bl	8001090 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010ea:	f002 fd71 	bl	8003bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ee:	f7ff fbe1 	bl	80008b4 <main>
  bx  lr    
 80010f2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80010f4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80010f8:	080045e0 	.word	0x080045e0
  ldr  r0, =_sdata
 80010fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001100:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001104:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001108:	200001a4 	.word	0x200001a4

0800110c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800110c:	e7fe      	b.n	800110c <ADC_IRQHandler>
	...

08001110 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001114:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <HAL_Init+0x40>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a0d      	ldr	r2, [pc, #52]	; (8001150 <HAL_Init+0x40>)
 800111a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800111e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001120:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <HAL_Init+0x40>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <HAL_Init+0x40>)
 8001126:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800112a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <HAL_Init+0x40>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a07      	ldr	r2, [pc, #28]	; (8001150 <HAL_Init+0x40>)
 8001132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001136:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001138:	2003      	movs	r0, #3
 800113a:	f000 f92b 	bl	8001394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800113e:	2000      	movs	r0, #0
 8001140:	f000 f808 	bl	8001154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001144:	f7ff fe82 	bl	8000e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023c00 	.word	0x40023c00

08001154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800115c:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <HAL_InitTick+0x54>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b12      	ldr	r3, [pc, #72]	; (80011ac <HAL_InitTick+0x58>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	4619      	mov	r1, r3
 8001166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800116a:	fbb3 f3f1 	udiv	r3, r3, r1
 800116e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f943 	bl	80013fe <HAL_SYSTICK_Config>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e00e      	b.n	80011a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b0f      	cmp	r3, #15
 8001186:	d80a      	bhi.n	800119e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001188:	2200      	movs	r2, #0
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	f04f 30ff 	mov.w	r0, #4294967295
 8001190:	f000 f90b 	bl	80013aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001194:	4a06      	ldr	r2, [pc, #24]	; (80011b0 <HAL_InitTick+0x5c>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	e000      	b.n	80011a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000008 	.word	0x20000008
 80011b0:	20000004 	.word	0x20000004

080011b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <HAL_IncTick+0x20>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <HAL_IncTick+0x24>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <HAL_IncTick+0x24>)
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000008 	.word	0x20000008
 80011d8:	2000019c 	.word	0x2000019c

080011dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return uwTick;
 80011e0:	4b03      	ldr	r3, [pc, #12]	; (80011f0 <HAL_GetTick+0x14>)
 80011e2:	681b      	ldr	r3, [r3, #0]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	2000019c 	.word	0x2000019c

080011f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001204:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <__NVIC_SetPriorityGrouping+0x44>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800120a:	68ba      	ldr	r2, [r7, #8]
 800120c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001210:	4013      	ands	r3, r2
 8001212:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800121c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001226:	4a04      	ldr	r2, [pc, #16]	; (8001238 <__NVIC_SetPriorityGrouping+0x44>)
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	60d3      	str	r3, [r2, #12]
}
 800122c:	bf00      	nop
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001240:	4b04      	ldr	r3, [pc, #16]	; (8001254 <__NVIC_GetPriorityGrouping+0x18>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	0a1b      	lsrs	r3, r3, #8
 8001246:	f003 0307 	and.w	r3, r3, #7
}
 800124a:	4618      	mov	r0, r3
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	2b00      	cmp	r3, #0
 8001268:	db0b      	blt.n	8001282 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	f003 021f 	and.w	r2, r3, #31
 8001270:	4907      	ldr	r1, [pc, #28]	; (8001290 <__NVIC_EnableIRQ+0x38>)
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	095b      	lsrs	r3, r3, #5
 8001278:	2001      	movs	r0, #1
 800127a:	fa00 f202 	lsl.w	r2, r0, r2
 800127e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000e100 	.word	0xe000e100

08001294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	6039      	str	r1, [r7, #0]
 800129e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	db0a      	blt.n	80012be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	490c      	ldr	r1, [pc, #48]	; (80012e0 <__NVIC_SetPriority+0x4c>)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	0112      	lsls	r2, r2, #4
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	440b      	add	r3, r1
 80012b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012bc:	e00a      	b.n	80012d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	4908      	ldr	r1, [pc, #32]	; (80012e4 <__NVIC_SetPriority+0x50>)
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	3b04      	subs	r3, #4
 80012cc:	0112      	lsls	r2, r2, #4
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	440b      	add	r3, r1
 80012d2:	761a      	strb	r2, [r3, #24]
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000e100 	.word	0xe000e100
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b089      	sub	sp, #36	; 0x24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	f1c3 0307 	rsb	r3, r3, #7
 8001302:	2b04      	cmp	r3, #4
 8001304:	bf28      	it	cs
 8001306:	2304      	movcs	r3, #4
 8001308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3304      	adds	r3, #4
 800130e:	2b06      	cmp	r3, #6
 8001310:	d902      	bls.n	8001318 <NVIC_EncodePriority+0x30>
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	3b03      	subs	r3, #3
 8001316:	e000      	b.n	800131a <NVIC_EncodePriority+0x32>
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	f04f 32ff 	mov.w	r2, #4294967295
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43da      	mvns	r2, r3
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	401a      	ands	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001330:	f04f 31ff 	mov.w	r1, #4294967295
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	fa01 f303 	lsl.w	r3, r1, r3
 800133a:	43d9      	mvns	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001340:	4313      	orrs	r3, r2
         );
}
 8001342:	4618      	mov	r0, r3
 8001344:	3724      	adds	r7, #36	; 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
	...

08001350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001360:	d301      	bcc.n	8001366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001362:	2301      	movs	r3, #1
 8001364:	e00f      	b.n	8001386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <SysTick_Config+0x40>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136e:	210f      	movs	r1, #15
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f7ff ff8e 	bl	8001294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <SysTick_Config+0x40>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137e:	4b04      	ldr	r3, [pc, #16]	; (8001390 <SysTick_Config+0x40>)
 8001380:	2207      	movs	r2, #7
 8001382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff29 	bl	80011f4 <__NVIC_SetPriorityGrouping>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b086      	sub	sp, #24
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	4603      	mov	r3, r0
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff3e 	bl	800123c <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff8e 	bl	80012e8 <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5d 	bl	8001294 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	4603      	mov	r3, r0
 80013ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff31 	bl	8001258 <__NVIC_EnableIRQ>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff ffa2 	bl	8001350 <SysTick_Config>
 800140c:	4603      	mov	r3, r0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d004      	beq.n	8001434 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e00c      	b.n	800144e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2205      	movs	r2, #5
 8001438:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0201 	bic.w	r2, r2, #1
 800144a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
	...

0800145c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800145c:	b480      	push	{r7}
 800145e:	b089      	sub	sp, #36	; 0x24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001472:	2300      	movs	r3, #0
 8001474:	61fb      	str	r3, [r7, #28]
 8001476:	e177      	b.n	8001768 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001478:	2201      	movs	r2, #1
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	4013      	ands	r3, r2
 800148a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	429a      	cmp	r2, r3
 8001492:	f040 8166 	bne.w	8001762 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d00b      	beq.n	80014b6 <HAL_GPIO_Init+0x5a>
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014aa:	2b11      	cmp	r3, #17
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b12      	cmp	r3, #18
 80014b4:	d130      	bne.n	8001518 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	2203      	movs	r2, #3
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43db      	mvns	r3, r3
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	4013      	ands	r3, r2
 80014cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014ec:	2201      	movs	r2, #1
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	4013      	ands	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	091b      	lsrs	r3, r3, #4
 8001502:	f003 0201 	and.w	r2, r3, #1
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	4313      	orrs	r3, r2
 8001510:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	2203      	movs	r2, #3
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4313      	orrs	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b02      	cmp	r3, #2
 800154e:	d003      	beq.n	8001558 <HAL_GPIO_Init+0xfc>
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b12      	cmp	r3, #18
 8001556:	d123      	bne.n	80015a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	08da      	lsrs	r2, r3, #3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3208      	adds	r2, #8
 8001560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001564:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	f003 0307 	and.w	r3, r3, #7
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	220f      	movs	r2, #15
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	691a      	ldr	r2, [r3, #16]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	08da      	lsrs	r2, r3, #3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3208      	adds	r2, #8
 800159a:	69b9      	ldr	r1, [r7, #24]
 800159c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	2203      	movs	r2, #3
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f003 0203 	and.w	r2, r3, #3
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f000 80c0 	beq.w	8001762 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	4b65      	ldr	r3, [pc, #404]	; (800177c <HAL_GPIO_Init+0x320>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ea:	4a64      	ldr	r2, [pc, #400]	; (800177c <HAL_GPIO_Init+0x320>)
 80015ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015f0:	6453      	str	r3, [r2, #68]	; 0x44
 80015f2:	4b62      	ldr	r3, [pc, #392]	; (800177c <HAL_GPIO_Init+0x320>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015fe:	4a60      	ldr	r2, [pc, #384]	; (8001780 <HAL_GPIO_Init+0x324>)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	089b      	lsrs	r3, r3, #2
 8001604:	3302      	adds	r3, #2
 8001606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800160a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	f003 0303 	and.w	r3, r3, #3
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	220f      	movs	r2, #15
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43db      	mvns	r3, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4013      	ands	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a57      	ldr	r2, [pc, #348]	; (8001784 <HAL_GPIO_Init+0x328>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d037      	beq.n	800169a <HAL_GPIO_Init+0x23e>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a56      	ldr	r2, [pc, #344]	; (8001788 <HAL_GPIO_Init+0x32c>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d031      	beq.n	8001696 <HAL_GPIO_Init+0x23a>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a55      	ldr	r2, [pc, #340]	; (800178c <HAL_GPIO_Init+0x330>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d02b      	beq.n	8001692 <HAL_GPIO_Init+0x236>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a54      	ldr	r2, [pc, #336]	; (8001790 <HAL_GPIO_Init+0x334>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d025      	beq.n	800168e <HAL_GPIO_Init+0x232>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a53      	ldr	r2, [pc, #332]	; (8001794 <HAL_GPIO_Init+0x338>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d01f      	beq.n	800168a <HAL_GPIO_Init+0x22e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a52      	ldr	r2, [pc, #328]	; (8001798 <HAL_GPIO_Init+0x33c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d019      	beq.n	8001686 <HAL_GPIO_Init+0x22a>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a51      	ldr	r2, [pc, #324]	; (800179c <HAL_GPIO_Init+0x340>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d013      	beq.n	8001682 <HAL_GPIO_Init+0x226>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a50      	ldr	r2, [pc, #320]	; (80017a0 <HAL_GPIO_Init+0x344>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d00d      	beq.n	800167e <HAL_GPIO_Init+0x222>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a4f      	ldr	r2, [pc, #316]	; (80017a4 <HAL_GPIO_Init+0x348>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d007      	beq.n	800167a <HAL_GPIO_Init+0x21e>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a4e      	ldr	r2, [pc, #312]	; (80017a8 <HAL_GPIO_Init+0x34c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d101      	bne.n	8001676 <HAL_GPIO_Init+0x21a>
 8001672:	2309      	movs	r3, #9
 8001674:	e012      	b.n	800169c <HAL_GPIO_Init+0x240>
 8001676:	230a      	movs	r3, #10
 8001678:	e010      	b.n	800169c <HAL_GPIO_Init+0x240>
 800167a:	2308      	movs	r3, #8
 800167c:	e00e      	b.n	800169c <HAL_GPIO_Init+0x240>
 800167e:	2307      	movs	r3, #7
 8001680:	e00c      	b.n	800169c <HAL_GPIO_Init+0x240>
 8001682:	2306      	movs	r3, #6
 8001684:	e00a      	b.n	800169c <HAL_GPIO_Init+0x240>
 8001686:	2305      	movs	r3, #5
 8001688:	e008      	b.n	800169c <HAL_GPIO_Init+0x240>
 800168a:	2304      	movs	r3, #4
 800168c:	e006      	b.n	800169c <HAL_GPIO_Init+0x240>
 800168e:	2303      	movs	r3, #3
 8001690:	e004      	b.n	800169c <HAL_GPIO_Init+0x240>
 8001692:	2302      	movs	r3, #2
 8001694:	e002      	b.n	800169c <HAL_GPIO_Init+0x240>
 8001696:	2301      	movs	r3, #1
 8001698:	e000      	b.n	800169c <HAL_GPIO_Init+0x240>
 800169a:	2300      	movs	r3, #0
 800169c:	69fa      	ldr	r2, [r7, #28]
 800169e:	f002 0203 	and.w	r2, r2, #3
 80016a2:	0092      	lsls	r2, r2, #2
 80016a4:	4093      	lsls	r3, r2
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016ac:	4934      	ldr	r1, [pc, #208]	; (8001780 <HAL_GPIO_Init+0x324>)
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	089b      	lsrs	r3, r3, #2
 80016b2:	3302      	adds	r3, #2
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016ba:	4b3c      	ldr	r3, [pc, #240]	; (80017ac <HAL_GPIO_Init+0x350>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	43db      	mvns	r3, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4013      	ands	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d003      	beq.n	80016de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	4313      	orrs	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016de:	4a33      	ldr	r2, [pc, #204]	; (80017ac <HAL_GPIO_Init+0x350>)
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80016e4:	4b31      	ldr	r3, [pc, #196]	; (80017ac <HAL_GPIO_Init+0x350>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	43db      	mvns	r3, r3
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	4013      	ands	r3, r2
 80016f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	4313      	orrs	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001708:	4a28      	ldr	r2, [pc, #160]	; (80017ac <HAL_GPIO_Init+0x350>)
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800170e:	4b27      	ldr	r3, [pc, #156]	; (80017ac <HAL_GPIO_Init+0x350>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	43db      	mvns	r3, r3
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	4013      	ands	r3, r2
 800171c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	4313      	orrs	r3, r2
 8001730:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001732:	4a1e      	ldr	r2, [pc, #120]	; (80017ac <HAL_GPIO_Init+0x350>)
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <HAL_GPIO_Init+0x350>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	43db      	mvns	r3, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800175c:	4a13      	ldr	r2, [pc, #76]	; (80017ac <HAL_GPIO_Init+0x350>)
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3301      	adds	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	2b0f      	cmp	r3, #15
 800176c:	f67f ae84 	bls.w	8001478 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001770:	bf00      	nop
 8001772:	3724      	adds	r7, #36	; 0x24
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40023800 	.word	0x40023800
 8001780:	40013800 	.word	0x40013800
 8001784:	40020000 	.word	0x40020000
 8001788:	40020400 	.word	0x40020400
 800178c:	40020800 	.word	0x40020800
 8001790:	40020c00 	.word	0x40020c00
 8001794:	40021000 	.word	0x40021000
 8001798:	40021400 	.word	0x40021400
 800179c:	40021800 	.word	0x40021800
 80017a0:	40021c00 	.word	0x40021c00
 80017a4:	40022000 	.word	0x40022000
 80017a8:	40022400 	.word	0x40022400
 80017ac:	40013c00 	.word	0x40013c00

080017b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	460b      	mov	r3, r1
 80017ba:	807b      	strh	r3, [r7, #2]
 80017bc:	4613      	mov	r3, r2
 80017be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017c0:	787b      	ldrb	r3, [r7, #1]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d003      	beq.n	80017ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017c6:	887a      	ldrh	r2, [r7, #2]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017cc:	e003      	b.n	80017d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ce:	887b      	ldrh	r3, [r7, #2]
 80017d0:	041a      	lsls	r2, r3, #16
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	619a      	str	r2, [r3, #24]
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
	...

080017e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	603b      	str	r3, [r7, #0]
 80017f2:	4b20      	ldr	r3, [pc, #128]	; (8001874 <HAL_PWREx_EnableOverDrive+0x90>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	4a1f      	ldr	r2, [pc, #124]	; (8001874 <HAL_PWREx_EnableOverDrive+0x90>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	; 0x40
 80017fe:	4b1d      	ldr	r3, [pc, #116]	; (8001874 <HAL_PWREx_EnableOverDrive+0x90>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800180a:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <HAL_PWREx_EnableOverDrive+0x94>)
 800180c:	2201      	movs	r2, #1
 800180e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001810:	f7ff fce4 	bl	80011dc <HAL_GetTick>
 8001814:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001816:	e009      	b.n	800182c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001818:	f7ff fce0 	bl	80011dc <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001826:	d901      	bls.n	800182c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e01f      	b.n	800186c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800182c:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_PWREx_EnableOverDrive+0x98>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001838:	d1ee      	bne.n	8001818 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <HAL_PWREx_EnableOverDrive+0x9c>)
 800183c:	2201      	movs	r2, #1
 800183e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001840:	f7ff fccc 	bl	80011dc <HAL_GetTick>
 8001844:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001846:	e009      	b.n	800185c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001848:	f7ff fcc8 	bl	80011dc <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001856:	d901      	bls.n	800185c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e007      	b.n	800186c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800185c:	4b07      	ldr	r3, [pc, #28]	; (800187c <HAL_PWREx_EnableOverDrive+0x98>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001864:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001868:	d1ee      	bne.n	8001848 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800
 8001878:	420e0040 	.word	0x420e0040
 800187c:	40007000 	.word	0x40007000
 8001880:	420e0044 	.word	0x420e0044

08001884 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e25b      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d075      	beq.n	800198e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018a2:	4ba3      	ldr	r3, [pc, #652]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f003 030c 	and.w	r3, r3, #12
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d00c      	beq.n	80018c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ae:	4ba0      	ldr	r3, [pc, #640]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d112      	bne.n	80018e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ba:	4b9d      	ldr	r3, [pc, #628]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80018c6:	d10b      	bne.n	80018e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c8:	4b99      	ldr	r3, [pc, #612]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d05b      	beq.n	800198c <HAL_RCC_OscConfig+0x108>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d157      	bne.n	800198c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e236      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018e8:	d106      	bne.n	80018f8 <HAL_RCC_OscConfig+0x74>
 80018ea:	4b91      	ldr	r3, [pc, #580]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a90      	ldr	r2, [pc, #576]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	e01d      	b.n	8001934 <HAL_RCC_OscConfig+0xb0>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001900:	d10c      	bne.n	800191c <HAL_RCC_OscConfig+0x98>
 8001902:	4b8b      	ldr	r3, [pc, #556]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a8a      	ldr	r2, [pc, #552]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001908:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	4b88      	ldr	r3, [pc, #544]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a87      	ldr	r2, [pc, #540]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e00b      	b.n	8001934 <HAL_RCC_OscConfig+0xb0>
 800191c:	4b84      	ldr	r3, [pc, #528]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a83      	ldr	r2, [pc, #524]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	4b81      	ldr	r3, [pc, #516]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a80      	ldr	r2, [pc, #512]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 800192e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d013      	beq.n	8001964 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fc4e 	bl	80011dc <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001944:	f7ff fc4a 	bl	80011dc <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b64      	cmp	r3, #100	; 0x64
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e1fb      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001956:	4b76      	ldr	r3, [pc, #472]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0xc0>
 8001962:	e014      	b.n	800198e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff fc3a 	bl	80011dc <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800196c:	f7ff fc36 	bl	80011dc <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b64      	cmp	r3, #100	; 0x64
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e1e7      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800197e:	4b6c      	ldr	r3, [pc, #432]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f0      	bne.n	800196c <HAL_RCC_OscConfig+0xe8>
 800198a:	e000      	b.n	800198e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800198c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d063      	beq.n	8001a62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800199a:	4b65      	ldr	r3, [pc, #404]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00b      	beq.n	80019be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019a6:	4b62      	ldr	r3, [pc, #392]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80019ae:	2b08      	cmp	r3, #8
 80019b0:	d11c      	bne.n	80019ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019b2:	4b5f      	ldr	r3, [pc, #380]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d116      	bne.n	80019ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019be:	4b5c      	ldr	r3, [pc, #368]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d005      	beq.n	80019d6 <HAL_RCC_OscConfig+0x152>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d001      	beq.n	80019d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e1bb      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d6:	4b56      	ldr	r3, [pc, #344]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	4952      	ldr	r1, [pc, #328]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ea:	e03a      	b.n	8001a62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d020      	beq.n	8001a36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f4:	4b4f      	ldr	r3, [pc, #316]	; (8001b34 <HAL_RCC_OscConfig+0x2b0>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fa:	f7ff fbef 	bl	80011dc <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a02:	f7ff fbeb 	bl	80011dc <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e19c      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a14:	4b46      	ldr	r3, [pc, #280]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a20:	4b43      	ldr	r3, [pc, #268]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	691b      	ldr	r3, [r3, #16]
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	4940      	ldr	r1, [pc, #256]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	600b      	str	r3, [r1, #0]
 8001a34:	e015      	b.n	8001a62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a36:	4b3f      	ldr	r3, [pc, #252]	; (8001b34 <HAL_RCC_OscConfig+0x2b0>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fbce 	bl	80011dc <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a44:	f7ff fbca 	bl	80011dc <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e17b      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a56:	4b36      	ldr	r3, [pc, #216]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0308 	and.w	r3, r3, #8
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d030      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d016      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a76:	4b30      	ldr	r3, [pc, #192]	; (8001b38 <HAL_RCC_OscConfig+0x2b4>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a7c:	f7ff fbae 	bl	80011dc <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a84:	f7ff fbaa 	bl	80011dc <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e15b      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a96:	4b26      	ldr	r3, [pc, #152]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001a98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0x200>
 8001aa2:	e015      	b.n	8001ad0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa4:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <HAL_RCC_OscConfig+0x2b4>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aaa:	f7ff fb97 	bl	80011dc <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ab2:	f7ff fb93 	bl	80011dc <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e144      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac4:	4b1a      	ldr	r3, [pc, #104]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f0      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	f000 80a0 	beq.w	8001c1e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae2:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10f      	bne.n	8001b0e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	4a0e      	ldr	r2, [pc, #56]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001afc:	6413      	str	r3, [r2, #64]	; 0x40
 8001afe:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <HAL_RCC_OscConfig+0x2ac>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_RCC_OscConfig+0x2b8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d121      	bne.n	8001b5e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_RCC_OscConfig+0x2b8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a07      	ldr	r2, [pc, #28]	; (8001b3c <HAL_RCC_OscConfig+0x2b8>)
 8001b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b26:	f7ff fb59 	bl	80011dc <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2c:	e011      	b.n	8001b52 <HAL_RCC_OscConfig+0x2ce>
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800
 8001b34:	42470000 	.word	0x42470000
 8001b38:	42470e80 	.word	0x42470e80
 8001b3c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b40:	f7ff fb4c 	bl	80011dc <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e0fd      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b52:	4b81      	ldr	r3, [pc, #516]	; (8001d58 <HAL_RCC_OscConfig+0x4d4>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0f0      	beq.n	8001b40 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d106      	bne.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
 8001b66:	4b7d      	ldr	r3, [pc, #500]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b6a:	4a7c      	ldr	r2, [pc, #496]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	6713      	str	r3, [r2, #112]	; 0x70
 8001b72:	e01c      	b.n	8001bae <HAL_RCC_OscConfig+0x32a>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b05      	cmp	r3, #5
 8001b7a:	d10c      	bne.n	8001b96 <HAL_RCC_OscConfig+0x312>
 8001b7c:	4b77      	ldr	r3, [pc, #476]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b80:	4a76      	ldr	r2, [pc, #472]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b82:	f043 0304 	orr.w	r3, r3, #4
 8001b86:	6713      	str	r3, [r2, #112]	; 0x70
 8001b88:	4b74      	ldr	r3, [pc, #464]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8c:	4a73      	ldr	r2, [pc, #460]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	6713      	str	r3, [r2, #112]	; 0x70
 8001b94:	e00b      	b.n	8001bae <HAL_RCC_OscConfig+0x32a>
 8001b96:	4b71      	ldr	r3, [pc, #452]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9a:	4a70      	ldr	r2, [pc, #448]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001b9c:	f023 0301 	bic.w	r3, r3, #1
 8001ba0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ba2:	4b6e      	ldr	r3, [pc, #440]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba6:	4a6d      	ldr	r2, [pc, #436]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001ba8:	f023 0304 	bic.w	r3, r3, #4
 8001bac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d015      	beq.n	8001be2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb6:	f7ff fb11 	bl	80011dc <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bbe:	f7ff fb0d 	bl	80011dc <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e0bc      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bd4:	4b61      	ldr	r3, [pc, #388]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0ee      	beq.n	8001bbe <HAL_RCC_OscConfig+0x33a>
 8001be0:	e014      	b.n	8001c0c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be2:	f7ff fafb 	bl	80011dc <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001be8:	e00a      	b.n	8001c00 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bea:	f7ff faf7 	bl	80011dc <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e0a6      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c00:	4b56      	ldr	r3, [pc, #344]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1ee      	bne.n	8001bea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c0c:	7dfb      	ldrb	r3, [r7, #23]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d105      	bne.n	8001c1e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c12:	4b52      	ldr	r3, [pc, #328]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	4a51      	ldr	r2, [pc, #324]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001c18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8092 	beq.w	8001d4c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c28:	4b4c      	ldr	r3, [pc, #304]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 030c 	and.w	r3, r3, #12
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	d05c      	beq.n	8001cee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d141      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3c:	4b48      	ldr	r3, [pc, #288]	; (8001d60 <HAL_RCC_OscConfig+0x4dc>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c42:	f7ff facb 	bl	80011dc <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c4a:	f7ff fac7 	bl	80011dc <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e078      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5c:	4b3f      	ldr	r3, [pc, #252]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f0      	bne.n	8001c4a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69da      	ldr	r2, [r3, #28]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c76:	019b      	lsls	r3, r3, #6
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7e:	085b      	lsrs	r3, r3, #1
 8001c80:	3b01      	subs	r3, #1
 8001c82:	041b      	lsls	r3, r3, #16
 8001c84:	431a      	orrs	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8a:	061b      	lsls	r3, r3, #24
 8001c8c:	4933      	ldr	r1, [pc, #204]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c92:	4b33      	ldr	r3, [pc, #204]	; (8001d60 <HAL_RCC_OscConfig+0x4dc>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7ff faa0 	bl	80011dc <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca0:	f7ff fa9c 	bl	80011dc <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e04d      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb2:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
 8001cbe:	e045      	b.n	8001d4c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc0:	4b27      	ldr	r3, [pc, #156]	; (8001d60 <HAL_RCC_OscConfig+0x4dc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7ff fa89 	bl	80011dc <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cce:	f7ff fa85 	bl	80011dc <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e036      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce0:	4b1e      	ldr	r3, [pc, #120]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f0      	bne.n	8001cce <HAL_RCC_OscConfig+0x44a>
 8001cec:	e02e      	b.n	8001d4c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e029      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_RCC_OscConfig+0x4d8>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d11c      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d115      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d22:	4013      	ands	r3, r2
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d10d      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d106      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d001      	beq.n	8001d4c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40007000 	.word	0x40007000
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	42470060 	.word	0x42470060

08001d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0cc      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d78:	4b68      	ldr	r3, [pc, #416]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 030f 	and.w	r3, r3, #15
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d90c      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b65      	ldr	r3, [pc, #404]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8e:	4b63      	ldr	r3, [pc, #396]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0b8      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001db8:	4b59      	ldr	r3, [pc, #356]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	4a58      	ldr	r2, [pc, #352]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001dc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd0:	4b53      	ldr	r3, [pc, #332]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	4a52      	ldr	r2, [pc, #328]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ddc:	4b50      	ldr	r3, [pc, #320]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	494d      	ldr	r1, [pc, #308]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d044      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d107      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	4b47      	ldr	r3, [pc, #284]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d119      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e07f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d003      	beq.n	8001e22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e22:	4b3f      	ldr	r3, [pc, #252]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d109      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e32:	4b3b      	ldr	r3, [pc, #236]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e067      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e42:	4b37      	ldr	r3, [pc, #220]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f023 0203 	bic.w	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	4934      	ldr	r1, [pc, #208]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e54:	f7ff f9c2 	bl	80011dc <HAL_GetTick>
 8001e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5c:	f7ff f9be 	bl	80011dc <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e04f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b2b      	ldr	r3, [pc, #172]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 020c 	and.w	r2, r3, #12
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1eb      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e84:	4b25      	ldr	r3, [pc, #148]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 030f 	and.w	r3, r3, #15
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d20c      	bcs.n	8001eac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b22      	ldr	r3, [pc, #136]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b20      	ldr	r3, [pc, #128]	; (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e032      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb8:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4916      	ldr	r1, [pc, #88]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ed6:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	490e      	ldr	r1, [pc, #56]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eea:	f000 f821 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8001eee:	4601      	mov	r1, r0
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	091b      	lsrs	r3, r3, #4
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	4a0a      	ldr	r2, [pc, #40]	; (8001f24 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	5cd3      	ldrb	r3, [r2, r3]
 8001efe:	fa21 f303 	lsr.w	r3, r1, r3
 8001f02:	4a09      	ldr	r2, [pc, #36]	; (8001f28 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f06:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff f922 	bl	8001154 <HAL_InitTick>

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40023c00 	.word	0x40023c00
 8001f20:	40023800 	.word	0x40023800
 8001f24:	08004584 	.word	0x08004584
 8001f28:	20000000 	.word	0x20000000
 8001f2c:	20000004 	.word	0x20000004

08001f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	607b      	str	r3, [r7, #4]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f46:	4b63      	ldr	r3, [pc, #396]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	d007      	beq.n	8001f62 <HAL_RCC_GetSysClockFreq+0x32>
 8001f52:	2b08      	cmp	r3, #8
 8001f54:	d008      	beq.n	8001f68 <HAL_RCC_GetSysClockFreq+0x38>
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f040 80b4 	bne.w	80020c4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f5c:	4b5e      	ldr	r3, [pc, #376]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001f5e:	60bb      	str	r3, [r7, #8]
       break;
 8001f60:	e0b3      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f62:	4b5e      	ldr	r3, [pc, #376]	; (80020dc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001f64:	60bb      	str	r3, [r7, #8]
      break;
 8001f66:	e0b0      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f68:	4b5a      	ldr	r3, [pc, #360]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f70:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f72:	4b58      	ldr	r3, [pc, #352]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d04a      	beq.n	8002014 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f7e:	4b55      	ldr	r3, [pc, #340]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	099b      	lsrs	r3, r3, #6
 8001f84:	f04f 0400 	mov.w	r4, #0
 8001f88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	ea03 0501 	and.w	r5, r3, r1
 8001f94:	ea04 0602 	and.w	r6, r4, r2
 8001f98:	4629      	mov	r1, r5
 8001f9a:	4632      	mov	r2, r6
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	f04f 0400 	mov.w	r4, #0
 8001fa4:	0154      	lsls	r4, r2, #5
 8001fa6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001faa:	014b      	lsls	r3, r1, #5
 8001fac:	4619      	mov	r1, r3
 8001fae:	4622      	mov	r2, r4
 8001fb0:	1b49      	subs	r1, r1, r5
 8001fb2:	eb62 0206 	sbc.w	r2, r2, r6
 8001fb6:	f04f 0300 	mov.w	r3, #0
 8001fba:	f04f 0400 	mov.w	r4, #0
 8001fbe:	0194      	lsls	r4, r2, #6
 8001fc0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001fc4:	018b      	lsls	r3, r1, #6
 8001fc6:	1a5b      	subs	r3, r3, r1
 8001fc8:	eb64 0402 	sbc.w	r4, r4, r2
 8001fcc:	f04f 0100 	mov.w	r1, #0
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	00e2      	lsls	r2, r4, #3
 8001fd6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001fda:	00d9      	lsls	r1, r3, #3
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4614      	mov	r4, r2
 8001fe0:	195b      	adds	r3, r3, r5
 8001fe2:	eb44 0406 	adc.w	r4, r4, r6
 8001fe6:	f04f 0100 	mov.w	r1, #0
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	0262      	lsls	r2, r4, #9
 8001ff0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001ff4:	0259      	lsls	r1, r3, #9
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4614      	mov	r4, r2
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	4621      	mov	r1, r4
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f04f 0400 	mov.w	r4, #0
 8002004:	461a      	mov	r2, r3
 8002006:	4623      	mov	r3, r4
 8002008:	f7fe f942 	bl	8000290 <__aeabi_uldivmod>
 800200c:	4603      	mov	r3, r0
 800200e:	460c      	mov	r4, r1
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	e049      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002014:	4b2f      	ldr	r3, [pc, #188]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	099b      	lsrs	r3, r3, #6
 800201a:	f04f 0400 	mov.w	r4, #0
 800201e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	ea03 0501 	and.w	r5, r3, r1
 800202a:	ea04 0602 	and.w	r6, r4, r2
 800202e:	4629      	mov	r1, r5
 8002030:	4632      	mov	r2, r6
 8002032:	f04f 0300 	mov.w	r3, #0
 8002036:	f04f 0400 	mov.w	r4, #0
 800203a:	0154      	lsls	r4, r2, #5
 800203c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002040:	014b      	lsls	r3, r1, #5
 8002042:	4619      	mov	r1, r3
 8002044:	4622      	mov	r2, r4
 8002046:	1b49      	subs	r1, r1, r5
 8002048:	eb62 0206 	sbc.w	r2, r2, r6
 800204c:	f04f 0300 	mov.w	r3, #0
 8002050:	f04f 0400 	mov.w	r4, #0
 8002054:	0194      	lsls	r4, r2, #6
 8002056:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800205a:	018b      	lsls	r3, r1, #6
 800205c:	1a5b      	subs	r3, r3, r1
 800205e:	eb64 0402 	sbc.w	r4, r4, r2
 8002062:	f04f 0100 	mov.w	r1, #0
 8002066:	f04f 0200 	mov.w	r2, #0
 800206a:	00e2      	lsls	r2, r4, #3
 800206c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002070:	00d9      	lsls	r1, r3, #3
 8002072:	460b      	mov	r3, r1
 8002074:	4614      	mov	r4, r2
 8002076:	195b      	adds	r3, r3, r5
 8002078:	eb44 0406 	adc.w	r4, r4, r6
 800207c:	f04f 0100 	mov.w	r1, #0
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	02a2      	lsls	r2, r4, #10
 8002086:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800208a:	0299      	lsls	r1, r3, #10
 800208c:	460b      	mov	r3, r1
 800208e:	4614      	mov	r4, r2
 8002090:	4618      	mov	r0, r3
 8002092:	4621      	mov	r1, r4
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f04f 0400 	mov.w	r4, #0
 800209a:	461a      	mov	r2, r3
 800209c:	4623      	mov	r3, r4
 800209e:	f7fe f8f7 	bl	8000290 <__aeabi_uldivmod>
 80020a2:	4603      	mov	r3, r0
 80020a4:	460c      	mov	r4, r1
 80020a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80020a8:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	0c1b      	lsrs	r3, r3, #16
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	3301      	adds	r3, #1
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c0:	60bb      	str	r3, [r7, #8]
      break;
 80020c2:	e002      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020c4:	4b04      	ldr	r3, [pc, #16]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80020c6:	60bb      	str	r3, [r7, #8]
      break;
 80020c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ca:	68bb      	ldr	r3, [r7, #8]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020d4:	40023800 	.word	0x40023800
 80020d8:	00f42400 	.word	0x00f42400
 80020dc:	007a1200 	.word	0x007a1200

080020e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e4:	4b03      	ldr	r3, [pc, #12]	; (80020f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000000 	.word	0x20000000

080020f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020fc:	f7ff fff0 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8002100:	4601      	mov	r1, r0
 8002102:	4b05      	ldr	r3, [pc, #20]	; (8002118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	0a9b      	lsrs	r3, r3, #10
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	4a03      	ldr	r2, [pc, #12]	; (800211c <HAL_RCC_GetPCLK1Freq+0x24>)
 800210e:	5cd3      	ldrb	r3, [r2, r3]
 8002110:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002114:	4618      	mov	r0, r3
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40023800 	.word	0x40023800
 800211c:	08004594 	.word	0x08004594

08002120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002124:	f7ff ffdc 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8002128:	4601      	mov	r1, r0
 800212a:	4b05      	ldr	r3, [pc, #20]	; (8002140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	0b5b      	lsrs	r3, r3, #13
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	4a03      	ldr	r2, [pc, #12]	; (8002144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002136:	5cd3      	ldrb	r3, [r2, r3]
 8002138:	fa21 f303 	lsr.w	r3, r1, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40023800 	.word	0x40023800
 8002144:	08004594 	.word	0x08004594

08002148 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10b      	bne.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800216c:	2b00      	cmp	r3, #0
 800216e:	d105      	bne.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002178:	2b00      	cmp	r3, #0
 800217a:	d075      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800217c:	4bad      	ldr	r3, [pc, #692]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002182:	f7ff f82b 	bl	80011dc <HAL_GetTick>
 8002186:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002188:	e008      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800218a:	f7ff f827 	bl	80011dc <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e18b      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800219c:	4ba6      	ldr	r3, [pc, #664]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1f0      	bne.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d009      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	019a      	lsls	r2, r3, #6
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	071b      	lsls	r3, r3, #28
 80021c0:	499d      	ldr	r1, [pc, #628]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d01f      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80021d4:	4b98      	ldr	r3, [pc, #608]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021da:	0f1b      	lsrs	r3, r3, #28
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	019a      	lsls	r2, r3, #6
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	061b      	lsls	r3, r3, #24
 80021ee:	431a      	orrs	r2, r3
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	071b      	lsls	r3, r3, #28
 80021f4:	4990      	ldr	r1, [pc, #576]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80021fc:	4b8e      	ldr	r3, [pc, #568]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002202:	f023 021f 	bic.w	r2, r3, #31
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	3b01      	subs	r3, #1
 800220c:	498a      	ldr	r1, [pc, #552]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800220e:	4313      	orrs	r3, r2
 8002210:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	019a      	lsls	r2, r3, #6
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	061b      	lsls	r3, r3, #24
 800222c:	431a      	orrs	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	071b      	lsls	r3, r3, #28
 8002234:	4980      	ldr	r1, [pc, #512]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002236:	4313      	orrs	r3, r2
 8002238:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800223c:	4b7d      	ldr	r3, [pc, #500]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800223e:	2201      	movs	r2, #1
 8002240:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002242:	f7fe ffcb 	bl	80011dc <HAL_GetTick>
 8002246:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002248:	e008      	b.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800224a:	f7fe ffc7 	bl	80011dc <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d901      	bls.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e12b      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800225c:	4b76      	ldr	r3, [pc, #472]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d0f0      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d105      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800227c:	2b00      	cmp	r3, #0
 800227e:	d079      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002280:	4b6e      	ldr	r3, [pc, #440]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002286:	f7fe ffa9 	bl	80011dc <HAL_GetTick>
 800228a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800228c:	e008      	b.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800228e:	f7fe ffa5 	bl	80011dc <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e109      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80022a0:	4b65      	ldr	r3, [pc, #404]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022ac:	d0ef      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d020      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80022ba:	4b5f      	ldr	r3, [pc, #380]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c0:	0f1b      	lsrs	r3, r3, #28
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	019a      	lsls	r2, r3, #6
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	061b      	lsls	r3, r3, #24
 80022d4:	431a      	orrs	r2, r3
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	071b      	lsls	r3, r3, #28
 80022da:	4957      	ldr	r1, [pc, #348]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80022e2:	4b55      	ldr	r3, [pc, #340]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022e8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	021b      	lsls	r3, r3, #8
 80022f4:	4950      	ldr	r1, [pc, #320]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0308 	and.w	r3, r3, #8
 8002304:	2b00      	cmp	r3, #0
 8002306:	d01e      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002308:	4b4b      	ldr	r3, [pc, #300]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800230e:	0e1b      	lsrs	r3, r3, #24
 8002310:	f003 030f 	and.w	r3, r3, #15
 8002314:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	019a      	lsls	r2, r3, #6
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	061b      	lsls	r3, r3, #24
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	071b      	lsls	r3, r3, #28
 8002328:	4943      	ldr	r1, [pc, #268]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800232a:	4313      	orrs	r3, r2
 800232c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002330:	4b41      	ldr	r3, [pc, #260]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002332:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002336:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	493e      	ldr	r1, [pc, #248]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002340:	4313      	orrs	r3, r2
 8002342:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002346:	4b3d      	ldr	r3, [pc, #244]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002348:	2201      	movs	r2, #1
 800234a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800234c:	f7fe ff46 	bl	80011dc <HAL_GetTick>
 8002350:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002354:	f7fe ff42 	bl	80011dc <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e0a6      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002366:	4b34      	ldr	r3, [pc, #208]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800236e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002372:	d1ef      	bne.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0320 	and.w	r3, r3, #32
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 808d 	beq.w	800249c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	4a2b      	ldr	r2, [pc, #172]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800238c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002390:	6413      	str	r3, [r2, #64]	; 0x40
 8002392:	4b29      	ldr	r3, [pc, #164]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800239e:	4b28      	ldr	r3, [pc, #160]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a27      	ldr	r2, [pc, #156]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80023a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80023aa:	f7fe ff17 	bl	80011dc <HAL_GetTick>
 80023ae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80023b0:	e008      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80023b2:	f7fe ff13 	bl	80011dc <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e077      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80023c4:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0f0      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023d0:	4b19      	ldr	r3, [pc, #100]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023d8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d039      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d032      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023ee:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80023f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023f6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023f8:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023fe:	4b11      	ldr	r3, [pc, #68]	; (8002444 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800240a:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800240c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b01      	cmp	r3, #1
 8002414:	d11e      	bne.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002416:	f7fe fee1 	bl	80011dc <HAL_GetTick>
 800241a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241c:	e014      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800241e:	f7fe fedd 	bl	80011dc <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	f241 3288 	movw	r2, #5000	; 0x1388
 800242c:	4293      	cmp	r3, r2
 800242e:	d90b      	bls.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e03f      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8002434:	42470068 	.word	0x42470068
 8002438:	40023800 	.word	0x40023800
 800243c:	42470070 	.word	0x42470070
 8002440:	40007000 	.word	0x40007000
 8002444:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002448:	4b1c      	ldr	r3, [pc, #112]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800244a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0e4      	beq.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800245c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002460:	d10d      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8002462:	4b16      	ldr	r3, [pc, #88]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002476:	4911      	ldr	r1, [pc, #68]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002478:	4313      	orrs	r3, r2
 800247a:	608b      	str	r3, [r1, #8]
 800247c:	e005      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800247e:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002484:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002488:	6093      	str	r3, [r2, #8]
 800248a:	4b0c      	ldr	r3, [pc, #48]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800248c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002492:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002496:	4909      	ldr	r1, [pc, #36]	; (80024bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002498:	4313      	orrs	r3, r2
 800249a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0310 	and.w	r3, r3, #16
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d004      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80024ae:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80024b0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3718      	adds	r7, #24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40023800 	.word	0x40023800
 80024c0:	424711e0 	.word	0x424711e0

080024c4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e083      	b.n	80025de <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	7f5b      	ldrb	r3, [r3, #29]
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d105      	bne.n	80024ec <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7fe fcd8 	bl	8000e9c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2202      	movs	r2, #2
 80024f0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	22ca      	movs	r2, #202	; 0xca
 80024f8:	625a      	str	r2, [r3, #36]	; 0x24
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2253      	movs	r2, #83	; 0x53
 8002500:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 f897 	bl	8002636 <RTC_EnterInitMode>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d008      	beq.n	8002520 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	22ff      	movs	r2, #255	; 0xff
 8002514:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2204      	movs	r2, #4
 800251a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e05e      	b.n	80025de <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6812      	ldr	r2, [r2, #0]
 800252a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800252e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002532:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6899      	ldr	r1, [r3, #8]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	431a      	orrs	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	68d2      	ldr	r2, [r2, #12]
 800255a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6919      	ldr	r1, [r3, #16]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	041a      	lsls	r2, r3, #16
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68da      	ldr	r2, [r3, #12]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800257e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 0320 	and.w	r3, r3, #32
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10e      	bne.n	80025ac <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f829 	bl	80025e6 <HAL_RTC_WaitForSynchro>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d008      	beq.n	80025ac <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	22ff      	movs	r2, #255	; 0xff
 80025a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2204      	movs	r2, #4
 80025a6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e018      	b.n	80025de <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025ba:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699a      	ldr	r2, [r3, #24]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	22ff      	movs	r2, #255	; 0xff
 80025d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2201      	movs	r2, #1
 80025da:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80025dc:	2300      	movs	r3, #0
  }
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b084      	sub	sp, #16
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68da      	ldr	r2, [r3, #12]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002600:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002602:	f7fe fdeb 	bl	80011dc <HAL_GetTick>
 8002606:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002608:	e009      	b.n	800261e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800260a:	f7fe fde7 	bl	80011dc <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002618:	d901      	bls.n	800261e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e007      	b.n	800262e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	f003 0320 	and.w	r3, r3, #32
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0ee      	beq.n	800260a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800264c:	2b00      	cmp	r3, #0
 800264e:	d119      	bne.n	8002684 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800265a:	f7fe fdbf 	bl	80011dc <HAL_GetTick>
 800265e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002660:	e009      	b.n	8002676 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002662:	f7fe fdbb 	bl	80011dc <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002670:	d901      	bls.n	8002676 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e007      	b.n	8002686 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0ee      	beq.n	8002662 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e01d      	b.n	80026dc <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d106      	bne.n	80026ba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f7fe fc07 	bl	8000ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2202      	movs	r2, #2
 80026be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3304      	adds	r3, #4
 80026ca:	4619      	mov	r1, r3
 80026cc:	4610      	mov	r0, r2
 80026ce:	f000 fa15 	bl	8002afc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2b06      	cmp	r3, #6
 800270c:	d007      	beq.n	800271e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b02      	cmp	r3, #2
 8002740:	d122      	bne.n	8002788 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b02      	cmp	r3, #2
 800274e:	d11b      	bne.n	8002788 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f06f 0202 	mvn.w	r2, #2
 8002758:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	f003 0303 	and.w	r3, r3, #3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f9a5 	bl	8002abe <HAL_TIM_IC_CaptureCallback>
 8002774:	e005      	b.n	8002782 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f997 	bl	8002aaa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 f9a8 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	2b04      	cmp	r3, #4
 8002794:	d122      	bne.n	80027dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d11b      	bne.n	80027dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f06f 0204 	mvn.w	r2, #4
 80027ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2202      	movs	r2, #2
 80027b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 f97b 	bl	8002abe <HAL_TIM_IC_CaptureCallback>
 80027c8:	e005      	b.n	80027d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f96d 	bl	8002aaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 f97e 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	d122      	bne.n	8002830 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	f003 0308 	and.w	r3, r3, #8
 80027f4:	2b08      	cmp	r3, #8
 80027f6:	d11b      	bne.n	8002830 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f06f 0208 	mvn.w	r2, #8
 8002800:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2204      	movs	r2, #4
 8002806:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f951 	bl	8002abe <HAL_TIM_IC_CaptureCallback>
 800281c:	e005      	b.n	800282a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f943 	bl	8002aaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 f954 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f003 0310 	and.w	r3, r3, #16
 800283a:	2b10      	cmp	r3, #16
 800283c:	d122      	bne.n	8002884 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0310 	and.w	r3, r3, #16
 8002848:	2b10      	cmp	r3, #16
 800284a:	d11b      	bne.n	8002884 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f06f 0210 	mvn.w	r2, #16
 8002854:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2208      	movs	r2, #8
 800285a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f927 	bl	8002abe <HAL_TIM_IC_CaptureCallback>
 8002870:	e005      	b.n	800287e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f919 	bl	8002aaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 f92a 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b01      	cmp	r3, #1
 8002890:	d10e      	bne.n	80028b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	2b01      	cmp	r3, #1
 800289e:	d107      	bne.n	80028b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f06f 0201 	mvn.w	r2, #1
 80028a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7fd fe70 	bl	8000590 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ba:	2b80      	cmp	r3, #128	; 0x80
 80028bc:	d10e      	bne.n	80028dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c8:	2b80      	cmp	r3, #128	; 0x80
 80028ca:	d107      	bne.n	80028dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 fad0 	bl	8002e7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e6:	2b40      	cmp	r3, #64	; 0x40
 80028e8:	d10e      	bne.n	8002908 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f4:	2b40      	cmp	r3, #64	; 0x40
 80028f6:	d107      	bne.n	8002908 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f8ef 	bl	8002ae6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	f003 0320 	and.w	r3, r3, #32
 8002912:	2b20      	cmp	r3, #32
 8002914:	d10e      	bne.n	8002934 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	2b20      	cmp	r3, #32
 8002922:	d107      	bne.n	8002934 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0220 	mvn.w	r2, #32
 800292c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 fa9a 	bl	8002e68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002934:	bf00      	nop
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800294c:	2b01      	cmp	r3, #1
 800294e:	d101      	bne.n	8002954 <HAL_TIM_ConfigClockSource+0x18>
 8002950:	2302      	movs	r3, #2
 8002952:	e0a6      	b.n	8002aa2 <HAL_TIM_ConfigClockSource+0x166>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2202      	movs	r2, #2
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002972:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800297a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2b40      	cmp	r3, #64	; 0x40
 800298a:	d067      	beq.n	8002a5c <HAL_TIM_ConfigClockSource+0x120>
 800298c:	2b40      	cmp	r3, #64	; 0x40
 800298e:	d80b      	bhi.n	80029a8 <HAL_TIM_ConfigClockSource+0x6c>
 8002990:	2b10      	cmp	r3, #16
 8002992:	d073      	beq.n	8002a7c <HAL_TIM_ConfigClockSource+0x140>
 8002994:	2b10      	cmp	r3, #16
 8002996:	d802      	bhi.n	800299e <HAL_TIM_ConfigClockSource+0x62>
 8002998:	2b00      	cmp	r3, #0
 800299a:	d06f      	beq.n	8002a7c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800299c:	e078      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800299e:	2b20      	cmp	r3, #32
 80029a0:	d06c      	beq.n	8002a7c <HAL_TIM_ConfigClockSource+0x140>
 80029a2:	2b30      	cmp	r3, #48	; 0x30
 80029a4:	d06a      	beq.n	8002a7c <HAL_TIM_ConfigClockSource+0x140>
      break;
 80029a6:	e073      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80029a8:	2b70      	cmp	r3, #112	; 0x70
 80029aa:	d00d      	beq.n	80029c8 <HAL_TIM_ConfigClockSource+0x8c>
 80029ac:	2b70      	cmp	r3, #112	; 0x70
 80029ae:	d804      	bhi.n	80029ba <HAL_TIM_ConfigClockSource+0x7e>
 80029b0:	2b50      	cmp	r3, #80	; 0x50
 80029b2:	d033      	beq.n	8002a1c <HAL_TIM_ConfigClockSource+0xe0>
 80029b4:	2b60      	cmp	r3, #96	; 0x60
 80029b6:	d041      	beq.n	8002a3c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80029b8:	e06a      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80029ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029be:	d066      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0x152>
 80029c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c4:	d017      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80029c6:	e063      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	6899      	ldr	r1, [r3, #8]
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	f000 f9aa 	bl	8002d30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029ea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	609a      	str	r2, [r3, #8]
      break;
 80029f4:	e04c      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6899      	ldr	r1, [r3, #8]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f000 f993 	bl	8002d30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a18:	609a      	str	r2, [r3, #8]
      break;
 8002a1a:	e039      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6818      	ldr	r0, [r3, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	6859      	ldr	r1, [r3, #4]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	f000 f907 	bl	8002c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2150      	movs	r1, #80	; 0x50
 8002a34:	4618      	mov	r0, r3
 8002a36:	f000 f960 	bl	8002cfa <TIM_ITRx_SetConfig>
      break;
 8002a3a:	e029      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6818      	ldr	r0, [r3, #0]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	6859      	ldr	r1, [r3, #4]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	f000 f926 	bl	8002c9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2160      	movs	r1, #96	; 0x60
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f950 	bl	8002cfa <TIM_ITRx_SetConfig>
      break;
 8002a5a:	e019      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6818      	ldr	r0, [r3, #0]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	6859      	ldr	r1, [r3, #4]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	f000 f8e7 	bl	8002c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2140      	movs	r1, #64	; 0x40
 8002a74:	4618      	mov	r0, r3
 8002a76:	f000 f940 	bl	8002cfa <TIM_ITRx_SetConfig>
      break;
 8002a7a:	e009      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4619      	mov	r1, r3
 8002a86:	4610      	mov	r0, r2
 8002a88:	f000 f937 	bl	8002cfa <TIM_ITRx_SetConfig>
      break;
 8002a8c:	e000      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002a8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b083      	sub	sp, #12
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ab2:	bf00      	nop
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr

08002abe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002abe:	b480      	push	{r7}
 8002ac0:	b083      	sub	sp, #12
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
	...

08002afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a40      	ldr	r2, [pc, #256]	; (8002c10 <TIM_Base_SetConfig+0x114>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d013      	beq.n	8002b3c <TIM_Base_SetConfig+0x40>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b1a:	d00f      	beq.n	8002b3c <TIM_Base_SetConfig+0x40>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a3d      	ldr	r2, [pc, #244]	; (8002c14 <TIM_Base_SetConfig+0x118>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d00b      	beq.n	8002b3c <TIM_Base_SetConfig+0x40>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a3c      	ldr	r2, [pc, #240]	; (8002c18 <TIM_Base_SetConfig+0x11c>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d007      	beq.n	8002b3c <TIM_Base_SetConfig+0x40>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a3b      	ldr	r2, [pc, #236]	; (8002c1c <TIM_Base_SetConfig+0x120>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d003      	beq.n	8002b3c <TIM_Base_SetConfig+0x40>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a3a      	ldr	r2, [pc, #232]	; (8002c20 <TIM_Base_SetConfig+0x124>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d108      	bne.n	8002b4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a2f      	ldr	r2, [pc, #188]	; (8002c10 <TIM_Base_SetConfig+0x114>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d02b      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b5c:	d027      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a2c      	ldr	r2, [pc, #176]	; (8002c14 <TIM_Base_SetConfig+0x118>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d023      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a2b      	ldr	r2, [pc, #172]	; (8002c18 <TIM_Base_SetConfig+0x11c>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d01f      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a2a      	ldr	r2, [pc, #168]	; (8002c1c <TIM_Base_SetConfig+0x120>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d01b      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a29      	ldr	r2, [pc, #164]	; (8002c20 <TIM_Base_SetConfig+0x124>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d017      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a28      	ldr	r2, [pc, #160]	; (8002c24 <TIM_Base_SetConfig+0x128>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d013      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a27      	ldr	r2, [pc, #156]	; (8002c28 <TIM_Base_SetConfig+0x12c>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d00f      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a26      	ldr	r2, [pc, #152]	; (8002c2c <TIM_Base_SetConfig+0x130>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00b      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a25      	ldr	r2, [pc, #148]	; (8002c30 <TIM_Base_SetConfig+0x134>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d007      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a24      	ldr	r2, [pc, #144]	; (8002c34 <TIM_Base_SetConfig+0x138>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d003      	beq.n	8002bae <TIM_Base_SetConfig+0xb2>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a23      	ldr	r2, [pc, #140]	; (8002c38 <TIM_Base_SetConfig+0x13c>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d108      	bne.n	8002bc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <TIM_Base_SetConfig+0x114>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d003      	beq.n	8002bf4 <TIM_Base_SetConfig+0xf8>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a0c      	ldr	r2, [pc, #48]	; (8002c20 <TIM_Base_SetConfig+0x124>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d103      	bne.n	8002bfc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	615a      	str	r2, [r3, #20]
}
 8002c02:	bf00      	nop
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	40010000 	.word	0x40010000
 8002c14:	40000400 	.word	0x40000400
 8002c18:	40000800 	.word	0x40000800
 8002c1c:	40000c00 	.word	0x40000c00
 8002c20:	40010400 	.word	0x40010400
 8002c24:	40014000 	.word	0x40014000
 8002c28:	40014400 	.word	0x40014400
 8002c2c:	40014800 	.word	0x40014800
 8002c30:	40001800 	.word	0x40001800
 8002c34:	40001c00 	.word	0x40001c00
 8002c38:	40002000 	.word	0x40002000

08002c3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b087      	sub	sp, #28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	f023 0201 	bic.w	r2, r3, #1
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f023 030a 	bic.w	r3, r3, #10
 8002c78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	621a      	str	r2, [r3, #32]
}
 8002c8e:	bf00      	nop
 8002c90:	371c      	adds	r7, #28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b087      	sub	sp, #28
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	f023 0210 	bic.w	r2, r3, #16
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	031b      	lsls	r3, r3, #12
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002cd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	621a      	str	r2, [r3, #32]
}
 8002cee:	bf00      	nop
 8002cf0:	371c      	adds	r7, #28
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b085      	sub	sp, #20
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	f043 0307 	orr.w	r3, r3, #7
 8002d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	609a      	str	r2, [r3, #8]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
 8002d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	021a      	lsls	r2, r3, #8
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	431a      	orrs	r2, r3
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	697a      	ldr	r2, [r7, #20]
 8002d62:	609a      	str	r2, [r3, #8]
}
 8002d64:	bf00      	nop
 8002d66:	371c      	adds	r7, #28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e05a      	b.n	8002e3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2202      	movs	r2, #2
 8002d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a21      	ldr	r2, [pc, #132]	; (8002e4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d022      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd4:	d01d      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a1d      	ldr	r2, [pc, #116]	; (8002e50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d018      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a1b      	ldr	r2, [pc, #108]	; (8002e54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d013      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a1a      	ldr	r2, [pc, #104]	; (8002e58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d00e      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a18      	ldr	r2, [pc, #96]	; (8002e5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d009      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a17      	ldr	r2, [pc, #92]	; (8002e60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d004      	beq.n	8002e12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a15      	ldr	r2, [pc, #84]	; (8002e64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d10c      	bne.n	8002e2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40010000 	.word	0x40010000
 8002e50:	40000400 	.word	0x40000400
 8002e54:	40000800 	.word	0x40000800
 8002e58:	40000c00 	.word	0x40000c00
 8002e5c:	40010400 	.word	0x40010400
 8002e60:	40014000 	.word	0x40014000
 8002e64:	40001800 	.word	0x40001800

08002e68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d101      	bne.n	8002ea2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e03f      	b.n	8002f22 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d106      	bne.n	8002ebc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7fe f82c 	bl	8000f14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2224      	movs	r2, #36	; 0x24
 8002ec0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ed2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 faf9 	bl	80034cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ee8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	695a      	ldr	r2, [r3, #20]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ef8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68da      	ldr	r2, [r3, #12]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b085      	sub	sp, #20
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	60b9      	str	r1, [r7, #8]
 8002f34:	4613      	mov	r3, r2
 8002f36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	d130      	bne.n	8002fa6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <HAL_UART_Transmit_IT+0x26>
 8002f4a:	88fb      	ldrh	r3, [r7, #6]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e029      	b.n	8002fa8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_Transmit_IT+0x38>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e022      	b.n	8002fa8 <HAL_UART_Transmit_IT+0x7e>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	88fa      	ldrh	r2, [r7, #6]
 8002f74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	88fa      	ldrh	r2, [r7, #6]
 8002f7a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2221      	movs	r2, #33	; 0x21
 8002f86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002fa0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	e000      	b.n	8002fa8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
  }
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b20      	cmp	r3, #32
 8002fcc:	d140      	bne.n	8003050 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <HAL_UART_Receive_IT+0x26>
 8002fd4:	88fb      	ldrh	r3, [r7, #6]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e039      	b.n	8003052 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <HAL_UART_Receive_IT+0x38>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	e032      	b.n	8003052 <HAL_UART_Receive_IT+0x9e>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	68ba      	ldr	r2, [r7, #8]
 8002ff8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	88fa      	ldrh	r2, [r7, #6]
 8002ffe:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	88fa      	ldrh	r2, [r7, #6]
 8003004:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2222      	movs	r2, #34	; 0x22
 8003010:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800302a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	695a      	ldr	r2, [r3, #20]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0201 	orr.w	r2, r2, #1
 800303a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0220 	orr.w	r2, r2, #32
 800304a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	e000      	b.n	8003052 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003050:	2302      	movs	r3, #2
  }
}
 8003052:	4618      	mov	r0, r3
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
	...

08003060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10d      	bne.n	80030b2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	f003 0320 	and.w	r3, r3, #32
 800309c:	2b00      	cmp	r3, #0
 800309e:	d008      	beq.n	80030b2 <HAL_UART_IRQHandler+0x52>
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	f003 0320 	and.w	r3, r3, #32
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f98c 	bl	80033c8 <UART_Receive_IT>
      return;
 80030b0:	e0d1      	b.n	8003256 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 80b0 	beq.w	800321a <HAL_UART_IRQHandler+0x1ba>
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <HAL_UART_IRQHandler+0x70>
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 80a5 	beq.w	800321a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_UART_IRQHandler+0x90>
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d005      	beq.n	80030f0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e8:	f043 0201 	orr.w	r2, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	f003 0304 	and.w	r3, r3, #4
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_UART_IRQHandler+0xb0>
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003108:	f043 0202 	orr.w	r2, r3, #2
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00a      	beq.n	8003130 <HAL_UART_IRQHandler+0xd0>
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003128:	f043 0204 	orr.w	r2, r3, #4
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	f003 0308 	and.w	r3, r3, #8
 8003136:	2b00      	cmp	r3, #0
 8003138:	d00f      	beq.n	800315a <HAL_UART_IRQHandler+0xfa>
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b00      	cmp	r3, #0
 8003142:	d104      	bne.n	800314e <HAL_UART_IRQHandler+0xee>
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d005      	beq.n	800315a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003152:	f043 0208 	orr.w	r2, r3, #8
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315e:	2b00      	cmp	r3, #0
 8003160:	d078      	beq.n	8003254 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	f003 0320 	and.w	r3, r3, #32
 8003168:	2b00      	cmp	r3, #0
 800316a:	d007      	beq.n	800317c <HAL_UART_IRQHandler+0x11c>
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	f003 0320 	and.w	r3, r3, #32
 8003172:	2b00      	cmp	r3, #0
 8003174:	d002      	beq.n	800317c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f926 	bl	80033c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003186:	2b40      	cmp	r3, #64	; 0x40
 8003188:	bf0c      	ite	eq
 800318a:	2301      	moveq	r3, #1
 800318c:	2300      	movne	r3, #0
 800318e:	b2db      	uxtb	r3, r3
 8003190:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	2b00      	cmp	r3, #0
 800319c:	d102      	bne.n	80031a4 <HAL_UART_IRQHandler+0x144>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d031      	beq.n	8003208 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f86f 	bl	8003288 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b4:	2b40      	cmp	r3, #64	; 0x40
 80031b6:	d123      	bne.n	8003200 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695a      	ldr	r2, [r3, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031c6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d013      	beq.n	80031f8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031d4:	4a21      	ldr	r2, [pc, #132]	; (800325c <HAL_UART_IRQHandler+0x1fc>)
 80031d6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe f91a 	bl	8001416 <HAL_DMA_Abort_IT>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d016      	beq.n	8003216 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031f2:	4610      	mov	r0, r2
 80031f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f6:	e00e      	b.n	8003216 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f83b 	bl	8003274 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031fe:	e00a      	b.n	8003216 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f837 	bl	8003274 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003206:	e006      	b.n	8003216 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f833 	bl	8003274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003214:	e01e      	b.n	8003254 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003216:	bf00      	nop
    return;
 8003218:	e01c      	b.n	8003254 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003220:	2b00      	cmp	r3, #0
 8003222:	d008      	beq.n	8003236 <HAL_UART_IRQHandler+0x1d6>
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f85c 	bl	80032ec <UART_Transmit_IT>
    return;
 8003234:	e00f      	b.n	8003256 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <HAL_UART_IRQHandler+0x1f6>
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003246:	2b00      	cmp	r3, #0
 8003248:	d005      	beq.n	8003256 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f8a4 	bl	8003398 <UART_EndTransmit_IT>
    return;
 8003250:	bf00      	nop
 8003252:	e000      	b.n	8003256 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003254:	bf00      	nop
  }
}
 8003256:	3720      	adds	r7, #32
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	080032c5 	.word	0x080032c5

08003260 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68da      	ldr	r2, [r3, #12]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800329e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	695a      	ldr	r2, [r3, #20]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0201 	bic.w	r2, r2, #1
 80032ae:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2220      	movs	r2, #32
 80032b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f7ff ffc8 	bl	8003274 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032e4:	bf00      	nop
 80032e6:	3710      	adds	r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b21      	cmp	r3, #33	; 0x21
 80032fe:	d144      	bne.n	800338a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003308:	d11a      	bne.n	8003340 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800331e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d105      	bne.n	8003334 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	1c9a      	adds	r2, r3, #2
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	621a      	str	r2, [r3, #32]
 8003332:	e00e      	b.n	8003352 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	621a      	str	r2, [r3, #32]
 800333e:	e008      	b.n	8003352 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	1c59      	adds	r1, r3, #1
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	6211      	str	r1, [r2, #32]
 800334a:	781a      	ldrb	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29b      	uxth	r3, r3
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	4619      	mov	r1, r3
 8003360:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10f      	bne.n	8003386 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68da      	ldr	r2, [r3, #12]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003374:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003384:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003386:	2300      	movs	r3, #0
 8003388:	e000      	b.n	800338c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800338a:	2302      	movs	r3, #2
  }
}
 800338c:	4618      	mov	r0, r3
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2220      	movs	r2, #32
 80033b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff ff51 	bl	8003260 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b22      	cmp	r3, #34	; 0x22
 80033da:	d171      	bne.n	80034c0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033e4:	d123      	bne.n	800342e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ea:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10e      	bne.n	8003412 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340a:	1c9a      	adds	r2, r3, #2
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	629a      	str	r2, [r3, #40]	; 0x28
 8003410:	e029      	b.n	8003466 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	b29b      	uxth	r3, r3
 800341a:	b2db      	uxtb	r3, r3
 800341c:	b29a      	uxth	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	629a      	str	r2, [r3, #40]	; 0x28
 800342c:	e01b      	b.n	8003466 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10a      	bne.n	800344c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6858      	ldr	r0, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003440:	1c59      	adds	r1, r3, #1
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6291      	str	r1, [r2, #40]	; 0x28
 8003446:	b2c2      	uxtb	r2, r0
 8003448:	701a      	strb	r2, [r3, #0]
 800344a:	e00c      	b.n	8003466 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	b2da      	uxtb	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003458:	1c58      	adds	r0, r3, #1
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	6288      	str	r0, [r1, #40]	; 0x28
 800345e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29b      	uxth	r3, r3
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	4619      	mov	r1, r3
 8003474:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003476:	2b00      	cmp	r3, #0
 8003478:	d120      	bne.n	80034bc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0220 	bic.w	r2, r2, #32
 8003488:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68da      	ldr	r2, [r3, #12]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003498:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695a      	ldr	r2, [r3, #20]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 0201 	bic.w	r2, r2, #1
 80034a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7fd f9d0 	bl	8000858 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	e002      	b.n	80034c2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	e000      	b.n	80034c2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80034c0:	2302      	movs	r3, #2
  }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034d0:	b085      	sub	sp, #20
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68da      	ldr	r2, [r3, #12]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	4313      	orrs	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800350e:	f023 030c 	bic.w	r3, r3, #12
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6812      	ldr	r2, [r2, #0]
 8003516:	68f9      	ldr	r1, [r7, #12]
 8003518:	430b      	orrs	r3, r1
 800351a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699a      	ldr	r2, [r3, #24]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800353a:	f040 818b 	bne.w	8003854 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4ac1      	ldr	r2, [pc, #772]	; (8003848 <UART_SetConfig+0x37c>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d005      	beq.n	8003554 <UART_SetConfig+0x88>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4abf      	ldr	r2, [pc, #764]	; (800384c <UART_SetConfig+0x380>)
 800354e:	4293      	cmp	r3, r2
 8003550:	f040 80bd 	bne.w	80036ce <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003554:	f7fe fde4 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 8003558:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	461d      	mov	r5, r3
 800355e:	f04f 0600 	mov.w	r6, #0
 8003562:	46a8      	mov	r8, r5
 8003564:	46b1      	mov	r9, r6
 8003566:	eb18 0308 	adds.w	r3, r8, r8
 800356a:	eb49 0409 	adc.w	r4, r9, r9
 800356e:	4698      	mov	r8, r3
 8003570:	46a1      	mov	r9, r4
 8003572:	eb18 0805 	adds.w	r8, r8, r5
 8003576:	eb49 0906 	adc.w	r9, r9, r6
 800357a:	f04f 0100 	mov.w	r1, #0
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003586:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800358a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800358e:	4688      	mov	r8, r1
 8003590:	4691      	mov	r9, r2
 8003592:	eb18 0005 	adds.w	r0, r8, r5
 8003596:	eb49 0106 	adc.w	r1, r9, r6
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	461d      	mov	r5, r3
 80035a0:	f04f 0600 	mov.w	r6, #0
 80035a4:	196b      	adds	r3, r5, r5
 80035a6:	eb46 0406 	adc.w	r4, r6, r6
 80035aa:	461a      	mov	r2, r3
 80035ac:	4623      	mov	r3, r4
 80035ae:	f7fc fe6f 	bl	8000290 <__aeabi_uldivmod>
 80035b2:	4603      	mov	r3, r0
 80035b4:	460c      	mov	r4, r1
 80035b6:	461a      	mov	r2, r3
 80035b8:	4ba5      	ldr	r3, [pc, #660]	; (8003850 <UART_SetConfig+0x384>)
 80035ba:	fba3 2302 	umull	r2, r3, r3, r2
 80035be:	095b      	lsrs	r3, r3, #5
 80035c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	461d      	mov	r5, r3
 80035c8:	f04f 0600 	mov.w	r6, #0
 80035cc:	46a9      	mov	r9, r5
 80035ce:	46b2      	mov	sl, r6
 80035d0:	eb19 0309 	adds.w	r3, r9, r9
 80035d4:	eb4a 040a 	adc.w	r4, sl, sl
 80035d8:	4699      	mov	r9, r3
 80035da:	46a2      	mov	sl, r4
 80035dc:	eb19 0905 	adds.w	r9, r9, r5
 80035e0:	eb4a 0a06 	adc.w	sl, sl, r6
 80035e4:	f04f 0100 	mov.w	r1, #0
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80035f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80035f8:	4689      	mov	r9, r1
 80035fa:	4692      	mov	sl, r2
 80035fc:	eb19 0005 	adds.w	r0, r9, r5
 8003600:	eb4a 0106 	adc.w	r1, sl, r6
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	461d      	mov	r5, r3
 800360a:	f04f 0600 	mov.w	r6, #0
 800360e:	196b      	adds	r3, r5, r5
 8003610:	eb46 0406 	adc.w	r4, r6, r6
 8003614:	461a      	mov	r2, r3
 8003616:	4623      	mov	r3, r4
 8003618:	f7fc fe3a 	bl	8000290 <__aeabi_uldivmod>
 800361c:	4603      	mov	r3, r0
 800361e:	460c      	mov	r4, r1
 8003620:	461a      	mov	r2, r3
 8003622:	4b8b      	ldr	r3, [pc, #556]	; (8003850 <UART_SetConfig+0x384>)
 8003624:	fba3 1302 	umull	r1, r3, r3, r2
 8003628:	095b      	lsrs	r3, r3, #5
 800362a:	2164      	movs	r1, #100	; 0x64
 800362c:	fb01 f303 	mul.w	r3, r1, r3
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	3332      	adds	r3, #50	; 0x32
 8003636:	4a86      	ldr	r2, [pc, #536]	; (8003850 <UART_SetConfig+0x384>)
 8003638:	fba2 2303 	umull	r2, r3, r2, r3
 800363c:	095b      	lsrs	r3, r3, #5
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003644:	4498      	add	r8, r3
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	461d      	mov	r5, r3
 800364a:	f04f 0600 	mov.w	r6, #0
 800364e:	46a9      	mov	r9, r5
 8003650:	46b2      	mov	sl, r6
 8003652:	eb19 0309 	adds.w	r3, r9, r9
 8003656:	eb4a 040a 	adc.w	r4, sl, sl
 800365a:	4699      	mov	r9, r3
 800365c:	46a2      	mov	sl, r4
 800365e:	eb19 0905 	adds.w	r9, r9, r5
 8003662:	eb4a 0a06 	adc.w	sl, sl, r6
 8003666:	f04f 0100 	mov.w	r1, #0
 800366a:	f04f 0200 	mov.w	r2, #0
 800366e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003672:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003676:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800367a:	4689      	mov	r9, r1
 800367c:	4692      	mov	sl, r2
 800367e:	eb19 0005 	adds.w	r0, r9, r5
 8003682:	eb4a 0106 	adc.w	r1, sl, r6
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	461d      	mov	r5, r3
 800368c:	f04f 0600 	mov.w	r6, #0
 8003690:	196b      	adds	r3, r5, r5
 8003692:	eb46 0406 	adc.w	r4, r6, r6
 8003696:	461a      	mov	r2, r3
 8003698:	4623      	mov	r3, r4
 800369a:	f7fc fdf9 	bl	8000290 <__aeabi_uldivmod>
 800369e:	4603      	mov	r3, r0
 80036a0:	460c      	mov	r4, r1
 80036a2:	461a      	mov	r2, r3
 80036a4:	4b6a      	ldr	r3, [pc, #424]	; (8003850 <UART_SetConfig+0x384>)
 80036a6:	fba3 1302 	umull	r1, r3, r3, r2
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	2164      	movs	r1, #100	; 0x64
 80036ae:	fb01 f303 	mul.w	r3, r1, r3
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	3332      	adds	r3, #50	; 0x32
 80036b8:	4a65      	ldr	r2, [pc, #404]	; (8003850 <UART_SetConfig+0x384>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	f003 0207 	and.w	r2, r3, #7
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4442      	add	r2, r8
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	e26f      	b.n	8003bae <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036ce:	f7fe fd13 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 80036d2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	461d      	mov	r5, r3
 80036d8:	f04f 0600 	mov.w	r6, #0
 80036dc:	46a8      	mov	r8, r5
 80036de:	46b1      	mov	r9, r6
 80036e0:	eb18 0308 	adds.w	r3, r8, r8
 80036e4:	eb49 0409 	adc.w	r4, r9, r9
 80036e8:	4698      	mov	r8, r3
 80036ea:	46a1      	mov	r9, r4
 80036ec:	eb18 0805 	adds.w	r8, r8, r5
 80036f0:	eb49 0906 	adc.w	r9, r9, r6
 80036f4:	f04f 0100 	mov.w	r1, #0
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003700:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003704:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003708:	4688      	mov	r8, r1
 800370a:	4691      	mov	r9, r2
 800370c:	eb18 0005 	adds.w	r0, r8, r5
 8003710:	eb49 0106 	adc.w	r1, r9, r6
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	461d      	mov	r5, r3
 800371a:	f04f 0600 	mov.w	r6, #0
 800371e:	196b      	adds	r3, r5, r5
 8003720:	eb46 0406 	adc.w	r4, r6, r6
 8003724:	461a      	mov	r2, r3
 8003726:	4623      	mov	r3, r4
 8003728:	f7fc fdb2 	bl	8000290 <__aeabi_uldivmod>
 800372c:	4603      	mov	r3, r0
 800372e:	460c      	mov	r4, r1
 8003730:	461a      	mov	r2, r3
 8003732:	4b47      	ldr	r3, [pc, #284]	; (8003850 <UART_SetConfig+0x384>)
 8003734:	fba3 2302 	umull	r2, r3, r3, r2
 8003738:	095b      	lsrs	r3, r3, #5
 800373a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	461d      	mov	r5, r3
 8003742:	f04f 0600 	mov.w	r6, #0
 8003746:	46a9      	mov	r9, r5
 8003748:	46b2      	mov	sl, r6
 800374a:	eb19 0309 	adds.w	r3, r9, r9
 800374e:	eb4a 040a 	adc.w	r4, sl, sl
 8003752:	4699      	mov	r9, r3
 8003754:	46a2      	mov	sl, r4
 8003756:	eb19 0905 	adds.w	r9, r9, r5
 800375a:	eb4a 0a06 	adc.w	sl, sl, r6
 800375e:	f04f 0100 	mov.w	r1, #0
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800376a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800376e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003772:	4689      	mov	r9, r1
 8003774:	4692      	mov	sl, r2
 8003776:	eb19 0005 	adds.w	r0, r9, r5
 800377a:	eb4a 0106 	adc.w	r1, sl, r6
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	461d      	mov	r5, r3
 8003784:	f04f 0600 	mov.w	r6, #0
 8003788:	196b      	adds	r3, r5, r5
 800378a:	eb46 0406 	adc.w	r4, r6, r6
 800378e:	461a      	mov	r2, r3
 8003790:	4623      	mov	r3, r4
 8003792:	f7fc fd7d 	bl	8000290 <__aeabi_uldivmod>
 8003796:	4603      	mov	r3, r0
 8003798:	460c      	mov	r4, r1
 800379a:	461a      	mov	r2, r3
 800379c:	4b2c      	ldr	r3, [pc, #176]	; (8003850 <UART_SetConfig+0x384>)
 800379e:	fba3 1302 	umull	r1, r3, r3, r2
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	2164      	movs	r1, #100	; 0x64
 80037a6:	fb01 f303 	mul.w	r3, r1, r3
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	3332      	adds	r3, #50	; 0x32
 80037b0:	4a27      	ldr	r2, [pc, #156]	; (8003850 <UART_SetConfig+0x384>)
 80037b2:	fba2 2303 	umull	r2, r3, r2, r3
 80037b6:	095b      	lsrs	r3, r3, #5
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80037be:	4498      	add	r8, r3
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	461d      	mov	r5, r3
 80037c4:	f04f 0600 	mov.w	r6, #0
 80037c8:	46a9      	mov	r9, r5
 80037ca:	46b2      	mov	sl, r6
 80037cc:	eb19 0309 	adds.w	r3, r9, r9
 80037d0:	eb4a 040a 	adc.w	r4, sl, sl
 80037d4:	4699      	mov	r9, r3
 80037d6:	46a2      	mov	sl, r4
 80037d8:	eb19 0905 	adds.w	r9, r9, r5
 80037dc:	eb4a 0a06 	adc.w	sl, sl, r6
 80037e0:	f04f 0100 	mov.w	r1, #0
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80037f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80037f4:	4689      	mov	r9, r1
 80037f6:	4692      	mov	sl, r2
 80037f8:	eb19 0005 	adds.w	r0, r9, r5
 80037fc:	eb4a 0106 	adc.w	r1, sl, r6
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	461d      	mov	r5, r3
 8003806:	f04f 0600 	mov.w	r6, #0
 800380a:	196b      	adds	r3, r5, r5
 800380c:	eb46 0406 	adc.w	r4, r6, r6
 8003810:	461a      	mov	r2, r3
 8003812:	4623      	mov	r3, r4
 8003814:	f7fc fd3c 	bl	8000290 <__aeabi_uldivmod>
 8003818:	4603      	mov	r3, r0
 800381a:	460c      	mov	r4, r1
 800381c:	461a      	mov	r2, r3
 800381e:	4b0c      	ldr	r3, [pc, #48]	; (8003850 <UART_SetConfig+0x384>)
 8003820:	fba3 1302 	umull	r1, r3, r3, r2
 8003824:	095b      	lsrs	r3, r3, #5
 8003826:	2164      	movs	r1, #100	; 0x64
 8003828:	fb01 f303 	mul.w	r3, r1, r3
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	3332      	adds	r3, #50	; 0x32
 8003832:	4a07      	ldr	r2, [pc, #28]	; (8003850 <UART_SetConfig+0x384>)
 8003834:	fba2 2303 	umull	r2, r3, r2, r3
 8003838:	095b      	lsrs	r3, r3, #5
 800383a:	f003 0207 	and.w	r2, r3, #7
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4442      	add	r2, r8
 8003844:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003846:	e1b2      	b.n	8003bae <UART_SetConfig+0x6e2>
 8003848:	40011000 	.word	0x40011000
 800384c:	40011400 	.word	0x40011400
 8003850:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4ad7      	ldr	r2, [pc, #860]	; (8003bb8 <UART_SetConfig+0x6ec>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d005      	beq.n	800386a <UART_SetConfig+0x39e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4ad6      	ldr	r2, [pc, #856]	; (8003bbc <UART_SetConfig+0x6f0>)
 8003864:	4293      	cmp	r3, r2
 8003866:	f040 80d1 	bne.w	8003a0c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800386a:	f7fe fc59 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 800386e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	469a      	mov	sl, r3
 8003874:	f04f 0b00 	mov.w	fp, #0
 8003878:	46d0      	mov	r8, sl
 800387a:	46d9      	mov	r9, fp
 800387c:	eb18 0308 	adds.w	r3, r8, r8
 8003880:	eb49 0409 	adc.w	r4, r9, r9
 8003884:	4698      	mov	r8, r3
 8003886:	46a1      	mov	r9, r4
 8003888:	eb18 080a 	adds.w	r8, r8, sl
 800388c:	eb49 090b 	adc.w	r9, r9, fp
 8003890:	f04f 0100 	mov.w	r1, #0
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800389c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80038a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80038a4:	4688      	mov	r8, r1
 80038a6:	4691      	mov	r9, r2
 80038a8:	eb1a 0508 	adds.w	r5, sl, r8
 80038ac:	eb4b 0609 	adc.w	r6, fp, r9
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	4619      	mov	r1, r3
 80038b6:	f04f 0200 	mov.w	r2, #0
 80038ba:	f04f 0300 	mov.w	r3, #0
 80038be:	f04f 0400 	mov.w	r4, #0
 80038c2:	0094      	lsls	r4, r2, #2
 80038c4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80038c8:	008b      	lsls	r3, r1, #2
 80038ca:	461a      	mov	r2, r3
 80038cc:	4623      	mov	r3, r4
 80038ce:	4628      	mov	r0, r5
 80038d0:	4631      	mov	r1, r6
 80038d2:	f7fc fcdd 	bl	8000290 <__aeabi_uldivmod>
 80038d6:	4603      	mov	r3, r0
 80038d8:	460c      	mov	r4, r1
 80038da:	461a      	mov	r2, r3
 80038dc:	4bb8      	ldr	r3, [pc, #736]	; (8003bc0 <UART_SetConfig+0x6f4>)
 80038de:	fba3 2302 	umull	r2, r3, r3, r2
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	469b      	mov	fp, r3
 80038ec:	f04f 0c00 	mov.w	ip, #0
 80038f0:	46d9      	mov	r9, fp
 80038f2:	46e2      	mov	sl, ip
 80038f4:	eb19 0309 	adds.w	r3, r9, r9
 80038f8:	eb4a 040a 	adc.w	r4, sl, sl
 80038fc:	4699      	mov	r9, r3
 80038fe:	46a2      	mov	sl, r4
 8003900:	eb19 090b 	adds.w	r9, r9, fp
 8003904:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003908:	f04f 0100 	mov.w	r1, #0
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003914:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003918:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800391c:	4689      	mov	r9, r1
 800391e:	4692      	mov	sl, r2
 8003920:	eb1b 0509 	adds.w	r5, fp, r9
 8003924:	eb4c 060a 	adc.w	r6, ip, sl
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	4619      	mov	r1, r3
 800392e:	f04f 0200 	mov.w	r2, #0
 8003932:	f04f 0300 	mov.w	r3, #0
 8003936:	f04f 0400 	mov.w	r4, #0
 800393a:	0094      	lsls	r4, r2, #2
 800393c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003940:	008b      	lsls	r3, r1, #2
 8003942:	461a      	mov	r2, r3
 8003944:	4623      	mov	r3, r4
 8003946:	4628      	mov	r0, r5
 8003948:	4631      	mov	r1, r6
 800394a:	f7fc fca1 	bl	8000290 <__aeabi_uldivmod>
 800394e:	4603      	mov	r3, r0
 8003950:	460c      	mov	r4, r1
 8003952:	461a      	mov	r2, r3
 8003954:	4b9a      	ldr	r3, [pc, #616]	; (8003bc0 <UART_SetConfig+0x6f4>)
 8003956:	fba3 1302 	umull	r1, r3, r3, r2
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	2164      	movs	r1, #100	; 0x64
 800395e:	fb01 f303 	mul.w	r3, r1, r3
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	011b      	lsls	r3, r3, #4
 8003966:	3332      	adds	r3, #50	; 0x32
 8003968:	4a95      	ldr	r2, [pc, #596]	; (8003bc0 <UART_SetConfig+0x6f4>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003974:	4498      	add	r8, r3
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	469b      	mov	fp, r3
 800397a:	f04f 0c00 	mov.w	ip, #0
 800397e:	46d9      	mov	r9, fp
 8003980:	46e2      	mov	sl, ip
 8003982:	eb19 0309 	adds.w	r3, r9, r9
 8003986:	eb4a 040a 	adc.w	r4, sl, sl
 800398a:	4699      	mov	r9, r3
 800398c:	46a2      	mov	sl, r4
 800398e:	eb19 090b 	adds.w	r9, r9, fp
 8003992:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003996:	f04f 0100 	mov.w	r1, #0
 800399a:	f04f 0200 	mov.w	r2, #0
 800399e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80039a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80039aa:	4689      	mov	r9, r1
 80039ac:	4692      	mov	sl, r2
 80039ae:	eb1b 0509 	adds.w	r5, fp, r9
 80039b2:	eb4c 060a 	adc.w	r6, ip, sl
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4619      	mov	r1, r3
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	f04f 0400 	mov.w	r4, #0
 80039c8:	0094      	lsls	r4, r2, #2
 80039ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80039ce:	008b      	lsls	r3, r1, #2
 80039d0:	461a      	mov	r2, r3
 80039d2:	4623      	mov	r3, r4
 80039d4:	4628      	mov	r0, r5
 80039d6:	4631      	mov	r1, r6
 80039d8:	f7fc fc5a 	bl	8000290 <__aeabi_uldivmod>
 80039dc:	4603      	mov	r3, r0
 80039de:	460c      	mov	r4, r1
 80039e0:	461a      	mov	r2, r3
 80039e2:	4b77      	ldr	r3, [pc, #476]	; (8003bc0 <UART_SetConfig+0x6f4>)
 80039e4:	fba3 1302 	umull	r1, r3, r3, r2
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	2164      	movs	r1, #100	; 0x64
 80039ec:	fb01 f303 	mul.w	r3, r1, r3
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	3332      	adds	r3, #50	; 0x32
 80039f6:	4a72      	ldr	r2, [pc, #456]	; (8003bc0 <UART_SetConfig+0x6f4>)
 80039f8:	fba2 2303 	umull	r2, r3, r2, r3
 80039fc:	095b      	lsrs	r3, r3, #5
 80039fe:	f003 020f 	and.w	r2, r3, #15
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4442      	add	r2, r8
 8003a08:	609a      	str	r2, [r3, #8]
 8003a0a:	e0d0      	b.n	8003bae <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a0c:	f7fe fb74 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 8003a10:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	469a      	mov	sl, r3
 8003a16:	f04f 0b00 	mov.w	fp, #0
 8003a1a:	46d0      	mov	r8, sl
 8003a1c:	46d9      	mov	r9, fp
 8003a1e:	eb18 0308 	adds.w	r3, r8, r8
 8003a22:	eb49 0409 	adc.w	r4, r9, r9
 8003a26:	4698      	mov	r8, r3
 8003a28:	46a1      	mov	r9, r4
 8003a2a:	eb18 080a 	adds.w	r8, r8, sl
 8003a2e:	eb49 090b 	adc.w	r9, r9, fp
 8003a32:	f04f 0100 	mov.w	r1, #0
 8003a36:	f04f 0200 	mov.w	r2, #0
 8003a3a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003a3e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003a42:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003a46:	4688      	mov	r8, r1
 8003a48:	4691      	mov	r9, r2
 8003a4a:	eb1a 0508 	adds.w	r5, sl, r8
 8003a4e:	eb4b 0609 	adc.w	r6, fp, r9
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4619      	mov	r1, r3
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	f04f 0300 	mov.w	r3, #0
 8003a60:	f04f 0400 	mov.w	r4, #0
 8003a64:	0094      	lsls	r4, r2, #2
 8003a66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003a6a:	008b      	lsls	r3, r1, #2
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	4623      	mov	r3, r4
 8003a70:	4628      	mov	r0, r5
 8003a72:	4631      	mov	r1, r6
 8003a74:	f7fc fc0c 	bl	8000290 <__aeabi_uldivmod>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	460c      	mov	r4, r1
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4b50      	ldr	r3, [pc, #320]	; (8003bc0 <UART_SetConfig+0x6f4>)
 8003a80:	fba3 2302 	umull	r2, r3, r3, r2
 8003a84:	095b      	lsrs	r3, r3, #5
 8003a86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	469b      	mov	fp, r3
 8003a8e:	f04f 0c00 	mov.w	ip, #0
 8003a92:	46d9      	mov	r9, fp
 8003a94:	46e2      	mov	sl, ip
 8003a96:	eb19 0309 	adds.w	r3, r9, r9
 8003a9a:	eb4a 040a 	adc.w	r4, sl, sl
 8003a9e:	4699      	mov	r9, r3
 8003aa0:	46a2      	mov	sl, r4
 8003aa2:	eb19 090b 	adds.w	r9, r9, fp
 8003aa6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003aaa:	f04f 0100 	mov.w	r1, #0
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ab6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003aba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003abe:	4689      	mov	r9, r1
 8003ac0:	4692      	mov	sl, r2
 8003ac2:	eb1b 0509 	adds.w	r5, fp, r9
 8003ac6:	eb4c 060a 	adc.w	r6, ip, sl
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	4619      	mov	r1, r3
 8003ad0:	f04f 0200 	mov.w	r2, #0
 8003ad4:	f04f 0300 	mov.w	r3, #0
 8003ad8:	f04f 0400 	mov.w	r4, #0
 8003adc:	0094      	lsls	r4, r2, #2
 8003ade:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003ae2:	008b      	lsls	r3, r1, #2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4623      	mov	r3, r4
 8003ae8:	4628      	mov	r0, r5
 8003aea:	4631      	mov	r1, r6
 8003aec:	f7fc fbd0 	bl	8000290 <__aeabi_uldivmod>
 8003af0:	4603      	mov	r3, r0
 8003af2:	460c      	mov	r4, r1
 8003af4:	461a      	mov	r2, r3
 8003af6:	4b32      	ldr	r3, [pc, #200]	; (8003bc0 <UART_SetConfig+0x6f4>)
 8003af8:	fba3 1302 	umull	r1, r3, r3, r2
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	2164      	movs	r1, #100	; 0x64
 8003b00:	fb01 f303 	mul.w	r3, r1, r3
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	011b      	lsls	r3, r3, #4
 8003b08:	3332      	adds	r3, #50	; 0x32
 8003b0a:	4a2d      	ldr	r2, [pc, #180]	; (8003bc0 <UART_SetConfig+0x6f4>)
 8003b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b16:	4498      	add	r8, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	469b      	mov	fp, r3
 8003b1c:	f04f 0c00 	mov.w	ip, #0
 8003b20:	46d9      	mov	r9, fp
 8003b22:	46e2      	mov	sl, ip
 8003b24:	eb19 0309 	adds.w	r3, r9, r9
 8003b28:	eb4a 040a 	adc.w	r4, sl, sl
 8003b2c:	4699      	mov	r9, r3
 8003b2e:	46a2      	mov	sl, r4
 8003b30:	eb19 090b 	adds.w	r9, r9, fp
 8003b34:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003b38:	f04f 0100 	mov.w	r1, #0
 8003b3c:	f04f 0200 	mov.w	r2, #0
 8003b40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b44:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003b48:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003b4c:	4689      	mov	r9, r1
 8003b4e:	4692      	mov	sl, r2
 8003b50:	eb1b 0509 	adds.w	r5, fp, r9
 8003b54:	eb4c 060a 	adc.w	r6, ip, sl
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	f04f 0400 	mov.w	r4, #0
 8003b6a:	0094      	lsls	r4, r2, #2
 8003b6c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003b70:	008b      	lsls	r3, r1, #2
 8003b72:	461a      	mov	r2, r3
 8003b74:	4623      	mov	r3, r4
 8003b76:	4628      	mov	r0, r5
 8003b78:	4631      	mov	r1, r6
 8003b7a:	f7fc fb89 	bl	8000290 <__aeabi_uldivmod>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	460c      	mov	r4, r1
 8003b82:	461a      	mov	r2, r3
 8003b84:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <UART_SetConfig+0x6f4>)
 8003b86:	fba3 1302 	umull	r1, r3, r3, r2
 8003b8a:	095b      	lsrs	r3, r3, #5
 8003b8c:	2164      	movs	r1, #100	; 0x64
 8003b8e:	fb01 f303 	mul.w	r3, r1, r3
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	011b      	lsls	r3, r3, #4
 8003b96:	3332      	adds	r3, #50	; 0x32
 8003b98:	4a09      	ldr	r2, [pc, #36]	; (8003bc0 <UART_SetConfig+0x6f4>)
 8003b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	f003 020f 	and.w	r2, r3, #15
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4442      	add	r2, r8
 8003baa:	609a      	str	r2, [r3, #8]
}
 8003bac:	e7ff      	b.n	8003bae <UART_SetConfig+0x6e2>
 8003bae:	bf00      	nop
 8003bb0:	3714      	adds	r7, #20
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bb8:	40011000 	.word	0x40011000
 8003bbc:	40011400 	.word	0x40011400
 8003bc0:	51eb851f 	.word	0x51eb851f

08003bc4 <__errno>:
 8003bc4:	4b01      	ldr	r3, [pc, #4]	; (8003bcc <__errno+0x8>)
 8003bc6:	6818      	ldr	r0, [r3, #0]
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	2000000c 	.word	0x2000000c

08003bd0 <__libc_init_array>:
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	4e0d      	ldr	r6, [pc, #52]	; (8003c08 <__libc_init_array+0x38>)
 8003bd4:	4c0d      	ldr	r4, [pc, #52]	; (8003c0c <__libc_init_array+0x3c>)
 8003bd6:	1ba4      	subs	r4, r4, r6
 8003bd8:	10a4      	asrs	r4, r4, #2
 8003bda:	2500      	movs	r5, #0
 8003bdc:	42a5      	cmp	r5, r4
 8003bde:	d109      	bne.n	8003bf4 <__libc_init_array+0x24>
 8003be0:	4e0b      	ldr	r6, [pc, #44]	; (8003c10 <__libc_init_array+0x40>)
 8003be2:	4c0c      	ldr	r4, [pc, #48]	; (8003c14 <__libc_init_array+0x44>)
 8003be4:	f000 fc26 	bl	8004434 <_init>
 8003be8:	1ba4      	subs	r4, r4, r6
 8003bea:	10a4      	asrs	r4, r4, #2
 8003bec:	2500      	movs	r5, #0
 8003bee:	42a5      	cmp	r5, r4
 8003bf0:	d105      	bne.n	8003bfe <__libc_init_array+0x2e>
 8003bf2:	bd70      	pop	{r4, r5, r6, pc}
 8003bf4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003bf8:	4798      	blx	r3
 8003bfa:	3501      	adds	r5, #1
 8003bfc:	e7ee      	b.n	8003bdc <__libc_init_array+0xc>
 8003bfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c02:	4798      	blx	r3
 8003c04:	3501      	adds	r5, #1
 8003c06:	e7f2      	b.n	8003bee <__libc_init_array+0x1e>
 8003c08:	080045d8 	.word	0x080045d8
 8003c0c:	080045d8 	.word	0x080045d8
 8003c10:	080045d8 	.word	0x080045d8
 8003c14:	080045dc 	.word	0x080045dc

08003c18 <memset>:
 8003c18:	4402      	add	r2, r0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d100      	bne.n	8003c22 <memset+0xa>
 8003c20:	4770      	bx	lr
 8003c22:	f803 1b01 	strb.w	r1, [r3], #1
 8003c26:	e7f9      	b.n	8003c1c <memset+0x4>

08003c28 <siprintf>:
 8003c28:	b40e      	push	{r1, r2, r3}
 8003c2a:	b500      	push	{lr}
 8003c2c:	b09c      	sub	sp, #112	; 0x70
 8003c2e:	ab1d      	add	r3, sp, #116	; 0x74
 8003c30:	9002      	str	r0, [sp, #8]
 8003c32:	9006      	str	r0, [sp, #24]
 8003c34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c38:	4809      	ldr	r0, [pc, #36]	; (8003c60 <siprintf+0x38>)
 8003c3a:	9107      	str	r1, [sp, #28]
 8003c3c:	9104      	str	r1, [sp, #16]
 8003c3e:	4909      	ldr	r1, [pc, #36]	; (8003c64 <siprintf+0x3c>)
 8003c40:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c44:	9105      	str	r1, [sp, #20]
 8003c46:	6800      	ldr	r0, [r0, #0]
 8003c48:	9301      	str	r3, [sp, #4]
 8003c4a:	a902      	add	r1, sp, #8
 8003c4c:	f000 f866 	bl	8003d1c <_svfiprintf_r>
 8003c50:	9b02      	ldr	r3, [sp, #8]
 8003c52:	2200      	movs	r2, #0
 8003c54:	701a      	strb	r2, [r3, #0]
 8003c56:	b01c      	add	sp, #112	; 0x70
 8003c58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c5c:	b003      	add	sp, #12
 8003c5e:	4770      	bx	lr
 8003c60:	2000000c 	.word	0x2000000c
 8003c64:	ffff0208 	.word	0xffff0208

08003c68 <__ssputs_r>:
 8003c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c6c:	688e      	ldr	r6, [r1, #8]
 8003c6e:	429e      	cmp	r6, r3
 8003c70:	4682      	mov	sl, r0
 8003c72:	460c      	mov	r4, r1
 8003c74:	4690      	mov	r8, r2
 8003c76:	4699      	mov	r9, r3
 8003c78:	d837      	bhi.n	8003cea <__ssputs_r+0x82>
 8003c7a:	898a      	ldrh	r2, [r1, #12]
 8003c7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003c80:	d031      	beq.n	8003ce6 <__ssputs_r+0x7e>
 8003c82:	6825      	ldr	r5, [r4, #0]
 8003c84:	6909      	ldr	r1, [r1, #16]
 8003c86:	1a6f      	subs	r7, r5, r1
 8003c88:	6965      	ldr	r5, [r4, #20]
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c90:	fb95 f5f3 	sdiv	r5, r5, r3
 8003c94:	f109 0301 	add.w	r3, r9, #1
 8003c98:	443b      	add	r3, r7
 8003c9a:	429d      	cmp	r5, r3
 8003c9c:	bf38      	it	cc
 8003c9e:	461d      	movcc	r5, r3
 8003ca0:	0553      	lsls	r3, r2, #21
 8003ca2:	d530      	bpl.n	8003d06 <__ssputs_r+0x9e>
 8003ca4:	4629      	mov	r1, r5
 8003ca6:	f000 fb2b 	bl	8004300 <_malloc_r>
 8003caa:	4606      	mov	r6, r0
 8003cac:	b950      	cbnz	r0, 8003cc4 <__ssputs_r+0x5c>
 8003cae:	230c      	movs	r3, #12
 8003cb0:	f8ca 3000 	str.w	r3, [sl]
 8003cb4:	89a3      	ldrh	r3, [r4, #12]
 8003cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cba:	81a3      	strh	r3, [r4, #12]
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cc4:	463a      	mov	r2, r7
 8003cc6:	6921      	ldr	r1, [r4, #16]
 8003cc8:	f000 faa8 	bl	800421c <memcpy>
 8003ccc:	89a3      	ldrh	r3, [r4, #12]
 8003cce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cd6:	81a3      	strh	r3, [r4, #12]
 8003cd8:	6126      	str	r6, [r4, #16]
 8003cda:	6165      	str	r5, [r4, #20]
 8003cdc:	443e      	add	r6, r7
 8003cde:	1bed      	subs	r5, r5, r7
 8003ce0:	6026      	str	r6, [r4, #0]
 8003ce2:	60a5      	str	r5, [r4, #8]
 8003ce4:	464e      	mov	r6, r9
 8003ce6:	454e      	cmp	r6, r9
 8003ce8:	d900      	bls.n	8003cec <__ssputs_r+0x84>
 8003cea:	464e      	mov	r6, r9
 8003cec:	4632      	mov	r2, r6
 8003cee:	4641      	mov	r1, r8
 8003cf0:	6820      	ldr	r0, [r4, #0]
 8003cf2:	f000 fa9e 	bl	8004232 <memmove>
 8003cf6:	68a3      	ldr	r3, [r4, #8]
 8003cf8:	1b9b      	subs	r3, r3, r6
 8003cfa:	60a3      	str	r3, [r4, #8]
 8003cfc:	6823      	ldr	r3, [r4, #0]
 8003cfe:	441e      	add	r6, r3
 8003d00:	6026      	str	r6, [r4, #0]
 8003d02:	2000      	movs	r0, #0
 8003d04:	e7dc      	b.n	8003cc0 <__ssputs_r+0x58>
 8003d06:	462a      	mov	r2, r5
 8003d08:	f000 fb54 	bl	80043b4 <_realloc_r>
 8003d0c:	4606      	mov	r6, r0
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d1e2      	bne.n	8003cd8 <__ssputs_r+0x70>
 8003d12:	6921      	ldr	r1, [r4, #16]
 8003d14:	4650      	mov	r0, sl
 8003d16:	f000 faa5 	bl	8004264 <_free_r>
 8003d1a:	e7c8      	b.n	8003cae <__ssputs_r+0x46>

08003d1c <_svfiprintf_r>:
 8003d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d20:	461d      	mov	r5, r3
 8003d22:	898b      	ldrh	r3, [r1, #12]
 8003d24:	061f      	lsls	r7, r3, #24
 8003d26:	b09d      	sub	sp, #116	; 0x74
 8003d28:	4680      	mov	r8, r0
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	4616      	mov	r6, r2
 8003d2e:	d50f      	bpl.n	8003d50 <_svfiprintf_r+0x34>
 8003d30:	690b      	ldr	r3, [r1, #16]
 8003d32:	b96b      	cbnz	r3, 8003d50 <_svfiprintf_r+0x34>
 8003d34:	2140      	movs	r1, #64	; 0x40
 8003d36:	f000 fae3 	bl	8004300 <_malloc_r>
 8003d3a:	6020      	str	r0, [r4, #0]
 8003d3c:	6120      	str	r0, [r4, #16]
 8003d3e:	b928      	cbnz	r0, 8003d4c <_svfiprintf_r+0x30>
 8003d40:	230c      	movs	r3, #12
 8003d42:	f8c8 3000 	str.w	r3, [r8]
 8003d46:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4a:	e0c8      	b.n	8003ede <_svfiprintf_r+0x1c2>
 8003d4c:	2340      	movs	r3, #64	; 0x40
 8003d4e:	6163      	str	r3, [r4, #20]
 8003d50:	2300      	movs	r3, #0
 8003d52:	9309      	str	r3, [sp, #36]	; 0x24
 8003d54:	2320      	movs	r3, #32
 8003d56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d5a:	2330      	movs	r3, #48	; 0x30
 8003d5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d60:	9503      	str	r5, [sp, #12]
 8003d62:	f04f 0b01 	mov.w	fp, #1
 8003d66:	4637      	mov	r7, r6
 8003d68:	463d      	mov	r5, r7
 8003d6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003d6e:	b10b      	cbz	r3, 8003d74 <_svfiprintf_r+0x58>
 8003d70:	2b25      	cmp	r3, #37	; 0x25
 8003d72:	d13e      	bne.n	8003df2 <_svfiprintf_r+0xd6>
 8003d74:	ebb7 0a06 	subs.w	sl, r7, r6
 8003d78:	d00b      	beq.n	8003d92 <_svfiprintf_r+0x76>
 8003d7a:	4653      	mov	r3, sl
 8003d7c:	4632      	mov	r2, r6
 8003d7e:	4621      	mov	r1, r4
 8003d80:	4640      	mov	r0, r8
 8003d82:	f7ff ff71 	bl	8003c68 <__ssputs_r>
 8003d86:	3001      	adds	r0, #1
 8003d88:	f000 80a4 	beq.w	8003ed4 <_svfiprintf_r+0x1b8>
 8003d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d8e:	4453      	add	r3, sl
 8003d90:	9309      	str	r3, [sp, #36]	; 0x24
 8003d92:	783b      	ldrb	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 809d 	beq.w	8003ed4 <_svfiprintf_r+0x1b8>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003da0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003da4:	9304      	str	r3, [sp, #16]
 8003da6:	9307      	str	r3, [sp, #28]
 8003da8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003dac:	931a      	str	r3, [sp, #104]	; 0x68
 8003dae:	462f      	mov	r7, r5
 8003db0:	2205      	movs	r2, #5
 8003db2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003db6:	4850      	ldr	r0, [pc, #320]	; (8003ef8 <_svfiprintf_r+0x1dc>)
 8003db8:	f7fc fa1a 	bl	80001f0 <memchr>
 8003dbc:	9b04      	ldr	r3, [sp, #16]
 8003dbe:	b9d0      	cbnz	r0, 8003df6 <_svfiprintf_r+0xda>
 8003dc0:	06d9      	lsls	r1, r3, #27
 8003dc2:	bf44      	itt	mi
 8003dc4:	2220      	movmi	r2, #32
 8003dc6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003dca:	071a      	lsls	r2, r3, #28
 8003dcc:	bf44      	itt	mi
 8003dce:	222b      	movmi	r2, #43	; 0x2b
 8003dd0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003dd4:	782a      	ldrb	r2, [r5, #0]
 8003dd6:	2a2a      	cmp	r2, #42	; 0x2a
 8003dd8:	d015      	beq.n	8003e06 <_svfiprintf_r+0xea>
 8003dda:	9a07      	ldr	r2, [sp, #28]
 8003ddc:	462f      	mov	r7, r5
 8003dde:	2000      	movs	r0, #0
 8003de0:	250a      	movs	r5, #10
 8003de2:	4639      	mov	r1, r7
 8003de4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003de8:	3b30      	subs	r3, #48	; 0x30
 8003dea:	2b09      	cmp	r3, #9
 8003dec:	d94d      	bls.n	8003e8a <_svfiprintf_r+0x16e>
 8003dee:	b1b8      	cbz	r0, 8003e20 <_svfiprintf_r+0x104>
 8003df0:	e00f      	b.n	8003e12 <_svfiprintf_r+0xf6>
 8003df2:	462f      	mov	r7, r5
 8003df4:	e7b8      	b.n	8003d68 <_svfiprintf_r+0x4c>
 8003df6:	4a40      	ldr	r2, [pc, #256]	; (8003ef8 <_svfiprintf_r+0x1dc>)
 8003df8:	1a80      	subs	r0, r0, r2
 8003dfa:	fa0b f000 	lsl.w	r0, fp, r0
 8003dfe:	4318      	orrs	r0, r3
 8003e00:	9004      	str	r0, [sp, #16]
 8003e02:	463d      	mov	r5, r7
 8003e04:	e7d3      	b.n	8003dae <_svfiprintf_r+0x92>
 8003e06:	9a03      	ldr	r2, [sp, #12]
 8003e08:	1d11      	adds	r1, r2, #4
 8003e0a:	6812      	ldr	r2, [r2, #0]
 8003e0c:	9103      	str	r1, [sp, #12]
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	db01      	blt.n	8003e16 <_svfiprintf_r+0xfa>
 8003e12:	9207      	str	r2, [sp, #28]
 8003e14:	e004      	b.n	8003e20 <_svfiprintf_r+0x104>
 8003e16:	4252      	negs	r2, r2
 8003e18:	f043 0302 	orr.w	r3, r3, #2
 8003e1c:	9207      	str	r2, [sp, #28]
 8003e1e:	9304      	str	r3, [sp, #16]
 8003e20:	783b      	ldrb	r3, [r7, #0]
 8003e22:	2b2e      	cmp	r3, #46	; 0x2e
 8003e24:	d10c      	bne.n	8003e40 <_svfiprintf_r+0x124>
 8003e26:	787b      	ldrb	r3, [r7, #1]
 8003e28:	2b2a      	cmp	r3, #42	; 0x2a
 8003e2a:	d133      	bne.n	8003e94 <_svfiprintf_r+0x178>
 8003e2c:	9b03      	ldr	r3, [sp, #12]
 8003e2e:	1d1a      	adds	r2, r3, #4
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	9203      	str	r2, [sp, #12]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	bfb8      	it	lt
 8003e38:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e3c:	3702      	adds	r7, #2
 8003e3e:	9305      	str	r3, [sp, #20]
 8003e40:	4d2e      	ldr	r5, [pc, #184]	; (8003efc <_svfiprintf_r+0x1e0>)
 8003e42:	7839      	ldrb	r1, [r7, #0]
 8003e44:	2203      	movs	r2, #3
 8003e46:	4628      	mov	r0, r5
 8003e48:	f7fc f9d2 	bl	80001f0 <memchr>
 8003e4c:	b138      	cbz	r0, 8003e5e <_svfiprintf_r+0x142>
 8003e4e:	2340      	movs	r3, #64	; 0x40
 8003e50:	1b40      	subs	r0, r0, r5
 8003e52:	fa03 f000 	lsl.w	r0, r3, r0
 8003e56:	9b04      	ldr	r3, [sp, #16]
 8003e58:	4303      	orrs	r3, r0
 8003e5a:	3701      	adds	r7, #1
 8003e5c:	9304      	str	r3, [sp, #16]
 8003e5e:	7839      	ldrb	r1, [r7, #0]
 8003e60:	4827      	ldr	r0, [pc, #156]	; (8003f00 <_svfiprintf_r+0x1e4>)
 8003e62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e66:	2206      	movs	r2, #6
 8003e68:	1c7e      	adds	r6, r7, #1
 8003e6a:	f7fc f9c1 	bl	80001f0 <memchr>
 8003e6e:	2800      	cmp	r0, #0
 8003e70:	d038      	beq.n	8003ee4 <_svfiprintf_r+0x1c8>
 8003e72:	4b24      	ldr	r3, [pc, #144]	; (8003f04 <_svfiprintf_r+0x1e8>)
 8003e74:	bb13      	cbnz	r3, 8003ebc <_svfiprintf_r+0x1a0>
 8003e76:	9b03      	ldr	r3, [sp, #12]
 8003e78:	3307      	adds	r3, #7
 8003e7a:	f023 0307 	bic.w	r3, r3, #7
 8003e7e:	3308      	adds	r3, #8
 8003e80:	9303      	str	r3, [sp, #12]
 8003e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e84:	444b      	add	r3, r9
 8003e86:	9309      	str	r3, [sp, #36]	; 0x24
 8003e88:	e76d      	b.n	8003d66 <_svfiprintf_r+0x4a>
 8003e8a:	fb05 3202 	mla	r2, r5, r2, r3
 8003e8e:	2001      	movs	r0, #1
 8003e90:	460f      	mov	r7, r1
 8003e92:	e7a6      	b.n	8003de2 <_svfiprintf_r+0xc6>
 8003e94:	2300      	movs	r3, #0
 8003e96:	3701      	adds	r7, #1
 8003e98:	9305      	str	r3, [sp, #20]
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	250a      	movs	r5, #10
 8003e9e:	4638      	mov	r0, r7
 8003ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ea4:	3a30      	subs	r2, #48	; 0x30
 8003ea6:	2a09      	cmp	r2, #9
 8003ea8:	d903      	bls.n	8003eb2 <_svfiprintf_r+0x196>
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0c8      	beq.n	8003e40 <_svfiprintf_r+0x124>
 8003eae:	9105      	str	r1, [sp, #20]
 8003eb0:	e7c6      	b.n	8003e40 <_svfiprintf_r+0x124>
 8003eb2:	fb05 2101 	mla	r1, r5, r1, r2
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	4607      	mov	r7, r0
 8003eba:	e7f0      	b.n	8003e9e <_svfiprintf_r+0x182>
 8003ebc:	ab03      	add	r3, sp, #12
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	4622      	mov	r2, r4
 8003ec2:	4b11      	ldr	r3, [pc, #68]	; (8003f08 <_svfiprintf_r+0x1ec>)
 8003ec4:	a904      	add	r1, sp, #16
 8003ec6:	4640      	mov	r0, r8
 8003ec8:	f3af 8000 	nop.w
 8003ecc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ed0:	4681      	mov	r9, r0
 8003ed2:	d1d6      	bne.n	8003e82 <_svfiprintf_r+0x166>
 8003ed4:	89a3      	ldrh	r3, [r4, #12]
 8003ed6:	065b      	lsls	r3, r3, #25
 8003ed8:	f53f af35 	bmi.w	8003d46 <_svfiprintf_r+0x2a>
 8003edc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ede:	b01d      	add	sp, #116	; 0x74
 8003ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ee4:	ab03      	add	r3, sp, #12
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	4622      	mov	r2, r4
 8003eea:	4b07      	ldr	r3, [pc, #28]	; (8003f08 <_svfiprintf_r+0x1ec>)
 8003eec:	a904      	add	r1, sp, #16
 8003eee:	4640      	mov	r0, r8
 8003ef0:	f000 f882 	bl	8003ff8 <_printf_i>
 8003ef4:	e7ea      	b.n	8003ecc <_svfiprintf_r+0x1b0>
 8003ef6:	bf00      	nop
 8003ef8:	0800459c 	.word	0x0800459c
 8003efc:	080045a2 	.word	0x080045a2
 8003f00:	080045a6 	.word	0x080045a6
 8003f04:	00000000 	.word	0x00000000
 8003f08:	08003c69 	.word	0x08003c69

08003f0c <_printf_common>:
 8003f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f10:	4691      	mov	r9, r2
 8003f12:	461f      	mov	r7, r3
 8003f14:	688a      	ldr	r2, [r1, #8]
 8003f16:	690b      	ldr	r3, [r1, #16]
 8003f18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	bfb8      	it	lt
 8003f20:	4613      	movlt	r3, r2
 8003f22:	f8c9 3000 	str.w	r3, [r9]
 8003f26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f2a:	4606      	mov	r6, r0
 8003f2c:	460c      	mov	r4, r1
 8003f2e:	b112      	cbz	r2, 8003f36 <_printf_common+0x2a>
 8003f30:	3301      	adds	r3, #1
 8003f32:	f8c9 3000 	str.w	r3, [r9]
 8003f36:	6823      	ldr	r3, [r4, #0]
 8003f38:	0699      	lsls	r1, r3, #26
 8003f3a:	bf42      	ittt	mi
 8003f3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003f40:	3302      	addmi	r3, #2
 8003f42:	f8c9 3000 	strmi.w	r3, [r9]
 8003f46:	6825      	ldr	r5, [r4, #0]
 8003f48:	f015 0506 	ands.w	r5, r5, #6
 8003f4c:	d107      	bne.n	8003f5e <_printf_common+0x52>
 8003f4e:	f104 0a19 	add.w	sl, r4, #25
 8003f52:	68e3      	ldr	r3, [r4, #12]
 8003f54:	f8d9 2000 	ldr.w	r2, [r9]
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	42ab      	cmp	r3, r5
 8003f5c:	dc28      	bgt.n	8003fb0 <_printf_common+0xa4>
 8003f5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	3300      	adds	r3, #0
 8003f66:	bf18      	it	ne
 8003f68:	2301      	movne	r3, #1
 8003f6a:	0692      	lsls	r2, r2, #26
 8003f6c:	d42d      	bmi.n	8003fca <_printf_common+0xbe>
 8003f6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f72:	4639      	mov	r1, r7
 8003f74:	4630      	mov	r0, r6
 8003f76:	47c0      	blx	r8
 8003f78:	3001      	adds	r0, #1
 8003f7a:	d020      	beq.n	8003fbe <_printf_common+0xb2>
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	68e5      	ldr	r5, [r4, #12]
 8003f80:	f8d9 2000 	ldr.w	r2, [r9]
 8003f84:	f003 0306 	and.w	r3, r3, #6
 8003f88:	2b04      	cmp	r3, #4
 8003f8a:	bf08      	it	eq
 8003f8c:	1aad      	subeq	r5, r5, r2
 8003f8e:	68a3      	ldr	r3, [r4, #8]
 8003f90:	6922      	ldr	r2, [r4, #16]
 8003f92:	bf0c      	ite	eq
 8003f94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f98:	2500      	movne	r5, #0
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	bfc4      	itt	gt
 8003f9e:	1a9b      	subgt	r3, r3, r2
 8003fa0:	18ed      	addgt	r5, r5, r3
 8003fa2:	f04f 0900 	mov.w	r9, #0
 8003fa6:	341a      	adds	r4, #26
 8003fa8:	454d      	cmp	r5, r9
 8003faa:	d11a      	bne.n	8003fe2 <_printf_common+0xd6>
 8003fac:	2000      	movs	r0, #0
 8003fae:	e008      	b.n	8003fc2 <_printf_common+0xb6>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4652      	mov	r2, sl
 8003fb4:	4639      	mov	r1, r7
 8003fb6:	4630      	mov	r0, r6
 8003fb8:	47c0      	blx	r8
 8003fba:	3001      	adds	r0, #1
 8003fbc:	d103      	bne.n	8003fc6 <_printf_common+0xba>
 8003fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fc6:	3501      	adds	r5, #1
 8003fc8:	e7c3      	b.n	8003f52 <_printf_common+0x46>
 8003fca:	18e1      	adds	r1, r4, r3
 8003fcc:	1c5a      	adds	r2, r3, #1
 8003fce:	2030      	movs	r0, #48	; 0x30
 8003fd0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003fd4:	4422      	add	r2, r4
 8003fd6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003fda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003fde:	3302      	adds	r3, #2
 8003fe0:	e7c5      	b.n	8003f6e <_printf_common+0x62>
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	4622      	mov	r2, r4
 8003fe6:	4639      	mov	r1, r7
 8003fe8:	4630      	mov	r0, r6
 8003fea:	47c0      	blx	r8
 8003fec:	3001      	adds	r0, #1
 8003fee:	d0e6      	beq.n	8003fbe <_printf_common+0xb2>
 8003ff0:	f109 0901 	add.w	r9, r9, #1
 8003ff4:	e7d8      	b.n	8003fa8 <_printf_common+0x9c>
	...

08003ff8 <_printf_i>:
 8003ff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ffc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004000:	460c      	mov	r4, r1
 8004002:	7e09      	ldrb	r1, [r1, #24]
 8004004:	b085      	sub	sp, #20
 8004006:	296e      	cmp	r1, #110	; 0x6e
 8004008:	4617      	mov	r7, r2
 800400a:	4606      	mov	r6, r0
 800400c:	4698      	mov	r8, r3
 800400e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004010:	f000 80b3 	beq.w	800417a <_printf_i+0x182>
 8004014:	d822      	bhi.n	800405c <_printf_i+0x64>
 8004016:	2963      	cmp	r1, #99	; 0x63
 8004018:	d036      	beq.n	8004088 <_printf_i+0x90>
 800401a:	d80a      	bhi.n	8004032 <_printf_i+0x3a>
 800401c:	2900      	cmp	r1, #0
 800401e:	f000 80b9 	beq.w	8004194 <_printf_i+0x19c>
 8004022:	2958      	cmp	r1, #88	; 0x58
 8004024:	f000 8083 	beq.w	800412e <_printf_i+0x136>
 8004028:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800402c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004030:	e032      	b.n	8004098 <_printf_i+0xa0>
 8004032:	2964      	cmp	r1, #100	; 0x64
 8004034:	d001      	beq.n	800403a <_printf_i+0x42>
 8004036:	2969      	cmp	r1, #105	; 0x69
 8004038:	d1f6      	bne.n	8004028 <_printf_i+0x30>
 800403a:	6820      	ldr	r0, [r4, #0]
 800403c:	6813      	ldr	r3, [r2, #0]
 800403e:	0605      	lsls	r5, r0, #24
 8004040:	f103 0104 	add.w	r1, r3, #4
 8004044:	d52a      	bpl.n	800409c <_printf_i+0xa4>
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6011      	str	r1, [r2, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	da03      	bge.n	8004056 <_printf_i+0x5e>
 800404e:	222d      	movs	r2, #45	; 0x2d
 8004050:	425b      	negs	r3, r3
 8004052:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004056:	486f      	ldr	r0, [pc, #444]	; (8004214 <_printf_i+0x21c>)
 8004058:	220a      	movs	r2, #10
 800405a:	e039      	b.n	80040d0 <_printf_i+0xd8>
 800405c:	2973      	cmp	r1, #115	; 0x73
 800405e:	f000 809d 	beq.w	800419c <_printf_i+0x1a4>
 8004062:	d808      	bhi.n	8004076 <_printf_i+0x7e>
 8004064:	296f      	cmp	r1, #111	; 0x6f
 8004066:	d020      	beq.n	80040aa <_printf_i+0xb2>
 8004068:	2970      	cmp	r1, #112	; 0x70
 800406a:	d1dd      	bne.n	8004028 <_printf_i+0x30>
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	f043 0320 	orr.w	r3, r3, #32
 8004072:	6023      	str	r3, [r4, #0]
 8004074:	e003      	b.n	800407e <_printf_i+0x86>
 8004076:	2975      	cmp	r1, #117	; 0x75
 8004078:	d017      	beq.n	80040aa <_printf_i+0xb2>
 800407a:	2978      	cmp	r1, #120	; 0x78
 800407c:	d1d4      	bne.n	8004028 <_printf_i+0x30>
 800407e:	2378      	movs	r3, #120	; 0x78
 8004080:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004084:	4864      	ldr	r0, [pc, #400]	; (8004218 <_printf_i+0x220>)
 8004086:	e055      	b.n	8004134 <_printf_i+0x13c>
 8004088:	6813      	ldr	r3, [r2, #0]
 800408a:	1d19      	adds	r1, r3, #4
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6011      	str	r1, [r2, #0]
 8004090:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004094:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004098:	2301      	movs	r3, #1
 800409a:	e08c      	b.n	80041b6 <_printf_i+0x1be>
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	6011      	str	r1, [r2, #0]
 80040a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040a4:	bf18      	it	ne
 80040a6:	b21b      	sxthne	r3, r3
 80040a8:	e7cf      	b.n	800404a <_printf_i+0x52>
 80040aa:	6813      	ldr	r3, [r2, #0]
 80040ac:	6825      	ldr	r5, [r4, #0]
 80040ae:	1d18      	adds	r0, r3, #4
 80040b0:	6010      	str	r0, [r2, #0]
 80040b2:	0628      	lsls	r0, r5, #24
 80040b4:	d501      	bpl.n	80040ba <_printf_i+0xc2>
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	e002      	b.n	80040c0 <_printf_i+0xc8>
 80040ba:	0668      	lsls	r0, r5, #25
 80040bc:	d5fb      	bpl.n	80040b6 <_printf_i+0xbe>
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	4854      	ldr	r0, [pc, #336]	; (8004214 <_printf_i+0x21c>)
 80040c2:	296f      	cmp	r1, #111	; 0x6f
 80040c4:	bf14      	ite	ne
 80040c6:	220a      	movne	r2, #10
 80040c8:	2208      	moveq	r2, #8
 80040ca:	2100      	movs	r1, #0
 80040cc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040d0:	6865      	ldr	r5, [r4, #4]
 80040d2:	60a5      	str	r5, [r4, #8]
 80040d4:	2d00      	cmp	r5, #0
 80040d6:	f2c0 8095 	blt.w	8004204 <_printf_i+0x20c>
 80040da:	6821      	ldr	r1, [r4, #0]
 80040dc:	f021 0104 	bic.w	r1, r1, #4
 80040e0:	6021      	str	r1, [r4, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d13d      	bne.n	8004162 <_printf_i+0x16a>
 80040e6:	2d00      	cmp	r5, #0
 80040e8:	f040 808e 	bne.w	8004208 <_printf_i+0x210>
 80040ec:	4665      	mov	r5, ip
 80040ee:	2a08      	cmp	r2, #8
 80040f0:	d10b      	bne.n	800410a <_printf_i+0x112>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	07db      	lsls	r3, r3, #31
 80040f6:	d508      	bpl.n	800410a <_printf_i+0x112>
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	6862      	ldr	r2, [r4, #4]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	bfde      	ittt	le
 8004100:	2330      	movle	r3, #48	; 0x30
 8004102:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004106:	f105 35ff 	addle.w	r5, r5, #4294967295
 800410a:	ebac 0305 	sub.w	r3, ip, r5
 800410e:	6123      	str	r3, [r4, #16]
 8004110:	f8cd 8000 	str.w	r8, [sp]
 8004114:	463b      	mov	r3, r7
 8004116:	aa03      	add	r2, sp, #12
 8004118:	4621      	mov	r1, r4
 800411a:	4630      	mov	r0, r6
 800411c:	f7ff fef6 	bl	8003f0c <_printf_common>
 8004120:	3001      	adds	r0, #1
 8004122:	d14d      	bne.n	80041c0 <_printf_i+0x1c8>
 8004124:	f04f 30ff 	mov.w	r0, #4294967295
 8004128:	b005      	add	sp, #20
 800412a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800412e:	4839      	ldr	r0, [pc, #228]	; (8004214 <_printf_i+0x21c>)
 8004130:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004134:	6813      	ldr	r3, [r2, #0]
 8004136:	6821      	ldr	r1, [r4, #0]
 8004138:	1d1d      	adds	r5, r3, #4
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6015      	str	r5, [r2, #0]
 800413e:	060a      	lsls	r2, r1, #24
 8004140:	d50b      	bpl.n	800415a <_printf_i+0x162>
 8004142:	07ca      	lsls	r2, r1, #31
 8004144:	bf44      	itt	mi
 8004146:	f041 0120 	orrmi.w	r1, r1, #32
 800414a:	6021      	strmi	r1, [r4, #0]
 800414c:	b91b      	cbnz	r3, 8004156 <_printf_i+0x15e>
 800414e:	6822      	ldr	r2, [r4, #0]
 8004150:	f022 0220 	bic.w	r2, r2, #32
 8004154:	6022      	str	r2, [r4, #0]
 8004156:	2210      	movs	r2, #16
 8004158:	e7b7      	b.n	80040ca <_printf_i+0xd2>
 800415a:	064d      	lsls	r5, r1, #25
 800415c:	bf48      	it	mi
 800415e:	b29b      	uxthmi	r3, r3
 8004160:	e7ef      	b.n	8004142 <_printf_i+0x14a>
 8004162:	4665      	mov	r5, ip
 8004164:	fbb3 f1f2 	udiv	r1, r3, r2
 8004168:	fb02 3311 	mls	r3, r2, r1, r3
 800416c:	5cc3      	ldrb	r3, [r0, r3]
 800416e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004172:	460b      	mov	r3, r1
 8004174:	2900      	cmp	r1, #0
 8004176:	d1f5      	bne.n	8004164 <_printf_i+0x16c>
 8004178:	e7b9      	b.n	80040ee <_printf_i+0xf6>
 800417a:	6813      	ldr	r3, [r2, #0]
 800417c:	6825      	ldr	r5, [r4, #0]
 800417e:	6961      	ldr	r1, [r4, #20]
 8004180:	1d18      	adds	r0, r3, #4
 8004182:	6010      	str	r0, [r2, #0]
 8004184:	0628      	lsls	r0, r5, #24
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	d501      	bpl.n	800418e <_printf_i+0x196>
 800418a:	6019      	str	r1, [r3, #0]
 800418c:	e002      	b.n	8004194 <_printf_i+0x19c>
 800418e:	066a      	lsls	r2, r5, #25
 8004190:	d5fb      	bpl.n	800418a <_printf_i+0x192>
 8004192:	8019      	strh	r1, [r3, #0]
 8004194:	2300      	movs	r3, #0
 8004196:	6123      	str	r3, [r4, #16]
 8004198:	4665      	mov	r5, ip
 800419a:	e7b9      	b.n	8004110 <_printf_i+0x118>
 800419c:	6813      	ldr	r3, [r2, #0]
 800419e:	1d19      	adds	r1, r3, #4
 80041a0:	6011      	str	r1, [r2, #0]
 80041a2:	681d      	ldr	r5, [r3, #0]
 80041a4:	6862      	ldr	r2, [r4, #4]
 80041a6:	2100      	movs	r1, #0
 80041a8:	4628      	mov	r0, r5
 80041aa:	f7fc f821 	bl	80001f0 <memchr>
 80041ae:	b108      	cbz	r0, 80041b4 <_printf_i+0x1bc>
 80041b0:	1b40      	subs	r0, r0, r5
 80041b2:	6060      	str	r0, [r4, #4]
 80041b4:	6863      	ldr	r3, [r4, #4]
 80041b6:	6123      	str	r3, [r4, #16]
 80041b8:	2300      	movs	r3, #0
 80041ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041be:	e7a7      	b.n	8004110 <_printf_i+0x118>
 80041c0:	6923      	ldr	r3, [r4, #16]
 80041c2:	462a      	mov	r2, r5
 80041c4:	4639      	mov	r1, r7
 80041c6:	4630      	mov	r0, r6
 80041c8:	47c0      	blx	r8
 80041ca:	3001      	adds	r0, #1
 80041cc:	d0aa      	beq.n	8004124 <_printf_i+0x12c>
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	079b      	lsls	r3, r3, #30
 80041d2:	d413      	bmi.n	80041fc <_printf_i+0x204>
 80041d4:	68e0      	ldr	r0, [r4, #12]
 80041d6:	9b03      	ldr	r3, [sp, #12]
 80041d8:	4298      	cmp	r0, r3
 80041da:	bfb8      	it	lt
 80041dc:	4618      	movlt	r0, r3
 80041de:	e7a3      	b.n	8004128 <_printf_i+0x130>
 80041e0:	2301      	movs	r3, #1
 80041e2:	464a      	mov	r2, r9
 80041e4:	4639      	mov	r1, r7
 80041e6:	4630      	mov	r0, r6
 80041e8:	47c0      	blx	r8
 80041ea:	3001      	adds	r0, #1
 80041ec:	d09a      	beq.n	8004124 <_printf_i+0x12c>
 80041ee:	3501      	adds	r5, #1
 80041f0:	68e3      	ldr	r3, [r4, #12]
 80041f2:	9a03      	ldr	r2, [sp, #12]
 80041f4:	1a9b      	subs	r3, r3, r2
 80041f6:	42ab      	cmp	r3, r5
 80041f8:	dcf2      	bgt.n	80041e0 <_printf_i+0x1e8>
 80041fa:	e7eb      	b.n	80041d4 <_printf_i+0x1dc>
 80041fc:	2500      	movs	r5, #0
 80041fe:	f104 0919 	add.w	r9, r4, #25
 8004202:	e7f5      	b.n	80041f0 <_printf_i+0x1f8>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1ac      	bne.n	8004162 <_printf_i+0x16a>
 8004208:	7803      	ldrb	r3, [r0, #0]
 800420a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800420e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004212:	e76c      	b.n	80040ee <_printf_i+0xf6>
 8004214:	080045ad 	.word	0x080045ad
 8004218:	080045be 	.word	0x080045be

0800421c <memcpy>:
 800421c:	b510      	push	{r4, lr}
 800421e:	1e43      	subs	r3, r0, #1
 8004220:	440a      	add	r2, r1
 8004222:	4291      	cmp	r1, r2
 8004224:	d100      	bne.n	8004228 <memcpy+0xc>
 8004226:	bd10      	pop	{r4, pc}
 8004228:	f811 4b01 	ldrb.w	r4, [r1], #1
 800422c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004230:	e7f7      	b.n	8004222 <memcpy+0x6>

08004232 <memmove>:
 8004232:	4288      	cmp	r0, r1
 8004234:	b510      	push	{r4, lr}
 8004236:	eb01 0302 	add.w	r3, r1, r2
 800423a:	d807      	bhi.n	800424c <memmove+0x1a>
 800423c:	1e42      	subs	r2, r0, #1
 800423e:	4299      	cmp	r1, r3
 8004240:	d00a      	beq.n	8004258 <memmove+0x26>
 8004242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004246:	f802 4f01 	strb.w	r4, [r2, #1]!
 800424a:	e7f8      	b.n	800423e <memmove+0xc>
 800424c:	4283      	cmp	r3, r0
 800424e:	d9f5      	bls.n	800423c <memmove+0xa>
 8004250:	1881      	adds	r1, r0, r2
 8004252:	1ad2      	subs	r2, r2, r3
 8004254:	42d3      	cmn	r3, r2
 8004256:	d100      	bne.n	800425a <memmove+0x28>
 8004258:	bd10      	pop	{r4, pc}
 800425a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800425e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004262:	e7f7      	b.n	8004254 <memmove+0x22>

08004264 <_free_r>:
 8004264:	b538      	push	{r3, r4, r5, lr}
 8004266:	4605      	mov	r5, r0
 8004268:	2900      	cmp	r1, #0
 800426a:	d045      	beq.n	80042f8 <_free_r+0x94>
 800426c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004270:	1f0c      	subs	r4, r1, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	bfb8      	it	lt
 8004276:	18e4      	addlt	r4, r4, r3
 8004278:	f000 f8d2 	bl	8004420 <__malloc_lock>
 800427c:	4a1f      	ldr	r2, [pc, #124]	; (80042fc <_free_r+0x98>)
 800427e:	6813      	ldr	r3, [r2, #0]
 8004280:	4610      	mov	r0, r2
 8004282:	b933      	cbnz	r3, 8004292 <_free_r+0x2e>
 8004284:	6063      	str	r3, [r4, #4]
 8004286:	6014      	str	r4, [r2, #0]
 8004288:	4628      	mov	r0, r5
 800428a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800428e:	f000 b8c8 	b.w	8004422 <__malloc_unlock>
 8004292:	42a3      	cmp	r3, r4
 8004294:	d90c      	bls.n	80042b0 <_free_r+0x4c>
 8004296:	6821      	ldr	r1, [r4, #0]
 8004298:	1862      	adds	r2, r4, r1
 800429a:	4293      	cmp	r3, r2
 800429c:	bf04      	itt	eq
 800429e:	681a      	ldreq	r2, [r3, #0]
 80042a0:	685b      	ldreq	r3, [r3, #4]
 80042a2:	6063      	str	r3, [r4, #4]
 80042a4:	bf04      	itt	eq
 80042a6:	1852      	addeq	r2, r2, r1
 80042a8:	6022      	streq	r2, [r4, #0]
 80042aa:	6004      	str	r4, [r0, #0]
 80042ac:	e7ec      	b.n	8004288 <_free_r+0x24>
 80042ae:	4613      	mov	r3, r2
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	b10a      	cbz	r2, 80042b8 <_free_r+0x54>
 80042b4:	42a2      	cmp	r2, r4
 80042b6:	d9fa      	bls.n	80042ae <_free_r+0x4a>
 80042b8:	6819      	ldr	r1, [r3, #0]
 80042ba:	1858      	adds	r0, r3, r1
 80042bc:	42a0      	cmp	r0, r4
 80042be:	d10b      	bne.n	80042d8 <_free_r+0x74>
 80042c0:	6820      	ldr	r0, [r4, #0]
 80042c2:	4401      	add	r1, r0
 80042c4:	1858      	adds	r0, r3, r1
 80042c6:	4282      	cmp	r2, r0
 80042c8:	6019      	str	r1, [r3, #0]
 80042ca:	d1dd      	bne.n	8004288 <_free_r+0x24>
 80042cc:	6810      	ldr	r0, [r2, #0]
 80042ce:	6852      	ldr	r2, [r2, #4]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	4401      	add	r1, r0
 80042d4:	6019      	str	r1, [r3, #0]
 80042d6:	e7d7      	b.n	8004288 <_free_r+0x24>
 80042d8:	d902      	bls.n	80042e0 <_free_r+0x7c>
 80042da:	230c      	movs	r3, #12
 80042dc:	602b      	str	r3, [r5, #0]
 80042de:	e7d3      	b.n	8004288 <_free_r+0x24>
 80042e0:	6820      	ldr	r0, [r4, #0]
 80042e2:	1821      	adds	r1, r4, r0
 80042e4:	428a      	cmp	r2, r1
 80042e6:	bf04      	itt	eq
 80042e8:	6811      	ldreq	r1, [r2, #0]
 80042ea:	6852      	ldreq	r2, [r2, #4]
 80042ec:	6062      	str	r2, [r4, #4]
 80042ee:	bf04      	itt	eq
 80042f0:	1809      	addeq	r1, r1, r0
 80042f2:	6021      	streq	r1, [r4, #0]
 80042f4:	605c      	str	r4, [r3, #4]
 80042f6:	e7c7      	b.n	8004288 <_free_r+0x24>
 80042f8:	bd38      	pop	{r3, r4, r5, pc}
 80042fa:	bf00      	nop
 80042fc:	20000090 	.word	0x20000090

08004300 <_malloc_r>:
 8004300:	b570      	push	{r4, r5, r6, lr}
 8004302:	1ccd      	adds	r5, r1, #3
 8004304:	f025 0503 	bic.w	r5, r5, #3
 8004308:	3508      	adds	r5, #8
 800430a:	2d0c      	cmp	r5, #12
 800430c:	bf38      	it	cc
 800430e:	250c      	movcc	r5, #12
 8004310:	2d00      	cmp	r5, #0
 8004312:	4606      	mov	r6, r0
 8004314:	db01      	blt.n	800431a <_malloc_r+0x1a>
 8004316:	42a9      	cmp	r1, r5
 8004318:	d903      	bls.n	8004322 <_malloc_r+0x22>
 800431a:	230c      	movs	r3, #12
 800431c:	6033      	str	r3, [r6, #0]
 800431e:	2000      	movs	r0, #0
 8004320:	bd70      	pop	{r4, r5, r6, pc}
 8004322:	f000 f87d 	bl	8004420 <__malloc_lock>
 8004326:	4a21      	ldr	r2, [pc, #132]	; (80043ac <_malloc_r+0xac>)
 8004328:	6814      	ldr	r4, [r2, #0]
 800432a:	4621      	mov	r1, r4
 800432c:	b991      	cbnz	r1, 8004354 <_malloc_r+0x54>
 800432e:	4c20      	ldr	r4, [pc, #128]	; (80043b0 <_malloc_r+0xb0>)
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	b91b      	cbnz	r3, 800433c <_malloc_r+0x3c>
 8004334:	4630      	mov	r0, r6
 8004336:	f000 f863 	bl	8004400 <_sbrk_r>
 800433a:	6020      	str	r0, [r4, #0]
 800433c:	4629      	mov	r1, r5
 800433e:	4630      	mov	r0, r6
 8004340:	f000 f85e 	bl	8004400 <_sbrk_r>
 8004344:	1c43      	adds	r3, r0, #1
 8004346:	d124      	bne.n	8004392 <_malloc_r+0x92>
 8004348:	230c      	movs	r3, #12
 800434a:	6033      	str	r3, [r6, #0]
 800434c:	4630      	mov	r0, r6
 800434e:	f000 f868 	bl	8004422 <__malloc_unlock>
 8004352:	e7e4      	b.n	800431e <_malloc_r+0x1e>
 8004354:	680b      	ldr	r3, [r1, #0]
 8004356:	1b5b      	subs	r3, r3, r5
 8004358:	d418      	bmi.n	800438c <_malloc_r+0x8c>
 800435a:	2b0b      	cmp	r3, #11
 800435c:	d90f      	bls.n	800437e <_malloc_r+0x7e>
 800435e:	600b      	str	r3, [r1, #0]
 8004360:	50cd      	str	r5, [r1, r3]
 8004362:	18cc      	adds	r4, r1, r3
 8004364:	4630      	mov	r0, r6
 8004366:	f000 f85c 	bl	8004422 <__malloc_unlock>
 800436a:	f104 000b 	add.w	r0, r4, #11
 800436e:	1d23      	adds	r3, r4, #4
 8004370:	f020 0007 	bic.w	r0, r0, #7
 8004374:	1ac3      	subs	r3, r0, r3
 8004376:	d0d3      	beq.n	8004320 <_malloc_r+0x20>
 8004378:	425a      	negs	r2, r3
 800437a:	50e2      	str	r2, [r4, r3]
 800437c:	e7d0      	b.n	8004320 <_malloc_r+0x20>
 800437e:	428c      	cmp	r4, r1
 8004380:	684b      	ldr	r3, [r1, #4]
 8004382:	bf16      	itet	ne
 8004384:	6063      	strne	r3, [r4, #4]
 8004386:	6013      	streq	r3, [r2, #0]
 8004388:	460c      	movne	r4, r1
 800438a:	e7eb      	b.n	8004364 <_malloc_r+0x64>
 800438c:	460c      	mov	r4, r1
 800438e:	6849      	ldr	r1, [r1, #4]
 8004390:	e7cc      	b.n	800432c <_malloc_r+0x2c>
 8004392:	1cc4      	adds	r4, r0, #3
 8004394:	f024 0403 	bic.w	r4, r4, #3
 8004398:	42a0      	cmp	r0, r4
 800439a:	d005      	beq.n	80043a8 <_malloc_r+0xa8>
 800439c:	1a21      	subs	r1, r4, r0
 800439e:	4630      	mov	r0, r6
 80043a0:	f000 f82e 	bl	8004400 <_sbrk_r>
 80043a4:	3001      	adds	r0, #1
 80043a6:	d0cf      	beq.n	8004348 <_malloc_r+0x48>
 80043a8:	6025      	str	r5, [r4, #0]
 80043aa:	e7db      	b.n	8004364 <_malloc_r+0x64>
 80043ac:	20000090 	.word	0x20000090
 80043b0:	20000094 	.word	0x20000094

080043b4 <_realloc_r>:
 80043b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b6:	4607      	mov	r7, r0
 80043b8:	4614      	mov	r4, r2
 80043ba:	460e      	mov	r6, r1
 80043bc:	b921      	cbnz	r1, 80043c8 <_realloc_r+0x14>
 80043be:	4611      	mov	r1, r2
 80043c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80043c4:	f7ff bf9c 	b.w	8004300 <_malloc_r>
 80043c8:	b922      	cbnz	r2, 80043d4 <_realloc_r+0x20>
 80043ca:	f7ff ff4b 	bl	8004264 <_free_r>
 80043ce:	4625      	mov	r5, r4
 80043d0:	4628      	mov	r0, r5
 80043d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043d4:	f000 f826 	bl	8004424 <_malloc_usable_size_r>
 80043d8:	42a0      	cmp	r0, r4
 80043da:	d20f      	bcs.n	80043fc <_realloc_r+0x48>
 80043dc:	4621      	mov	r1, r4
 80043de:	4638      	mov	r0, r7
 80043e0:	f7ff ff8e 	bl	8004300 <_malloc_r>
 80043e4:	4605      	mov	r5, r0
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d0f2      	beq.n	80043d0 <_realloc_r+0x1c>
 80043ea:	4631      	mov	r1, r6
 80043ec:	4622      	mov	r2, r4
 80043ee:	f7ff ff15 	bl	800421c <memcpy>
 80043f2:	4631      	mov	r1, r6
 80043f4:	4638      	mov	r0, r7
 80043f6:	f7ff ff35 	bl	8004264 <_free_r>
 80043fa:	e7e9      	b.n	80043d0 <_realloc_r+0x1c>
 80043fc:	4635      	mov	r5, r6
 80043fe:	e7e7      	b.n	80043d0 <_realloc_r+0x1c>

08004400 <_sbrk_r>:
 8004400:	b538      	push	{r3, r4, r5, lr}
 8004402:	4c06      	ldr	r4, [pc, #24]	; (800441c <_sbrk_r+0x1c>)
 8004404:	2300      	movs	r3, #0
 8004406:	4605      	mov	r5, r0
 8004408:	4608      	mov	r0, r1
 800440a:	6023      	str	r3, [r4, #0]
 800440c:	f7fc fe14 	bl	8001038 <_sbrk>
 8004410:	1c43      	adds	r3, r0, #1
 8004412:	d102      	bne.n	800441a <_sbrk_r+0x1a>
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	b103      	cbz	r3, 800441a <_sbrk_r+0x1a>
 8004418:	602b      	str	r3, [r5, #0]
 800441a:	bd38      	pop	{r3, r4, r5, pc}
 800441c:	200001a0 	.word	0x200001a0

08004420 <__malloc_lock>:
 8004420:	4770      	bx	lr

08004422 <__malloc_unlock>:
 8004422:	4770      	bx	lr

08004424 <_malloc_usable_size_r>:
 8004424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004428:	1f18      	subs	r0, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	bfbc      	itt	lt
 800442e:	580b      	ldrlt	r3, [r1, r0]
 8004430:	18c0      	addlt	r0, r0, r3
 8004432:	4770      	bx	lr

08004434 <_init>:
 8004434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004436:	bf00      	nop
 8004438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800443a:	bc08      	pop	{r3}
 800443c:	469e      	mov	lr, r3
 800443e:	4770      	bx	lr

08004440 <_fini>:
 8004440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004442:	bf00      	nop
 8004444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004446:	bc08      	pop	{r3}
 8004448:	469e      	mov	lr, r3
 800444a:	4770      	bx	lr
