<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-bgxx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-bgxx-defs.h</h1><a href="cvmx-bgxx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-bgxx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon bgxx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_BGXX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_BGXX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7ee1fcd3432e2b34fe3e38ee8303a836" title="cvmx-bgxx-defs.h">CVMX_BGXX_CMRX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00062"></a>00062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00063"></a>00063         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_CONFIG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00064"></a>00064     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00065"></a>00065 }
<a name="l00066"></a>00066 <span class="preprocessor">#else</span>
<a name="l00067"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7ee1fcd3432e2b34fe3e38ee8303a836">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_CONFIG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a396949431b933e5f7c8f06dcac64c9fb">CVMX_BGXX_CMRX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <span class="keywordflow">if</span> (!(
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00075"></a>00075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00076"></a>00076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00077"></a>00077         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00078"></a>00078     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 <span class="preprocessor">#else</span>
<a name="l00081"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a396949431b933e5f7c8f06dcac64c9fb">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a53463842a186a869551dd7cbe74f64f5">CVMX_BGXX_CMRX_PRT_CBFC_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00085"></a>00085 {
<a name="l00086"></a>00086     <span class="keywordflow">if</span> (!(
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00089"></a>00089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00090"></a>00090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00091"></a>00091         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_PRT_CBFC_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00092"></a>00092     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000408ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 <span class="preprocessor">#else</span>
<a name="l00095"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a53463842a186a869551dd7cbe74f64f5">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_PRT_CBFC_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000408ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0409bd54f08baccfc92efea8e4cfd76c">CVMX_BGXX_CMRX_RX_ADR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100     <span class="keywordflow">if</span> (!(
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_ADR_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00000A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0409bd54f08baccfc92efea8e4cfd76c">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_ADR_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00000A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a84a987d6bafee4fd4ab91927b94056fd">CVMX_BGXX_CMRX_RX_BP_DROP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00118"></a>00118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00119"></a>00119         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_BP_DROP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00120"></a>00120     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000080ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="preprocessor">#else</span>
<a name="l00123"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a84a987d6bafee4fd4ab91927b94056fd">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_BP_DROP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000080ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1fc5f74be399235563a711049fe0e1fd">CVMX_BGXX_CMRX_RX_BP_OFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00130"></a>00130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_BP_OFF(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000090ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1fc5f74be399235563a711049fe0e1fd">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_BP_OFF(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000090ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a877770d95f5b36042774bcef439f1ea5">CVMX_BGXX_CMRX_RX_BP_ON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00147"></a>00147         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_BP_ON(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00148"></a>00148     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000088ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00149"></a>00149 }
<a name="l00150"></a>00150 <span class="preprocessor">#else</span>
<a name="l00151"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a877770d95f5b36042774bcef439f1ea5">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_BP_ON(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000088ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7fdc36c37f6770d3e97fa4ee7824d8f4">CVMX_BGXX_CMRX_RX_BP_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00155"></a>00155 {
<a name="l00156"></a>00156     <span class="keywordflow">if</span> (!(
<a name="l00157"></a>00157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00161"></a>00161         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_BP_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00162"></a>00162     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00000A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00163"></a>00163 }
<a name="l00164"></a>00164 <span class="preprocessor">#else</span>
<a name="l00165"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7fdc36c37f6770d3e97fa4ee7824d8f4">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_BP_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00000A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ada4f032a0fcfb1b4a27f71bcf0a123e3">CVMX_BGXX_CMRX_RX_FIFO_LEN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00169"></a>00169 {
<a name="l00170"></a>00170     <span class="keywordflow">if</span> (!(
<a name="l00171"></a>00171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00172"></a>00172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00173"></a>00173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00175"></a>00175         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_FIFO_LEN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00176"></a>00176     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00000C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 <span class="preprocessor">#else</span>
<a name="l00179"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ada4f032a0fcfb1b4a27f71bcf0a123e3">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_FIFO_LEN(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00000C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a087931fdbb8bfda40bb96599bab74782">CVMX_BGXX_CMRX_RX_ID_MAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00183"></a>00183 {
<a name="l00184"></a>00184     <span class="keywordflow">if</span> (!(
<a name="l00185"></a>00185           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00186"></a>00186           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00187"></a>00187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00189"></a>00189         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_ID_MAP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00190"></a>00190     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00191"></a>00191 }
<a name="l00192"></a>00192 <span class="preprocessor">#else</span>
<a name="l00193"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a087931fdbb8bfda40bb96599bab74782">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_ID_MAP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac7e22c9a4ef1d1572b2c65216a8eaea3">CVMX_BGXX_CMRX_RX_LOGL_XOFF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <span class="keywordflow">if</span> (!(
<a name="l00199"></a>00199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00200"></a>00200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00201"></a>00201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_LOGL_XOFF(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00000B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac7e22c9a4ef1d1572b2c65216a8eaea3">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_LOGL_XOFF(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00000B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#af79626c5f2e68afca0273be207277e7e">CVMX_BGXX_CMRX_RX_LOGL_XON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_LOGL_XON(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00000B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-bgxx-defs_8h.html#af79626c5f2e68afca0273be207277e7e">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_LOGL_XON(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00000B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a10b322fc4949b5589500c34c9bc9dc0b">CVMX_BGXX_CMRX_RX_PAUSE_DROP_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00231"></a>00231         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_PAUSE_DROP_TIME(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00232"></a>00232     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000030ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 <span class="preprocessor">#else</span>
<a name="l00235"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a10b322fc4949b5589500c34c9bc9dc0b">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_PAUSE_DROP_TIME(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000030ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a564703f09373f86127effb3e9aad00da">CVMX_BGXX_CMRX_RX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00239"></a>00239 {
<a name="l00240"></a>00240     <span class="keywordflow">if</span> (!(
<a name="l00241"></a>00241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00244"></a>00244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00245"></a>00245         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00246"></a>00246     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00247"></a>00247 }
<a name="l00248"></a>00248 <span class="preprocessor">#else</span>
<a name="l00249"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a564703f09373f86127effb3e9aad00da">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a64249c671d06e83bbf100f84e5d64abc">CVMX_BGXX_CMRX_RX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00253"></a>00253 {
<a name="l00254"></a>00254     <span class="keywordflow">if</span> (!(
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00259"></a>00259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00260"></a>00260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a64249c671d06e83bbf100f84e5d64abc">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7acea8e8fc50aef90124ffb05985ccc3">CVMX_BGXX_CMRX_RX_STAT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00273"></a>00273         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00274"></a>00274     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 <span class="preprocessor">#else</span>
<a name="l00277"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7acea8e8fc50aef90124ffb05985ccc3">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a74678214cf81609f03bd516f13ad7eb7">CVMX_BGXX_CMRX_RX_STAT3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00281"></a>00281 {
<a name="l00282"></a>00282     <span class="keywordflow">if</span> (!(
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00284"></a>00284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00285"></a>00285           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00286"></a>00286           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00287"></a>00287         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT3(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00288"></a>00288     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000050ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00289"></a>00289 }
<a name="l00290"></a>00290 <span class="preprocessor">#else</span>
<a name="l00291"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a74678214cf81609f03bd516f13ad7eb7">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT3(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000050ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab11f52c484b4bcfee2da059eb83e37d0">CVMX_BGXX_CMRX_RX_STAT4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296     <span class="keywordflow">if</span> (!(
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00298"></a>00298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00299"></a>00299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00300"></a>00300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00301"></a>00301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT4(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00302"></a>00302     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab11f52c484b4bcfee2da059eb83e37d0">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT4(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a990a3ca1e84ba93f167b82627d3a94e8">CVMX_BGXX_CMRX_RX_STAT5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00309"></a>00309 {
<a name="l00310"></a>00310     <span class="keywordflow">if</span> (!(
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00314"></a>00314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00315"></a>00315         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT5(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00316"></a>00316     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000060ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00317"></a>00317 }
<a name="l00318"></a>00318 <span class="preprocessor">#else</span>
<a name="l00319"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a990a3ca1e84ba93f167b82627d3a94e8">00319</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT5(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000060ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a4b8b6dfe4497848f5c0724c5e1c1fc3a">CVMX_BGXX_CMRX_RX_STAT6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00323"></a>00323 {
<a name="l00324"></a>00324     <span class="keywordflow">if</span> (!(
<a name="l00325"></a>00325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00326"></a>00326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00327"></a>00327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00328"></a>00328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00329"></a>00329         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT6(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00330"></a>00330     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000068ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00331"></a>00331 }
<a name="l00332"></a>00332 <span class="preprocessor">#else</span>
<a name="l00333"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4b8b6dfe4497848f5c0724c5e1c1fc3a">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT6(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000068ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad740ca797b049c9e9a4f220dec9b850b">CVMX_BGXX_CMRX_RX_STAT7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (!(
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00341"></a>00341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00342"></a>00342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00343"></a>00343         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT7(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00344"></a>00344     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000070ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 <span class="preprocessor">#else</span>
<a name="l00347"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad740ca797b049c9e9a4f220dec9b850b">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT7(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000070ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ace63fa8fd9e22535bf46d17d4f9d565f">CVMX_BGXX_CMRX_RX_STAT8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <span class="keywordflow">if</span> (!(
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_STAT8(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000078ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ace63fa8fd9e22535bf46d17d4f9d565f">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_STAT8(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000078ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#afbc718f984124eb100ac289250129d09">CVMX_BGXX_CMRX_RX_WEIGHT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00371"></a>00371         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_RX_WEIGHT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00372"></a>00372     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000098ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 <span class="preprocessor">#else</span>
<a name="l00375"></a><a class="code" href="cvmx-bgxx-defs_8h.html#afbc718f984124eb100ac289250129d09">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_RX_WEIGHT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000098ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0c1bf454b943bd8cde390b9dff1964a7">CVMX_BGXX_CMRX_TX_CHANNEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00379"></a>00379 {
<a name="l00380"></a>00380     <span class="keywordflow">if</span> (!(
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00385"></a>00385         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_CHANNEL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00386"></a>00386     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000400ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00387"></a>00387 }
<a name="l00388"></a>00388 <span class="preprocessor">#else</span>
<a name="l00389"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0c1bf454b943bd8cde390b9dff1964a7">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_CHANNEL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000400ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aaaf0fb9b0456da8f27b96a68708c3b1a">CVMX_BGXX_CMRX_TX_FIFO_LEN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00393"></a>00393 {
<a name="l00394"></a>00394     <span class="keywordflow">if</span> (!(
<a name="l00395"></a>00395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00396"></a>00396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00397"></a>00397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00398"></a>00398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00399"></a>00399         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_FIFO_LEN(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00400"></a>00400     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000418ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00401"></a>00401 }
<a name="l00402"></a>00402 <span class="preprocessor">#else</span>
<a name="l00403"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aaaf0fb9b0456da8f27b96a68708c3b1a">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_FIFO_LEN(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000418ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a8ef4024e8820d8dd83a0b4fc7ff6aaf3">CVMX_BGXX_CMRX_TX_HG2_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00407"></a>00407 {
<a name="l00408"></a>00408     <span class="keywordflow">if</span> (!(
<a name="l00409"></a>00409           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00412"></a>00412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00413"></a>00413         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_HG2_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00414"></a>00414     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000410ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00415"></a>00415 }
<a name="l00416"></a>00416 <span class="preprocessor">#else</span>
<a name="l00417"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8ef4024e8820d8dd83a0b4fc7ff6aaf3">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_HG2_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000410ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0106f35fa0c455f39abaf61b4fa19cbe">CVMX_BGXX_CMRX_TX_OVR_BP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00424"></a>00424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00425"></a>00425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00426"></a>00426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00427"></a>00427         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_OVR_BP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00428"></a>00428     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000420ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00429"></a>00429 }
<a name="l00430"></a>00430 <span class="preprocessor">#else</span>
<a name="l00431"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0106f35fa0c455f39abaf61b4fa19cbe">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_OVR_BP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000420ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a8e7b43885bd370537bf71bd5f896ecfa">CVMX_BGXX_CMRX_TX_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordflow">if</span> (!(
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00439"></a>00439           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00440"></a>00440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00441"></a>00441         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00442"></a>00442     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000508ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00443"></a>00443 }
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8e7b43885bd370537bf71bd5f896ecfa">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000508ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a831b5890c73e3371ef51e493040fdf60">CVMX_BGXX_CMRX_TX_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (!(
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00452"></a>00452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00453"></a>00453           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00454"></a>00454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00455"></a>00455         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00456"></a>00456     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000510ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00457"></a>00457 }
<a name="l00458"></a>00458 <span class="preprocessor">#else</span>
<a name="l00459"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a831b5890c73e3371ef51e493040fdf60">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000510ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a492c0df6489b710bad281857172bdd15">CVMX_BGXX_CMRX_TX_STAT10</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00463"></a>00463 {
<a name="l00464"></a>00464     <span class="keywordflow">if</span> (!(
<a name="l00465"></a>00465           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00467"></a>00467           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00468"></a>00468           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00469"></a>00469         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT10(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00470"></a>00470     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000558ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00471"></a>00471 }
<a name="l00472"></a>00472 <span class="preprocessor">#else</span>
<a name="l00473"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a492c0df6489b710bad281857172bdd15">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT10(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000558ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a09bac412bf5ab1fc2f6f6f592439c1e8">CVMX_BGXX_CMRX_TX_STAT11</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00477"></a>00477 {
<a name="l00478"></a>00478     <span class="keywordflow">if</span> (!(
<a name="l00479"></a>00479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00480"></a>00480           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00481"></a>00481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00482"></a>00482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00483"></a>00483         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT11(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00484"></a>00484     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000560ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00485"></a>00485 }
<a name="l00486"></a>00486 <span class="preprocessor">#else</span>
<a name="l00487"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a09bac412bf5ab1fc2f6f6f592439c1e8">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT11(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000560ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab051979f49c33280b4eee4e1d0a48edb">CVMX_BGXX_CMRX_TX_STAT12</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00491"></a>00491 {
<a name="l00492"></a>00492     <span class="keywordflow">if</span> (!(
<a name="l00493"></a>00493           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00494"></a>00494           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00495"></a>00495           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00496"></a>00496           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00497"></a>00497         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT12(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00498"></a>00498     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000568ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00499"></a>00499 }
<a name="l00500"></a>00500 <span class="preprocessor">#else</span>
<a name="l00501"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab051979f49c33280b4eee4e1d0a48edb">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT12(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000568ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a40255c8ef72fa314255d0b597f6cd23e">CVMX_BGXX_CMRX_TX_STAT13</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00505"></a>00505 {
<a name="l00506"></a>00506     <span class="keywordflow">if</span> (!(
<a name="l00507"></a>00507           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00508"></a>00508           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00509"></a>00509           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT13(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000570ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a40255c8ef72fa314255d0b597f6cd23e">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT13(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000570ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1dd0725e93089e5d25c0a5e8f0c24f77">CVMX_BGXX_CMRX_TX_STAT14</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00522"></a>00522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00523"></a>00523           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00524"></a>00524           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00525"></a>00525         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT14(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00526"></a>00526     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000578ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00527"></a>00527 }
<a name="l00528"></a>00528 <span class="preprocessor">#else</span>
<a name="l00529"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1dd0725e93089e5d25c0a5e8f0c24f77">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT14(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000578ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aaeedad2e7870daaa2eeee52cbca4fd5e">CVMX_BGXX_CMRX_TX_STAT15</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00533"></a>00533 {
<a name="l00534"></a>00534     <span class="keywordflow">if</span> (!(
<a name="l00535"></a>00535           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00536"></a>00536           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00537"></a>00537           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00538"></a>00538           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00539"></a>00539         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT15(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00540"></a>00540     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000580ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00541"></a>00541 }
<a name="l00542"></a>00542 <span class="preprocessor">#else</span>
<a name="l00543"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aaeedad2e7870daaa2eeee52cbca4fd5e">00543</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT15(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000580ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a156aca8f6e48a967bf2fe93bda6bc5af">CVMX_BGXX_CMRX_TX_STAT16</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00547"></a>00547 {
<a name="l00548"></a>00548     <span class="keywordflow">if</span> (!(
<a name="l00549"></a>00549           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00550"></a>00550           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00551"></a>00551           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00552"></a>00552           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00553"></a>00553         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT16(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00554"></a>00554     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000588ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00555"></a>00555 }
<a name="l00556"></a>00556 <span class="preprocessor">#else</span>
<a name="l00557"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a156aca8f6e48a967bf2fe93bda6bc5af">00557</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT16(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000588ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0015434d549c04875b9adf72638de5de">CVMX_BGXX_CMRX_TX_STAT17</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00561"></a>00561 {
<a name="l00562"></a>00562     <span class="keywordflow">if</span> (!(
<a name="l00563"></a>00563           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00564"></a>00564           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00566"></a>00566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00567"></a>00567         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT17(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00568"></a>00568     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000590ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00569"></a>00569 }
<a name="l00570"></a>00570 <span class="preprocessor">#else</span>
<a name="l00571"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0015434d549c04875b9adf72638de5de">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT17(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000590ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a79c64bc04bce0715195a4de33e7e5dfd">CVMX_BGXX_CMRX_TX_STAT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00575"></a>00575 {
<a name="l00576"></a>00576     <span class="keywordflow">if</span> (!(
<a name="l00577"></a>00577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00578"></a>00578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00579"></a>00579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00581"></a>00581         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00582"></a>00582     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000518ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00583"></a>00583 }
<a name="l00584"></a>00584 <span class="preprocessor">#else</span>
<a name="l00585"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a79c64bc04bce0715195a4de33e7e5dfd">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000518ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0b7b0ee136d14ff855c164478232d08b">CVMX_BGXX_CMRX_TX_STAT3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00589"></a>00589 {
<a name="l00590"></a>00590     <span class="keywordflow">if</span> (!(
<a name="l00591"></a>00591           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00592"></a>00592           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00593"></a>00593           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00595"></a>00595         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT3(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00596"></a>00596     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000520ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00597"></a>00597 }
<a name="l00598"></a>00598 <span class="preprocessor">#else</span>
<a name="l00599"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0b7b0ee136d14ff855c164478232d08b">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT3(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000520ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a13114e7f72587a3817b4ecb3dea3476b">CVMX_BGXX_CMRX_TX_STAT4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00603"></a>00603 {
<a name="l00604"></a>00604     <span class="keywordflow">if</span> (!(
<a name="l00605"></a>00605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00606"></a>00606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00608"></a>00608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00609"></a>00609         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT4(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00610"></a>00610     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000528ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 <span class="preprocessor">#else</span>
<a name="l00613"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a13114e7f72587a3817b4ecb3dea3476b">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT4(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000528ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a81267ce3a1209571e6443f4cd847e842">CVMX_BGXX_CMRX_TX_STAT5</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00617"></a>00617 {
<a name="l00618"></a>00618     <span class="keywordflow">if</span> (!(
<a name="l00619"></a>00619           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00621"></a>00621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00622"></a>00622           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00623"></a>00623         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT5(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00624"></a>00624     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000530ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00625"></a>00625 }
<a name="l00626"></a>00626 <span class="preprocessor">#else</span>
<a name="l00627"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a81267ce3a1209571e6443f4cd847e842">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT5(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000530ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab90a6760c59891d29fe66ae1d98cb6be">CVMX_BGXX_CMRX_TX_STAT6</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00631"></a>00631 {
<a name="l00632"></a>00632     <span class="keywordflow">if</span> (!(
<a name="l00633"></a>00633           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00634"></a>00634           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00635"></a>00635           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00636"></a>00636           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00637"></a>00637         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT6(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00638"></a>00638     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000538ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00639"></a>00639 }
<a name="l00640"></a>00640 <span class="preprocessor">#else</span>
<a name="l00641"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab90a6760c59891d29fe66ae1d98cb6be">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT6(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000538ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aae15ae55e64fba0317be57942a0241be">CVMX_BGXX_CMRX_TX_STAT7</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00645"></a>00645 {
<a name="l00646"></a>00646     <span class="keywordflow">if</span> (!(
<a name="l00647"></a>00647           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00648"></a>00648           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00649"></a>00649           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00650"></a>00650           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00651"></a>00651         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT7(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00652"></a>00652     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000540ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00653"></a>00653 }
<a name="l00654"></a>00654 <span class="preprocessor">#else</span>
<a name="l00655"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aae15ae55e64fba0317be57942a0241be">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT7(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000540ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a385232312204b688b5ac183c7738ec75">CVMX_BGXX_CMRX_TX_STAT8</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00659"></a>00659 {
<a name="l00660"></a>00660     <span class="keywordflow">if</span> (!(
<a name="l00661"></a>00661           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00662"></a>00662           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00663"></a>00663           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT8(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000548ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a385232312204b688b5ac183c7738ec75">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT8(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000548ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a2a3bd4ec40a0c55e27aa45b55ab7704b">CVMX_BGXX_CMRX_TX_STAT9</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00676"></a>00676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00677"></a>00677           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00678"></a>00678           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00679"></a>00679         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMRX_TX_STAT9(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00680"></a>00680     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000550ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00681"></a>00681 }
<a name="l00682"></a>00682 <span class="preprocessor">#else</span>
<a name="l00683"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a2a3bd4ec40a0c55e27aa45b55ab7704b">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMRX_TX_STAT9(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000550ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0008ec9daa070986c93405b8b11b8afa">CVMX_BGXX_CMR_BAD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00687"></a>00687 {
<a name="l00688"></a>00688     <span class="keywordflow">if</span> (!(
<a name="l00689"></a>00689           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00690"></a>00690           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00691"></a>00691           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00692"></a>00692           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00693"></a>00693         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_BAD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00694"></a>00694     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0001020ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00695"></a>00695 }
<a name="l00696"></a>00696 <span class="preprocessor">#else</span>
<a name="l00697"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0008ec9daa070986c93405b8b11b8afa">00697</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_BAD(offset) (CVMX_ADD_IO_SEG(0x00011800E0001020ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a36d53e0e0264c299e6826dee7175a310">CVMX_BGXX_CMR_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00701"></a>00701 {
<a name="l00702"></a>00702     <span class="keywordflow">if</span> (!(
<a name="l00703"></a>00703           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00704"></a>00704           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00705"></a>00705           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00706"></a>00706           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00707"></a>00707         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00708"></a>00708     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000300ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00709"></a>00709 }
<a name="l00710"></a>00710 <span class="preprocessor">#else</span>
<a name="l00711"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a36d53e0e0264c299e6826dee7175a310">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800E0000300ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a10738397b1b95fa9798a13552ea6edf8">CVMX_BGXX_CMR_CHAN_MSK_AND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00715"></a>00715 {
<a name="l00716"></a>00716     <span class="keywordflow">if</span> (!(
<a name="l00717"></a>00717           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00718"></a>00718           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00720"></a>00720           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00721"></a>00721         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_CHAN_MSK_AND(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00722"></a>00722     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000200ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00723"></a>00723 }
<a name="l00724"></a>00724 <span class="preprocessor">#else</span>
<a name="l00725"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a10738397b1b95fa9798a13552ea6edf8">00725</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_CHAN_MSK_AND(offset) (CVMX_ADD_IO_SEG(0x00011800E0000200ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a9d354e760d19d5e743fc1ae5dc31f16c">CVMX_BGXX_CMR_CHAN_MSK_OR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00729"></a>00729 {
<a name="l00730"></a>00730     <span class="keywordflow">if</span> (!(
<a name="l00731"></a>00731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00732"></a>00732           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00733"></a>00733           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00734"></a>00734           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00735"></a>00735         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_CHAN_MSK_OR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00736"></a>00736     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000208ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00737"></a>00737 }
<a name="l00738"></a>00738 <span class="preprocessor">#else</span>
<a name="l00739"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9d354e760d19d5e743fc1ae5dc31f16c">00739</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_CHAN_MSK_OR(offset) (CVMX_ADD_IO_SEG(0x00011800E0000208ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a3a0173454cfc8a5863c8552823a88fac">CVMX_BGXX_CMR_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00743"></a>00743 {
<a name="l00744"></a>00744     <span class="keywordflow">if</span> (!(
<a name="l00745"></a>00745           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00747"></a>00747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00748"></a>00748         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00749"></a>00749     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0001028ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00750"></a>00750 }
<a name="l00751"></a>00751 <span class="preprocessor">#else</span>
<a name="l00752"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3a0173454cfc8a5863c8552823a88fac">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800E0001028ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a69341bfb75b1fc0072bd1a8e91ef2f42">CVMX_BGXX_CMR_GLOBAL_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00756"></a>00756 {
<a name="l00757"></a>00757     <span class="keywordflow">if</span> (!(
<a name="l00758"></a>00758           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00760"></a>00760           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00761"></a>00761           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00762"></a>00762         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_GLOBAL_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00763"></a>00763     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000008ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00764"></a>00764 }
<a name="l00765"></a>00765 <span class="preprocessor">#else</span>
<a name="l00766"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a69341bfb75b1fc0072bd1a8e91ef2f42">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_GLOBAL_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800E0000008ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0ee02ed86374c4e100393abae7e6fba9">CVMX_BGXX_CMR_MEM_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00770"></a>00770 {
<a name="l00771"></a>00771     <span class="keywordflow">if</span> (!(
<a name="l00772"></a>00772           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00773"></a>00773           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00775"></a>00775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00776"></a>00776         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_MEM_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00777"></a>00777     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000018ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00778"></a>00778 }
<a name="l00779"></a>00779 <span class="preprocessor">#else</span>
<a name="l00780"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0ee02ed86374c4e100393abae7e6fba9">00780</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_MEM_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800E0000018ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6096228fb2b6578ea90f53ad79e579b8">CVMX_BGXX_CMR_MEM_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00784"></a>00784 {
<a name="l00785"></a>00785     <span class="keywordflow">if</span> (!(
<a name="l00786"></a>00786           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00787"></a>00787           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00788"></a>00788           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00789"></a>00789           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00790"></a>00790         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_MEM_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00791"></a>00791     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000010ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00792"></a>00792 }
<a name="l00793"></a>00793 <span class="preprocessor">#else</span>
<a name="l00794"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6096228fb2b6578ea90f53ad79e579b8">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_MEM_INT(offset) (CVMX_ADD_IO_SEG(0x00011800E0000010ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae2959e0380e19ecd82069af741df0ca6">CVMX_BGXX_CMR_NXC_ADR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00798"></a>00798 {
<a name="l00799"></a>00799     <span class="keywordflow">if</span> (!(
<a name="l00800"></a>00800           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00801"></a>00801           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00802"></a>00802           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00803"></a>00803           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00804"></a>00804         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_NXC_ADR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00805"></a>00805     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0001018ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00806"></a>00806 }
<a name="l00807"></a>00807 <span class="preprocessor">#else</span>
<a name="l00808"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae2959e0380e19ecd82069af741df0ca6">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_NXC_ADR(offset) (CVMX_ADD_IO_SEG(0x00011800E0001018ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a791361a5b7f3b73dfb8105d5a633c2ca">CVMX_BGXX_CMR_RX_ADRX_CAM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00812"></a>00812 {
<a name="l00813"></a>00813     <span class="keywordflow">if</span> (!(
<a name="l00814"></a>00814           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00815"></a>00815           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00816"></a>00816           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00817"></a>00817           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id == 0))))))
<a name="l00818"></a>00818         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_RX_ADRX_CAM(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00819"></a>00819     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000100ull) + (((offset) &amp; 31) + ((block_id) &amp; 7) * 0x200000ull) * 8;
<a name="l00820"></a>00820 }
<a name="l00821"></a>00821 <span class="preprocessor">#else</span>
<a name="l00822"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a791361a5b7f3b73dfb8105d5a633c2ca">00822</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_RX_ADRX_CAM(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0000100ull) + (((offset) &amp; 31) + ((block_id) &amp; 7) * 0x200000ull) * 8)</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5ab08c077208bf492491c51aacceabea">CVMX_BGXX_CMR_RX_LMACS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00826"></a>00826 {
<a name="l00827"></a>00827     <span class="keywordflow">if</span> (!(
<a name="l00828"></a>00828           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00829"></a>00829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00830"></a>00830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00831"></a>00831           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00832"></a>00832         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_RX_LMACS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00833"></a>00833     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000308ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00834"></a>00834 }
<a name="l00835"></a>00835 <span class="preprocessor">#else</span>
<a name="l00836"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5ab08c077208bf492491c51aacceabea">00836</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_RX_LMACS(offset) (CVMX_ADD_IO_SEG(0x00011800E0000308ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a31fde5f33af3d41406ee5d4c9214687f">CVMX_BGXX_CMR_RX_OVR_BP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00840"></a>00840 {
<a name="l00841"></a>00841     <span class="keywordflow">if</span> (!(
<a name="l00842"></a>00842           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00843"></a>00843           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00844"></a>00844           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00845"></a>00845           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00846"></a>00846         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_RX_OVR_BP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00847"></a>00847     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0000318ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00848"></a>00848 }
<a name="l00849"></a>00849 <span class="preprocessor">#else</span>
<a name="l00850"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a31fde5f33af3d41406ee5d4c9214687f">00850</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_RX_OVR_BP(offset) (CVMX_ADD_IO_SEG(0x00011800E0000318ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a27d6f9420c3b1c92ae7303b5d1cfd019">CVMX_BGXX_CMR_TX_LMACS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00854"></a>00854 {
<a name="l00855"></a>00855     <span class="keywordflow">if</span> (!(
<a name="l00856"></a>00856           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00857"></a>00857           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00858"></a>00858           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00859"></a>00859           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00860"></a>00860         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_CMR_TX_LMACS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00861"></a>00861     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0001000ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l00862"></a>00862 }
<a name="l00863"></a>00863 <span class="preprocessor">#else</span>
<a name="l00864"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a27d6f9420c3b1c92ae7303b5d1cfd019">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_CMR_TX_LMACS(offset) (CVMX_ADD_IO_SEG(0x00011800E0001000ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a94153b0c02913587976a9b4d980d8303">CVMX_BGXX_GMP_GMI_PRTX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00868"></a>00868 {
<a name="l00869"></a>00869     <span class="keywordflow">if</span> (!(
<a name="l00870"></a>00870           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00871"></a>00871           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00872"></a>00872           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00873"></a>00873           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_PRTX_CFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a94153b0c02913587976a9b4d980d8303">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_PRTX_CFG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6cb1e06f838c467a3f9440c08259de66">CVMX_BGXX_GMP_GMI_RXX_DECISION</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00882"></a>00882 {
<a name="l00883"></a>00883     <span class="keywordflow">if</span> (!(
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00885"></a>00885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00886"></a>00886           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00887"></a>00887           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00888"></a>00888         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_DECISION(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00889"></a>00889     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00890"></a>00890 }
<a name="l00891"></a>00891 <span class="preprocessor">#else</span>
<a name="l00892"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6cb1e06f838c467a3f9440c08259de66">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_DECISION(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1e27b71a7e9ff7c7aa8970ed4bd1d796">CVMX_BGXX_GMP_GMI_RXX_FRM_CHK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00896"></a>00896 {
<a name="l00897"></a>00897     <span class="keywordflow">if</span> (!(
<a name="l00898"></a>00898           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00899"></a>00899           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00900"></a>00900           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00901"></a>00901           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00902"></a>00902         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_FRM_CHK(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00903"></a>00903     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00904"></a>00904 }
<a name="l00905"></a>00905 <span class="preprocessor">#else</span>
<a name="l00906"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1e27b71a7e9ff7c7aa8970ed4bd1d796">00906</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_FRM_CHK(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab39a8bd7907b45e40fa60be68288da51">CVMX_BGXX_GMP_GMI_RXX_FRM_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00910"></a>00910 {
<a name="l00911"></a>00911     <span class="keywordflow">if</span> (!(
<a name="l00912"></a>00912           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00913"></a>00913           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00914"></a>00914           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00915"></a>00915           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00916"></a>00916         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_FRM_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00917"></a>00917     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00918"></a>00918 }
<a name="l00919"></a>00919 <span class="preprocessor">#else</span>
<a name="l00920"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab39a8bd7907b45e40fa60be68288da51">00920</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_FRM_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab7a0c8776b6e1740e90777ad46c8d5f5">CVMX_BGXX_GMP_GMI_RXX_IFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00924"></a>00924 {
<a name="l00925"></a>00925     <span class="keywordflow">if</span> (!(
<a name="l00926"></a>00926           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00927"></a>00927           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00928"></a>00928           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00929"></a>00929           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00930"></a>00930         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_IFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00931"></a>00931     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00932"></a>00932 }
<a name="l00933"></a>00933 <span class="preprocessor">#else</span>
<a name="l00934"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab7a0c8776b6e1740e90777ad46c8d5f5">00934</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_IFG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a10aa56b0e555db9c6fe81a7827347348">CVMX_BGXX_GMP_GMI_RXX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00938"></a>00938 {
<a name="l00939"></a>00939     <span class="keywordflow">if</span> (!(
<a name="l00940"></a>00940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00941"></a>00941           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00942"></a>00942           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00943"></a>00943           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00944"></a>00944         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00945"></a>00945     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00946"></a>00946 }
<a name="l00947"></a>00947 <span class="preprocessor">#else</span>
<a name="l00948"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a10aa56b0e555db9c6fe81a7827347348">00948</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1e7673b2af24f7c6af16018d5b11814d">CVMX_BGXX_GMP_GMI_RXX_JABBER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00952"></a>00952 {
<a name="l00953"></a>00953     <span class="keywordflow">if</span> (!(
<a name="l00954"></a>00954           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00955"></a>00955           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00956"></a>00956           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00957"></a>00957           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00958"></a>00958         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_JABBER(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00959"></a>00959     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00960"></a>00960 }
<a name="l00961"></a>00961 <span class="preprocessor">#else</span>
<a name="l00962"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1e7673b2af24f7c6af16018d5b11814d">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_JABBER(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a47061c60fbdec198c2dd58c1b85c066c">CVMX_BGXX_GMP_GMI_RXX_UDD_SKP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00966"></a>00966 {
<a name="l00967"></a>00967     <span class="keywordflow">if</span> (!(
<a name="l00968"></a>00968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00969"></a>00969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00972"></a>00972         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_RXX_UDD_SKP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00973"></a>00973     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="preprocessor">#else</span>
<a name="l00976"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a47061c60fbdec198c2dd58c1b85c066c">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_RXX_UDD_SKP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a8cafedbb12cc3ed7f5b7f0ad9bb4dda1">CVMX_BGXX_GMP_GMI_SMACX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00980"></a>00980 {
<a name="l00981"></a>00981     <span class="keywordflow">if</span> (!(
<a name="l00982"></a>00982           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00984"></a>00984           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00985"></a>00985           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00986"></a>00986         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_SMACX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00987"></a>00987     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038230ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l00988"></a>00988 }
<a name="l00989"></a>00989 <span class="preprocessor">#else</span>
<a name="l00990"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8cafedbb12cc3ed7f5b7f0ad9bb4dda1">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_SMACX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038230ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5a23ed8922291443d07a5309484b254f">CVMX_BGXX_GMP_GMI_TXX_APPEND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00994"></a>00994 {
<a name="l00995"></a>00995     <span class="keywordflow">if</span> (!(
<a name="l00996"></a>00996           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l00997"></a>00997           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00998"></a>00998           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l00999"></a>00999           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01000"></a>01000         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_APPEND(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01001"></a>01001     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038218ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01002"></a>01002 }
<a name="l01003"></a>01003 <span class="preprocessor">#else</span>
<a name="l01004"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5a23ed8922291443d07a5309484b254f">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_APPEND(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038218ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a28251a871542e93102baf1cbee48a6e4">CVMX_BGXX_GMP_GMI_TXX_BURST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01008"></a>01008 {
<a name="l01009"></a>01009     <span class="keywordflow">if</span> (!(
<a name="l01010"></a>01010           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01011"></a>01011           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01012"></a>01012           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01013"></a>01013           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01014"></a>01014         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_BURST(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01015"></a>01015     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038228ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01016"></a>01016 }
<a name="l01017"></a>01017 <span class="preprocessor">#else</span>
<a name="l01018"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a28251a871542e93102baf1cbee48a6e4">01018</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_BURST(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038228ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5ce7e0c8f794a9d1d1d45a647886b110">CVMX_BGXX_GMP_GMI_TXX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01022"></a>01022 {
<a name="l01023"></a>01023     <span class="keywordflow">if</span> (!(
<a name="l01024"></a>01024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01025"></a>01025           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01026"></a>01026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01027"></a>01027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038270ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5ce7e0c8f794a9d1d1d45a647886b110">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038270ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac1548798fcd8b4e2d334ad59f2d07e01">CVMX_BGXX_GMP_GMI_TXX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <span class="keywordflow">if</span> (!(
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01039"></a>01039           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01040"></a>01040           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01041"></a>01041           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01042"></a>01042         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01043"></a>01043     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038500ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01044"></a>01044 }
<a name="l01045"></a>01045 <span class="preprocessor">#else</span>
<a name="l01046"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac1548798fcd8b4e2d334ad59f2d07e01">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038500ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a751eeb1d722c7940857a50896a8b4e05">CVMX_BGXX_GMP_GMI_TXX_MIN_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01050"></a>01050 {
<a name="l01051"></a>01051     <span class="keywordflow">if</span> (!(
<a name="l01052"></a>01052           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01053"></a>01053           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01054"></a>01054           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01055"></a>01055           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01056"></a>01056         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_MIN_PKT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01057"></a>01057     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038240ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01058"></a>01058 }
<a name="l01059"></a>01059 <span class="preprocessor">#else</span>
<a name="l01060"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a751eeb1d722c7940857a50896a8b4e05">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_MIN_PKT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038240ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aefb5322bf7b7b6dbf7d02233bc80a962">CVMX_BGXX_GMP_GMI_TXX_PAUSE_PKT_INTERVAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01064"></a>01064 {
<a name="l01065"></a>01065     <span class="keywordflow">if</span> (!(
<a name="l01066"></a>01066           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01067"></a>01067           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01068"></a>01068           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01069"></a>01069           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01070"></a>01070         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_PAUSE_PKT_INTERVAL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01071"></a>01071     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038248ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01072"></a>01072 }
<a name="l01073"></a>01073 <span class="preprocessor">#else</span>
<a name="l01074"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aefb5322bf7b7b6dbf7d02233bc80a962">01074</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_PAUSE_PKT_INTERVAL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038248ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aaa11cfee9a2db0bb63a6a2c0e596aae2">CVMX_BGXX_GMP_GMI_TXX_PAUSE_PKT_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01078"></a>01078 {
<a name="l01079"></a>01079     <span class="keywordflow">if</span> (!(
<a name="l01080"></a>01080           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01081"></a>01081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01082"></a>01082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01083"></a>01083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01084"></a>01084         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_PAUSE_PKT_TIME(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01085"></a>01085     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038238ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01086"></a>01086 }
<a name="l01087"></a>01087 <span class="preprocessor">#else</span>
<a name="l01088"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aaa11cfee9a2db0bb63a6a2c0e596aae2">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_PAUSE_PKT_TIME(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038238ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a36b8d67f6627c1922ca7bf75dce3ef71">CVMX_BGXX_GMP_GMI_TXX_PAUSE_TOGO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01092"></a>01092 {
<a name="l01093"></a>01093     <span class="keywordflow">if</span> (!(
<a name="l01094"></a>01094           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01095"></a>01095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01096"></a>01096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01097"></a>01097           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01098"></a>01098         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_PAUSE_TOGO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01099"></a>01099     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038258ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01100"></a>01100 }
<a name="l01101"></a>01101 <span class="preprocessor">#else</span>
<a name="l01102"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a36b8d67f6627c1922ca7bf75dce3ef71">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_PAUSE_TOGO(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038258ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aa237a79e5960e9c1620e2678ade377b6">CVMX_BGXX_GMP_GMI_TXX_PAUSE_ZERO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01106"></a>01106 {
<a name="l01107"></a>01107     <span class="keywordflow">if</span> (!(
<a name="l01108"></a>01108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01109"></a>01109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01110"></a>01110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01111"></a>01111           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01112"></a>01112         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_PAUSE_ZERO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01113"></a>01113     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038260ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01114"></a>01114 }
<a name="l01115"></a>01115 <span class="preprocessor">#else</span>
<a name="l01116"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa237a79e5960e9c1620e2678ade377b6">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_PAUSE_ZERO(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038260ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad51aea018112c06ae8b992709d58ecc0">CVMX_BGXX_GMP_GMI_TXX_SGMII_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01120"></a>01120 {
<a name="l01121"></a>01121     <span class="keywordflow">if</span> (!(
<a name="l01122"></a>01122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01123"></a>01123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01124"></a>01124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01125"></a>01125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01126"></a>01126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_SGMII_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01127"></a>01127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038300ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01128"></a>01128 }
<a name="l01129"></a>01129 <span class="preprocessor">#else</span>
<a name="l01130"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad51aea018112c06ae8b992709d58ecc0">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_SGMII_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038300ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#acb8b9f9fd41248fe1d61411a66a680d7">CVMX_BGXX_GMP_GMI_TXX_SLOT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01134"></a>01134 {
<a name="l01135"></a>01135     <span class="keywordflow">if</span> (!(
<a name="l01136"></a>01136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01137"></a>01137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01138"></a>01138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01139"></a>01139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01140"></a>01140         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_SLOT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01141"></a>01141     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038220ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01142"></a>01142 }
<a name="l01143"></a>01143 <span class="preprocessor">#else</span>
<a name="l01144"></a><a class="code" href="cvmx-bgxx-defs_8h.html#acb8b9f9fd41248fe1d61411a66a680d7">01144</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_SLOT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038220ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a67b42df663fcb37f335991003ab00822">CVMX_BGXX_GMP_GMI_TXX_SOFT_PAUSE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01148"></a>01148 {
<a name="l01149"></a>01149     <span class="keywordflow">if</span> (!(
<a name="l01150"></a>01150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01151"></a>01151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01152"></a>01152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01153"></a>01153           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01154"></a>01154         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_SOFT_PAUSE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01155"></a>01155     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038250ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01156"></a>01156 }
<a name="l01157"></a>01157 <span class="preprocessor">#else</span>
<a name="l01158"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a67b42df663fcb37f335991003ab00822">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_SOFT_PAUSE(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038250ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a18cfb149f43c8265f835c4266b1de403">CVMX_BGXX_GMP_GMI_TXX_THRESH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01162"></a>01162 {
<a name="l01163"></a>01163     <span class="keywordflow">if</span> (!(
<a name="l01164"></a>01164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01165"></a>01165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01166"></a>01166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01167"></a>01167           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01168"></a>01168         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TXX_THRESH(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01169"></a>01169     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0038210ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01170"></a>01170 }
<a name="l01171"></a>01171 <span class="preprocessor">#else</span>
<a name="l01172"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a18cfb149f43c8265f835c4266b1de403">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TXX_THRESH(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0038210ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a73717ebdeb9e6d4a2f7d43f9f6072972">CVMX_BGXX_GMP_GMI_TX_COL_ATTEMPT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01176"></a>01176 {
<a name="l01177"></a>01177     <span class="keywordflow">if</span> (!(
<a name="l01178"></a>01178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01179"></a>01179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01180"></a>01180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01181"></a>01181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01182"></a>01182         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TX_COL_ATTEMPT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01183"></a>01183     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0039010ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l01184"></a>01184 }
<a name="l01185"></a>01185 <span class="preprocessor">#else</span>
<a name="l01186"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a73717ebdeb9e6d4a2f7d43f9f6072972">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TX_COL_ATTEMPT(offset) (CVMX_ADD_IO_SEG(0x00011800E0039010ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a190a1b51ded1f969dfdbe3494672e1b1">CVMX_BGXX_GMP_GMI_TX_IFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01190"></a>01190 {
<a name="l01191"></a>01191     <span class="keywordflow">if</span> (!(
<a name="l01192"></a>01192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01193"></a>01193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01194"></a>01194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01195"></a>01195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01196"></a>01196         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TX_IFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01197"></a>01197     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0039000ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l01198"></a>01198 }
<a name="l01199"></a>01199 <span class="preprocessor">#else</span>
<a name="l01200"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a190a1b51ded1f969dfdbe3494672e1b1">01200</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TX_IFG(offset) (CVMX_ADD_IO_SEG(0x00011800E0039000ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7e4588feea4492d4cb9fc00d01eeaffd">CVMX_BGXX_GMP_GMI_TX_JAM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01204"></a>01204 {
<a name="l01205"></a>01205     <span class="keywordflow">if</span> (!(
<a name="l01206"></a>01206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01207"></a>01207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01208"></a>01208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01209"></a>01209           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01210"></a>01210         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TX_JAM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01211"></a>01211     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0039008ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l01212"></a>01212 }
<a name="l01213"></a>01213 <span class="preprocessor">#else</span>
<a name="l01214"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7e4588feea4492d4cb9fc00d01eeaffd">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TX_JAM(offset) (CVMX_ADD_IO_SEG(0x00011800E0039008ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aa867b8bb210b1c57c20cf436b9e2bf7c">CVMX_BGXX_GMP_GMI_TX_LFSR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01218"></a>01218 {
<a name="l01219"></a>01219     <span class="keywordflow">if</span> (!(
<a name="l01220"></a>01220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01221"></a>01221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01222"></a>01222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01223"></a>01223           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01224"></a>01224         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TX_LFSR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01225"></a>01225     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0039028ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l01226"></a>01226 }
<a name="l01227"></a>01227 <span class="preprocessor">#else</span>
<a name="l01228"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa867b8bb210b1c57c20cf436b9e2bf7c">01228</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TX_LFSR(offset) (CVMX_ADD_IO_SEG(0x00011800E0039028ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a3d1aeaf6bb6a809956b36615d282d750">CVMX_BGXX_GMP_GMI_TX_PAUSE_PKT_DMAC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01232"></a>01232 {
<a name="l01233"></a>01233     <span class="keywordflow">if</span> (!(
<a name="l01234"></a>01234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01235"></a>01235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01236"></a>01236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01237"></a>01237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01238"></a>01238         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TX_PAUSE_PKT_DMAC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01239"></a>01239     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0039018ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l01240"></a>01240 }
<a name="l01241"></a>01241 <span class="preprocessor">#else</span>
<a name="l01242"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3d1aeaf6bb6a809956b36615d282d750">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TX_PAUSE_PKT_DMAC(offset) (CVMX_ADD_IO_SEG(0x00011800E0039018ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad22b2439d48834a01d1a6a3f5bc5c699">CVMX_BGXX_GMP_GMI_TX_PAUSE_PKT_TYPE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01246"></a>01246 {
<a name="l01247"></a>01247     <span class="keywordflow">if</span> (!(
<a name="l01248"></a>01248           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01249"></a>01249           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01250"></a>01250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01251"></a>01251           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01252"></a>01252         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_GMI_TX_PAUSE_PKT_TYPE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01253"></a>01253     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0039020ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l01254"></a>01254 }
<a name="l01255"></a>01255 <span class="preprocessor">#else</span>
<a name="l01256"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad22b2439d48834a01d1a6a3f5bc5c699">01256</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_GMI_TX_PAUSE_PKT_TYPE(offset) (CVMX_ADD_IO_SEG(0x00011800E0039020ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab32e2ccfab24bb2363204b1907ba4ef0">CVMX_BGXX_GMP_PCS_ANX_ADV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01260"></a>01260 {
<a name="l01261"></a>01261     <span class="keywordflow">if</span> (!(
<a name="l01262"></a>01262           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01263"></a>01263           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01264"></a>01264           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01265"></a>01265           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01266"></a>01266         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_ANX_ADV(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01267"></a>01267     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01268"></a>01268 }
<a name="l01269"></a>01269 <span class="preprocessor">#else</span>
<a name="l01270"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab32e2ccfab24bb2363204b1907ba4ef0">01270</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_ANX_ADV(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac9d35ca619b393e5b5285d0794af035d">CVMX_BGXX_GMP_PCS_ANX_EXT_ST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01274"></a>01274 {
<a name="l01275"></a>01275     <span class="keywordflow">if</span> (!(
<a name="l01276"></a>01276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01277"></a>01277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01278"></a>01278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01279"></a>01279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01280"></a>01280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_ANX_EXT_ST(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01281"></a>01281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01282"></a>01282 }
<a name="l01283"></a>01283 <span class="preprocessor">#else</span>
<a name="l01284"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac9d35ca619b393e5b5285d0794af035d">01284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_ANX_EXT_ST(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#abcaf2f6aa25c4487032c545d0174801d">CVMX_BGXX_GMP_PCS_ANX_LP_ABIL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01288"></a>01288 {
<a name="l01289"></a>01289     <span class="keywordflow">if</span> (!(
<a name="l01290"></a>01290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01291"></a>01291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01292"></a>01292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01293"></a>01293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01294"></a>01294         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_ANX_LP_ABIL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01295"></a>01295     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01296"></a>01296 }
<a name="l01297"></a>01297 <span class="preprocessor">#else</span>
<a name="l01298"></a><a class="code" href="cvmx-bgxx-defs_8h.html#abcaf2f6aa25c4487032c545d0174801d">01298</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_ANX_LP_ABIL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5f42a71e225a49b2fcc55c8e09db6617">CVMX_BGXX_GMP_PCS_ANX_RESULTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01302"></a>01302 {
<a name="l01303"></a>01303     <span class="keywordflow">if</span> (!(
<a name="l01304"></a>01304           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01305"></a>01305           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01306"></a>01306           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01307"></a>01307           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01308"></a>01308         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_ANX_RESULTS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01309"></a>01309     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01310"></a>01310 }
<a name="l01311"></a>01311 <span class="preprocessor">#else</span>
<a name="l01312"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5f42a71e225a49b2fcc55c8e09db6617">01312</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_ANX_RESULTS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab76c33b002205be386f2cf20855c7991">CVMX_BGXX_GMP_PCS_INTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01316"></a>01316 {
<a name="l01317"></a>01317     <span class="keywordflow">if</span> (!(
<a name="l01318"></a>01318           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01319"></a>01319           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01320"></a>01320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01321"></a>01321           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01322"></a>01322         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_INTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01323"></a>01323     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030080ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01324"></a>01324 }
<a name="l01325"></a>01325 <span class="preprocessor">#else</span>
<a name="l01326"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab76c33b002205be386f2cf20855c7991">01326</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_INTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030080ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a4058974ac0adf1ee5812e098544e1ec0">CVMX_BGXX_GMP_PCS_LINKX_TIMER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01330"></a>01330 {
<a name="l01331"></a>01331     <span class="keywordflow">if</span> (!(
<a name="l01332"></a>01332           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01333"></a>01333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01334"></a>01334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01335"></a>01335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01336"></a>01336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_LINKX_TIMER(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01337"></a>01337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01338"></a>01338 }
<a name="l01339"></a>01339 <span class="preprocessor">#else</span>
<a name="l01340"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4058974ac0adf1ee5812e098544e1ec0">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_LINKX_TIMER(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aae867e1239d17c0dde92095b34aa9ac5">CVMX_BGXX_GMP_PCS_MISCX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01344"></a>01344 {
<a name="l01345"></a>01345     <span class="keywordflow">if</span> (!(
<a name="l01346"></a>01346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01347"></a>01347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01348"></a>01348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01349"></a>01349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01350"></a>01350         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_MISCX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01351"></a>01351     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030078ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01352"></a>01352 }
<a name="l01353"></a>01353 <span class="preprocessor">#else</span>
<a name="l01354"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aae867e1239d17c0dde92095b34aa9ac5">01354</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_MISCX_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030078ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab880b7a56acd747c96abc17e111b910e">CVMX_BGXX_GMP_PCS_MRX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01358"></a>01358 {
<a name="l01359"></a>01359     <span class="keywordflow">if</span> (!(
<a name="l01360"></a>01360           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01361"></a>01361           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01362"></a>01362           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01363"></a>01363           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01364"></a>01364         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_MRX_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01365"></a>01365     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01366"></a>01366 }
<a name="l01367"></a>01367 <span class="preprocessor">#else</span>
<a name="l01368"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab880b7a56acd747c96abc17e111b910e">01368</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_MRX_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad5721859a6dc1a3194826d4846b2efef">CVMX_BGXX_GMP_PCS_MRX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01372"></a>01372 {
<a name="l01373"></a>01373     <span class="keywordflow">if</span> (!(
<a name="l01374"></a>01374           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01375"></a>01375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01376"></a>01376           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01377"></a>01377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01378"></a>01378         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_MRX_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01379"></a>01379     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030008ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01380"></a>01380 }
<a name="l01381"></a>01381 <span class="preprocessor">#else</span>
<a name="l01382"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad5721859a6dc1a3194826d4846b2efef">01382</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_MRX_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030008ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01383"></a>01383 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7365fcdf0d43d9841adb76cb31977d25">CVMX_BGXX_GMP_PCS_RXX_STATES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01386"></a>01386 {
<a name="l01387"></a>01387     <span class="keywordflow">if</span> (!(
<a name="l01388"></a>01388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01389"></a>01389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01390"></a>01390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01391"></a>01391           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01392"></a>01392         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_RXX_STATES(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01393"></a>01393     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01394"></a>01394 }
<a name="l01395"></a>01395 <span class="preprocessor">#else</span>
<a name="l01396"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7365fcdf0d43d9841adb76cb31977d25">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_RXX_STATES(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad374b4cf8890223bfa32706756ce75b4">CVMX_BGXX_GMP_PCS_RXX_SYNC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01400"></a>01400 {
<a name="l01401"></a>01401     <span class="keywordflow">if</span> (!(
<a name="l01402"></a>01402           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01403"></a>01403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01404"></a>01404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01405"></a>01405           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01406"></a>01406         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_RXX_SYNC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01407"></a>01407     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030050ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01408"></a>01408 }
<a name="l01409"></a>01409 <span class="preprocessor">#else</span>
<a name="l01410"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad374b4cf8890223bfa32706756ce75b4">01410</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_RXX_SYNC(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030050ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae4b7e3d929d5fa7da74fd1239fd9e665">CVMX_BGXX_GMP_PCS_SGMX_AN_ADV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01414"></a>01414 {
<a name="l01415"></a>01415     <span class="keywordflow">if</span> (!(
<a name="l01416"></a>01416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01417"></a>01417           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01418"></a>01418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01419"></a>01419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01420"></a>01420         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_SGMX_AN_ADV(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01421"></a>01421     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030068ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01422"></a>01422 }
<a name="l01423"></a>01423 <span class="preprocessor">#else</span>
<a name="l01424"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae4b7e3d929d5fa7da74fd1239fd9e665">01424</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_SGMX_AN_ADV(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030068ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#adc36d7479406c20d57388cd4770a356d">CVMX_BGXX_GMP_PCS_SGMX_LP_ADV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01428"></a>01428 {
<a name="l01429"></a>01429     <span class="keywordflow">if</span> (!(
<a name="l01430"></a>01430           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01431"></a>01431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01432"></a>01432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01433"></a>01433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01434"></a>01434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_SGMX_LP_ADV(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01435"></a>01435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030070ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01436"></a>01436 }
<a name="l01437"></a>01437 <span class="preprocessor">#else</span>
<a name="l01438"></a><a class="code" href="cvmx-bgxx-defs_8h.html#adc36d7479406c20d57388cd4770a356d">01438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_SGMX_LP_ADV(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030070ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae9a502279e45afd74bbb7ebc34e9d5e2">CVMX_BGXX_GMP_PCS_TXX_STATES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01442"></a>01442 {
<a name="l01443"></a>01443     <span class="keywordflow">if</span> (!(
<a name="l01444"></a>01444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01445"></a>01445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01446"></a>01446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01447"></a>01447           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01448"></a>01448         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_TXX_STATES(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01449"></a>01449     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030060ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01450"></a>01450 }
<a name="l01451"></a>01451 <span class="preprocessor">#else</span>
<a name="l01452"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae9a502279e45afd74bbb7ebc34e9d5e2">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_TXX_STATES(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030060ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a04060a1bff02ed777422c31043cc02a9">CVMX_BGXX_GMP_PCS_TX_RXX_POLARITY</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01456"></a>01456 {
<a name="l01457"></a>01457     <span class="keywordflow">if</span> (!(
<a name="l01458"></a>01458           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01459"></a>01459           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01460"></a>01460           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01461"></a>01461           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01462"></a>01462         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_GMP_PCS_TX_RXX_POLARITY(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01463"></a>01463     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0030048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01464"></a>01464 }
<a name="l01465"></a>01465 <span class="preprocessor">#else</span>
<a name="l01466"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a04060a1bff02ed777422c31043cc02a9">01466</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_GMP_PCS_TX_RXX_POLARITY(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0030048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01468"></a>01468 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a9689e6840958d2e404a0d6b94332e42b">CVMX_BGXX_SMUX_CBFC_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01470"></a>01470 {
<a name="l01471"></a>01471     <span class="keywordflow">if</span> (!(
<a name="l01472"></a>01472           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01473"></a>01473           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01474"></a>01474           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01475"></a>01475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01476"></a>01476         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_CBFC_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01477"></a>01477     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020218ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01478"></a>01478 }
<a name="l01479"></a>01479 <span class="preprocessor">#else</span>
<a name="l01480"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9689e6840958d2e404a0d6b94332e42b">01480</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_CBFC_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020218ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7273d08ca22df83b70e6d250673c67c1">CVMX_BGXX_SMUX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01484"></a>01484 {
<a name="l01485"></a>01485     <span class="keywordflow">if</span> (!(
<a name="l01486"></a>01486           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01487"></a>01487           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01488"></a>01488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01489"></a>01489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01490"></a>01490         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_CTRL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01491"></a>01491     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020200ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01492"></a>01492 }
<a name="l01493"></a>01493 <span class="preprocessor">#else</span>
<a name="l01494"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7273d08ca22df83b70e6d250673c67c1">01494</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_CTRL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020200ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac36c506b1c7e77bab8865c701f4b2610">CVMX_BGXX_SMUX_EXT_LOOPBACK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01498"></a>01498 {
<a name="l01499"></a>01499     <span class="keywordflow">if</span> (!(
<a name="l01500"></a>01500           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01501"></a>01501           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01502"></a>01502           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01503"></a>01503           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01504"></a>01504         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_EXT_LOOPBACK(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01505"></a>01505     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020208ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01506"></a>01506 }
<a name="l01507"></a>01507 <span class="preprocessor">#else</span>
<a name="l01508"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac36c506b1c7e77bab8865c701f4b2610">01508</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_EXT_LOOPBACK(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020208ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aa4d276c6032af61988e4a5380b89158f">CVMX_BGXX_SMUX_HG2_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01512"></a>01512 {
<a name="l01513"></a>01513     <span class="keywordflow">if</span> (!(
<a name="l01514"></a>01514           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01515"></a>01515           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01516"></a>01516           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01517"></a>01517           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01518"></a>01518         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_HG2_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01519"></a>01519     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020210ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01520"></a>01520 }
<a name="l01521"></a>01521 <span class="preprocessor">#else</span>
<a name="l01522"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa4d276c6032af61988e4a5380b89158f">01522</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_HG2_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020210ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a32f8919ca1ae525294eeb83ce295f8d5">CVMX_BGXX_SMUX_RX_BAD_COL_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01526"></a>01526 {
<a name="l01527"></a>01527     <span class="keywordflow">if</span> (!(
<a name="l01528"></a>01528           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01529"></a>01529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01530"></a>01530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01531"></a>01531           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01532"></a>01532         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_BAD_COL_HI(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01533"></a>01533     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01534"></a>01534 }
<a name="l01535"></a>01535 <span class="preprocessor">#else</span>
<a name="l01536"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a32f8919ca1ae525294eeb83ce295f8d5">01536</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_BAD_COL_HI(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aff4568532c04a1dda8350c58b81bbecc">CVMX_BGXX_SMUX_RX_BAD_COL_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01540"></a>01540 {
<a name="l01541"></a>01541     <span class="keywordflow">if</span> (!(
<a name="l01542"></a>01542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01543"></a>01543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01544"></a>01544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01545"></a>01545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01546"></a>01546         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_BAD_COL_LO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01547"></a>01547     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01548"></a>01548 }
<a name="l01549"></a>01549 <span class="preprocessor">#else</span>
<a name="l01550"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aff4568532c04a1dda8350c58b81bbecc">01550</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_BAD_COL_LO(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a4d0beb2dfbbb1e77e91aebe71162b3eb">CVMX_BGXX_SMUX_RX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01554"></a>01554 {
<a name="l01555"></a>01555     <span class="keywordflow">if</span> (!(
<a name="l01556"></a>01556           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01557"></a>01557           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01558"></a>01558           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01559"></a>01559           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01560"></a>01560         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01561"></a>01561     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020030ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01562"></a>01562 }
<a name="l01563"></a>01563 <span class="preprocessor">#else</span>
<a name="l01564"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4d0beb2dfbbb1e77e91aebe71162b3eb">01564</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020030ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01566"></a>01566 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aaeaf638eab28da490befe6ac2ac82f37">CVMX_BGXX_SMUX_RX_DECISION</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01568"></a>01568 {
<a name="l01569"></a>01569     <span class="keywordflow">if</span> (!(
<a name="l01570"></a>01570           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01571"></a>01571           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01572"></a>01572           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01573"></a>01573           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01574"></a>01574         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_DECISION(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01575"></a>01575     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01576"></a>01576 }
<a name="l01577"></a>01577 <span class="preprocessor">#else</span>
<a name="l01578"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aaeaf638eab28da490befe6ac2ac82f37">01578</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_DECISION(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5f74127153d2b8fa39ee12b38b7fc4b5">CVMX_BGXX_SMUX_RX_FRM_CHK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01582"></a>01582 {
<a name="l01583"></a>01583     <span class="keywordflow">if</span> (!(
<a name="l01584"></a>01584           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01585"></a>01585           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01586"></a>01586           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01587"></a>01587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01588"></a>01588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_FRM_CHK(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01589"></a>01589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01590"></a>01590 }
<a name="l01591"></a>01591 <span class="preprocessor">#else</span>
<a name="l01592"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5f74127153d2b8fa39ee12b38b7fc4b5">01592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_FRM_CHK(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1662632590e01531075a8642d596ac3e">CVMX_BGXX_SMUX_RX_FRM_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01596"></a>01596 {
<a name="l01597"></a>01597     <span class="keywordflow">if</span> (!(
<a name="l01598"></a>01598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01599"></a>01599           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01600"></a>01600           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01601"></a>01601           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01602"></a>01602         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_FRM_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01603"></a>01603     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020008ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01604"></a>01604 }
<a name="l01605"></a>01605 <span class="preprocessor">#else</span>
<a name="l01606"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1662632590e01531075a8642d596ac3e">01606</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_FRM_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020008ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a8d0f328686a3bcbe44d03d9b7d6112d8">CVMX_BGXX_SMUX_RX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01610"></a>01610 {
<a name="l01611"></a>01611     <span class="keywordflow">if</span> (!(
<a name="l01612"></a>01612           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01613"></a>01613           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01614"></a>01614           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01615"></a>01615           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01616"></a>01616         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01617"></a>01617     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01618"></a>01618 }
<a name="l01619"></a>01619 <span class="preprocessor">#else</span>
<a name="l01620"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8d0f328686a3bcbe44d03d9b7d6112d8">01620</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a74030b890b54dd05b4ee2511b53670b8">CVMX_BGXX_SMUX_RX_JABBER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01624"></a>01624 {
<a name="l01625"></a>01625     <span class="keywordflow">if</span> (!(
<a name="l01626"></a>01626           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01627"></a>01627           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01628"></a>01628           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01629"></a>01629           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01630"></a>01630         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_JABBER(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01631"></a>01631     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01632"></a>01632 }
<a name="l01633"></a>01633 <span class="preprocessor">#else</span>
<a name="l01634"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a74030b890b54dd05b4ee2511b53670b8">01634</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_JABBER(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#abeea177a079b0d1a52149c6d83c19257">CVMX_BGXX_SMUX_RX_UDD_SKP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01638"></a>01638 {
<a name="l01639"></a>01639     <span class="keywordflow">if</span> (!(
<a name="l01640"></a>01640           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01641"></a>01641           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01642"></a>01642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01643"></a>01643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01644"></a>01644         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_RX_UDD_SKP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01645"></a>01645     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01646"></a>01646 }
<a name="l01647"></a>01647 <span class="preprocessor">#else</span>
<a name="l01648"></a><a class="code" href="cvmx-bgxx-defs_8h.html#abeea177a079b0d1a52149c6d83c19257">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_RX_UDD_SKP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aef906a3f6cc35ffc6e26bcd09e0d1fce">CVMX_BGXX_SMUX_SMAC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01652"></a>01652 {
<a name="l01653"></a>01653     <span class="keywordflow">if</span> (!(
<a name="l01654"></a>01654           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01655"></a>01655           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01656"></a>01656           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01657"></a>01657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01658"></a>01658         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_SMAC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01659"></a>01659     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020108ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01660"></a>01660 }
<a name="l01661"></a>01661 <span class="preprocessor">#else</span>
<a name="l01662"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aef906a3f6cc35ffc6e26bcd09e0d1fce">01662</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_SMAC(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020108ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01665"></a>01665 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6bd0131ceb8d04c0afc50c321baae20b">CVMX_BGXX_SMUX_TX_APPEND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01666"></a>01666 {
<a name="l01667"></a>01667     <span class="keywordflow">if</span> (!(
<a name="l01668"></a>01668           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01669"></a>01669           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01670"></a>01670           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01671"></a>01671           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01672"></a>01672         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_APPEND(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01673"></a>01673     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020100ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01674"></a>01674 }
<a name="l01675"></a>01675 <span class="preprocessor">#else</span>
<a name="l01676"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6bd0131ceb8d04c0afc50c321baae20b">01676</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_APPEND(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020100ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab09ae5f37d408ebeaf38b6183e0b73e2">CVMX_BGXX_SMUX_TX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01680"></a>01680 {
<a name="l01681"></a>01681     <span class="keywordflow">if</span> (!(
<a name="l01682"></a>01682           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01683"></a>01683           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01684"></a>01684           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01685"></a>01685           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01686"></a>01686         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01687"></a>01687     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020160ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01688"></a>01688 }
<a name="l01689"></a>01689 <span class="preprocessor">#else</span>
<a name="l01690"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab09ae5f37d408ebeaf38b6183e0b73e2">01690</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_CTL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020160ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01692"></a>01692 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aa29b71613c33259e81e8191d3d3ba54b">CVMX_BGXX_SMUX_TX_IFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01694"></a>01694 {
<a name="l01695"></a>01695     <span class="keywordflow">if</span> (!(
<a name="l01696"></a>01696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01697"></a>01697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01698"></a>01698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01699"></a>01699           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01700"></a>01700         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_IFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01701"></a>01701     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020148ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01702"></a>01702 }
<a name="l01703"></a>01703 <span class="preprocessor">#else</span>
<a name="l01704"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa29b71613c33259e81e8191d3d3ba54b">01704</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_IFG(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020148ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a8a89d1db25ff6508a13f034a9aa1c46d">CVMX_BGXX_SMUX_TX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01708"></a>01708 {
<a name="l01709"></a>01709     <span class="keywordflow">if</span> (!(
<a name="l01710"></a>01710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01711"></a>01711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01712"></a>01712           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01713"></a>01713           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01714"></a>01714         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01715"></a>01715     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020140ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01716"></a>01716 }
<a name="l01717"></a>01717 <span class="preprocessor">#else</span>
<a name="l01718"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8a89d1db25ff6508a13f034a9aa1c46d">01718</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020140ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6a7630d4405cfb457787104649b5db8d">CVMX_BGXX_SMUX_TX_MIN_PKT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01722"></a>01722 {
<a name="l01723"></a>01723     <span class="keywordflow">if</span> (!(
<a name="l01724"></a>01724           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01725"></a>01725           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01726"></a>01726           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01727"></a>01727           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01728"></a>01728         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_MIN_PKT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01729"></a>01729     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020118ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01730"></a>01730 }
<a name="l01731"></a>01731 <span class="preprocessor">#else</span>
<a name="l01732"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6a7630d4405cfb457787104649b5db8d">01732</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_MIN_PKT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020118ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a44c93a73a98a49aee99b6532dfe9ba3e">CVMX_BGXX_SMUX_TX_PAUSE_PKT_DMAC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01736"></a>01736 {
<a name="l01737"></a>01737     <span class="keywordflow">if</span> (!(
<a name="l01738"></a>01738           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01739"></a>01739           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01740"></a>01740           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01741"></a>01741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01742"></a>01742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_PAUSE_PKT_DMAC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01743"></a>01743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020150ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01744"></a>01744 }
<a name="l01745"></a>01745 <span class="preprocessor">#else</span>
<a name="l01746"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a44c93a73a98a49aee99b6532dfe9ba3e">01746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_PAUSE_PKT_DMAC(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020150ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad66c7d25cd481bc2d2bb357fa7fd6cac">CVMX_BGXX_SMUX_TX_PAUSE_PKT_INTERVAL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01750"></a>01750 {
<a name="l01751"></a>01751     <span class="keywordflow">if</span> (!(
<a name="l01752"></a>01752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01753"></a>01753           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01754"></a>01754           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01755"></a>01755           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01756"></a>01756         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_PAUSE_PKT_INTERVAL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01757"></a>01757     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020120ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01758"></a>01758 }
<a name="l01759"></a>01759 <span class="preprocessor">#else</span>
<a name="l01760"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad66c7d25cd481bc2d2bb357fa7fd6cac">01760</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_PAUSE_PKT_INTERVAL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020120ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae01ed763814662908a6f1338ea58e3d2">CVMX_BGXX_SMUX_TX_PAUSE_PKT_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01764"></a>01764 {
<a name="l01765"></a>01765     <span class="keywordflow">if</span> (!(
<a name="l01766"></a>01766           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01767"></a>01767           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01768"></a>01768           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01769"></a>01769           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01770"></a>01770         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_PAUSE_PKT_TIME(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01771"></a>01771     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020110ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01772"></a>01772 }
<a name="l01773"></a>01773 <span class="preprocessor">#else</span>
<a name="l01774"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae01ed763814662908a6f1338ea58e3d2">01774</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_PAUSE_PKT_TIME(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020110ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae81ce65044c5d396937b08fc1196fc67">CVMX_BGXX_SMUX_TX_PAUSE_PKT_TYPE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01778"></a>01778 {
<a name="l01779"></a>01779     <span class="keywordflow">if</span> (!(
<a name="l01780"></a>01780           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01781"></a>01781           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01782"></a>01782           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01783"></a>01783           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01784"></a>01784         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_PAUSE_PKT_TYPE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01785"></a>01785     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020158ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01786"></a>01786 }
<a name="l01787"></a>01787 <span class="preprocessor">#else</span>
<a name="l01788"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae81ce65044c5d396937b08fc1196fc67">01788</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_PAUSE_PKT_TYPE(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020158ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01791"></a>01791 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae5fb05c920d5fb0013121d086dca4dfa">CVMX_BGXX_SMUX_TX_PAUSE_TOGO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01792"></a>01792 {
<a name="l01793"></a>01793     <span class="keywordflow">if</span> (!(
<a name="l01794"></a>01794           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01795"></a>01795           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01796"></a>01796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01797"></a>01797           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01798"></a>01798         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_PAUSE_TOGO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01799"></a>01799     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020130ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01800"></a>01800 }
<a name="l01801"></a>01801 <span class="preprocessor">#else</span>
<a name="l01802"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae5fb05c920d5fb0013121d086dca4dfa">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_PAUSE_TOGO(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020130ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a89f96461ceae926df0929807de2ddddb">CVMX_BGXX_SMUX_TX_PAUSE_ZERO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01806"></a>01806 {
<a name="l01807"></a>01807     <span class="keywordflow">if</span> (!(
<a name="l01808"></a>01808           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01809"></a>01809           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01810"></a>01810           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01811"></a>01811           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01812"></a>01812         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_PAUSE_ZERO(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01813"></a>01813     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020138ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01814"></a>01814 }
<a name="l01815"></a>01815 <span class="preprocessor">#else</span>
<a name="l01816"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a89f96461ceae926df0929807de2ddddb">01816</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_PAUSE_ZERO(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020138ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad1c31d481197b1e2d84b4de9fbcc264d">CVMX_BGXX_SMUX_TX_SOFT_PAUSE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01820"></a>01820 {
<a name="l01821"></a>01821     <span class="keywordflow">if</span> (!(
<a name="l01822"></a>01822           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01823"></a>01823           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01824"></a>01824           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01825"></a>01825           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01826"></a>01826         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_SOFT_PAUSE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01827"></a>01827     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020128ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01828"></a>01828 }
<a name="l01829"></a>01829 <span class="preprocessor">#else</span>
<a name="l01830"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad1c31d481197b1e2d84b4de9fbcc264d">01830</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_SOFT_PAUSE(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020128ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5ca5b0e50036dae173b207fe7622f606">CVMX_BGXX_SMUX_TX_THRESH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01834"></a>01834 {
<a name="l01835"></a>01835     <span class="keywordflow">if</span> (!(
<a name="l01836"></a>01836           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01837"></a>01837           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01838"></a>01838           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01839"></a>01839           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01840"></a>01840         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SMUX_TX_THRESH(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01841"></a>01841     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0020168ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01842"></a>01842 }
<a name="l01843"></a>01843 <span class="preprocessor">#else</span>
<a name="l01844"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5ca5b0e50036dae173b207fe7622f606">01844</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SMUX_TX_THRESH(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0020168ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#afc6c363e8bd3a2a4dc89436fe128d731">CVMX_BGXX_SPUX_AN_ADV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01848"></a>01848 {
<a name="l01849"></a>01849     <span class="keywordflow">if</span> (!(
<a name="l01850"></a>01850           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01851"></a>01851           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01852"></a>01852           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01853"></a>01853           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01854"></a>01854         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_ADV(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01855"></a>01855     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100D8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01856"></a>01856 }
<a name="l01857"></a>01857 <span class="preprocessor">#else</span>
<a name="l01858"></a><a class="code" href="cvmx-bgxx-defs_8h.html#afc6c363e8bd3a2a4dc89436fe128d731">01858</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_ADV(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100D8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01861"></a>01861 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#abdef35079c4c7bc31ef72e915e53d78e">CVMX_BGXX_SPUX_AN_BP_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01862"></a>01862 {
<a name="l01863"></a>01863     <span class="keywordflow">if</span> (!(
<a name="l01864"></a>01864           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01865"></a>01865           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01866"></a>01866           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01867"></a>01867           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01868"></a>01868         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_BP_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01869"></a>01869     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100F8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01870"></a>01870 }
<a name="l01871"></a>01871 <span class="preprocessor">#else</span>
<a name="l01872"></a><a class="code" href="cvmx-bgxx-defs_8h.html#abdef35079c4c7bc31ef72e915e53d78e">01872</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_BP_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100F8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01873"></a>01873 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01875"></a>01875 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a8aea8756678718ef20809b95b161a517">CVMX_BGXX_SPUX_AN_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01876"></a>01876 {
<a name="l01877"></a>01877     <span class="keywordflow">if</span> (!(
<a name="l01878"></a>01878           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01879"></a>01879           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01880"></a>01880           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01881"></a>01881           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01882"></a>01882         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01883"></a>01883     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100C8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01884"></a>01884 }
<a name="l01885"></a>01885 <span class="preprocessor">#else</span>
<a name="l01886"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8aea8756678718ef20809b95b161a517">01886</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100C8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01889"></a>01889 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a49cdeac923a62fb76e8bf9f75af450ce">CVMX_BGXX_SPUX_AN_LP_BASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01890"></a>01890 {
<a name="l01891"></a>01891     <span class="keywordflow">if</span> (!(
<a name="l01892"></a>01892           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01893"></a>01893           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01894"></a>01894           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01895"></a>01895           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01896"></a>01896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_LP_BASE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01897"></a>01897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100E0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01898"></a>01898 }
<a name="l01899"></a>01899 <span class="preprocessor">#else</span>
<a name="l01900"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a49cdeac923a62fb76e8bf9f75af450ce">01900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_LP_BASE(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100E0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6ec0be0f939e646174fa92d76bc1846f">CVMX_BGXX_SPUX_AN_LP_XNP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01904"></a>01904 {
<a name="l01905"></a>01905     <span class="keywordflow">if</span> (!(
<a name="l01906"></a>01906           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01907"></a>01907           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01908"></a>01908           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01909"></a>01909           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01910"></a>01910         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_LP_XNP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01911"></a>01911     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100F0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01912"></a>01912 }
<a name="l01913"></a>01913 <span class="preprocessor">#else</span>
<a name="l01914"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6ec0be0f939e646174fa92d76bc1846f">01914</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_LP_XNP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100F0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01917"></a>01917 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac21c16bba3220a713b6fd9dc09e92e2e">CVMX_BGXX_SPUX_AN_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01918"></a>01918 {
<a name="l01919"></a>01919     <span class="keywordflow">if</span> (!(
<a name="l01920"></a>01920           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01921"></a>01921           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01922"></a>01922           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01923"></a>01923           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01924"></a>01924         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01925"></a>01925     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100D0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01926"></a>01926 }
<a name="l01927"></a>01927 <span class="preprocessor">#else</span>
<a name="l01928"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac21c16bba3220a713b6fd9dc09e92e2e">01928</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100D0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01931"></a>01931 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aa2c2292042e50b592fd55f8528dc3cb0">CVMX_BGXX_SPUX_AN_XNP_TX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01932"></a>01932 {
<a name="l01933"></a>01933     <span class="keywordflow">if</span> (!(
<a name="l01934"></a>01934           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01935"></a>01935           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01936"></a>01936           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01937"></a>01937           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01938"></a>01938         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_AN_XNP_TX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01939"></a>01939     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100E8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01940"></a>01940 }
<a name="l01941"></a>01941 <span class="preprocessor">#else</span>
<a name="l01942"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa2c2292042e50b592fd55f8528dc3cb0">01942</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_AN_XNP_TX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100E8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01943"></a>01943 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01945"></a>01945 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1686414a6ca89d84c79e8f62f2621c7b">CVMX_BGXX_SPUX_BR_ALGN_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01946"></a>01946 {
<a name="l01947"></a>01947     <span class="keywordflow">if</span> (!(
<a name="l01948"></a>01948           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01949"></a>01949           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01950"></a>01950           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01951"></a>01951           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01952"></a>01952         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_ALGN_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01953"></a>01953     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010050ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01954"></a>01954 }
<a name="l01955"></a>01955 <span class="preprocessor">#else</span>
<a name="l01956"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1686414a6ca89d84c79e8f62f2621c7b">01956</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_ALGN_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010050ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac021a3a9438588e33ed44a1a93fcf398">CVMX_BGXX_SPUX_BR_BIP_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01960"></a>01960 {
<a name="l01961"></a>01961     <span class="keywordflow">if</span> (!(
<a name="l01962"></a>01962           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01963"></a>01963           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01964"></a>01964           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01965"></a>01965           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01966"></a>01966         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_BIP_ERR_CNT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01967"></a>01967     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01968"></a>01968 }
<a name="l01969"></a>01969 <span class="preprocessor">#else</span>
<a name="l01970"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac021a3a9438588e33ed44a1a93fcf398">01970</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_BIP_ERR_CNT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010058ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01971"></a>01971 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01972"></a>01972 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a67f0b6af5c13fb62a2b51a8359937b5e">CVMX_BGXX_SPUX_BR_LANE_MAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01974"></a>01974 {
<a name="l01975"></a>01975     <span class="keywordflow">if</span> (!(
<a name="l01976"></a>01976           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01977"></a>01977           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01978"></a>01978           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01979"></a>01979           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01980"></a>01980         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_LANE_MAP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01981"></a>01981     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010060ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01982"></a>01982 }
<a name="l01983"></a>01983 <span class="preprocessor">#else</span>
<a name="l01984"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a67f0b6af5c13fb62a2b51a8359937b5e">01984</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_LANE_MAP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010060ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01985"></a>01985 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01986"></a>01986 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01987"></a>01987 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a216fd2f0e5830b131f667baf7c38ccbe">CVMX_BGXX_SPUX_BR_PMD_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01988"></a>01988 {
<a name="l01989"></a>01989     <span class="keywordflow">if</span> (!(
<a name="l01990"></a>01990           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l01991"></a>01991           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01992"></a>01992           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l01993"></a>01993           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l01994"></a>01994         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_PMD_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01995"></a>01995     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010068ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l01996"></a>01996 }
<a name="l01997"></a>01997 <span class="preprocessor">#else</span>
<a name="l01998"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a216fd2f0e5830b131f667baf7c38ccbe">01998</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_PMD_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010068ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a50c19fedb013443e405b8fd14b8d82ef">CVMX_BGXX_SPUX_BR_PMD_LD_CUP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02002"></a>02002 {
<a name="l02003"></a>02003     <span class="keywordflow">if</span> (!(
<a name="l02004"></a>02004           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02005"></a>02005           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02006"></a>02006           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02007"></a>02007           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02008"></a>02008         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_PMD_LD_CUP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02009"></a>02009     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010088ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02010"></a>02010 }
<a name="l02011"></a>02011 <span class="preprocessor">#else</span>
<a name="l02012"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a50c19fedb013443e405b8fd14b8d82ef">02012</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_PMD_LD_CUP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010088ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a77996255770c2efbd6932282019ef9ab">CVMX_BGXX_SPUX_BR_PMD_LD_REP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02016"></a>02016 {
<a name="l02017"></a>02017     <span class="keywordflow">if</span> (!(
<a name="l02018"></a>02018           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02019"></a>02019           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02020"></a>02020           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02021"></a>02021           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02022"></a>02022         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_PMD_LD_REP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02023"></a>02023     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010090ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02024"></a>02024 }
<a name="l02025"></a>02025 <span class="preprocessor">#else</span>
<a name="l02026"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a77996255770c2efbd6932282019ef9ab">02026</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_PMD_LD_REP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010090ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02029"></a>02029 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a84461bf78baf57d0d7c3c2715573effe">CVMX_BGXX_SPUX_BR_PMD_LP_CUP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02030"></a>02030 {
<a name="l02031"></a>02031     <span class="keywordflow">if</span> (!(
<a name="l02032"></a>02032           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02033"></a>02033           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02034"></a>02034           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02035"></a>02035           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02036"></a>02036         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_PMD_LP_CUP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02037"></a>02037     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010078ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02038"></a>02038 }
<a name="l02039"></a>02039 <span class="preprocessor">#else</span>
<a name="l02040"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a84461bf78baf57d0d7c3c2715573effe">02040</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_PMD_LP_CUP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010078ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02041"></a>02041 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02042"></a>02042 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a9bf10f50a857e78bf92cc137439cf9d1">CVMX_BGXX_SPUX_BR_PMD_LP_REP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02044"></a>02044 {
<a name="l02045"></a>02045     <span class="keywordflow">if</span> (!(
<a name="l02046"></a>02046           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02047"></a>02047           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02048"></a>02048           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02049"></a>02049           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02050"></a>02050         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_PMD_LP_REP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02051"></a>02051     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010080ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02052"></a>02052 }
<a name="l02053"></a>02053 <span class="preprocessor">#else</span>
<a name="l02054"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9bf10f50a857e78bf92cc137439cf9d1">02054</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_PMD_LP_REP(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010080ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02056"></a>02056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a18417071ac56a6688afbb518b2828add">CVMX_BGXX_SPUX_BR_PMD_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02058"></a>02058 {
<a name="l02059"></a>02059     <span class="keywordflow">if</span> (!(
<a name="l02060"></a>02060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02061"></a>02061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02062"></a>02062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02063"></a>02063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02064"></a>02064         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_PMD_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02065"></a>02065     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010070ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02066"></a>02066 }
<a name="l02067"></a>02067 <span class="preprocessor">#else</span>
<a name="l02068"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a18417071ac56a6688afbb518b2828add">02068</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_PMD_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010070ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6d0aa7a81a4a9cd80034cafdef68c5d8">CVMX_BGXX_SPUX_BR_STATUS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02072"></a>02072 {
<a name="l02073"></a>02073     <span class="keywordflow">if</span> (!(
<a name="l02074"></a>02074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02075"></a>02075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02076"></a>02076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02077"></a>02077           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02078"></a>02078         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_STATUS1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02079"></a>02079     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010030ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02080"></a>02080 }
<a name="l02081"></a>02081 <span class="preprocessor">#else</span>
<a name="l02082"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6d0aa7a81a4a9cd80034cafdef68c5d8">02082</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_STATUS1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010030ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02084"></a>02084 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a0822d36d1e5d56aa9b9b26c498896399">CVMX_BGXX_SPUX_BR_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02086"></a>02086 {
<a name="l02087"></a>02087     <span class="keywordflow">if</span> (!(
<a name="l02088"></a>02088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02089"></a>02089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02090"></a>02090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02091"></a>02091           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02092"></a>02092         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_STATUS2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02093"></a>02093     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02094"></a>02094 }
<a name="l02095"></a>02095 <span class="preprocessor">#else</span>
<a name="l02096"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0822d36d1e5d56aa9b9b26c498896399">02096</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_STATUS2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010038ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02097"></a>02097 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02099"></a>02099 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ab2251307711b0130c629d4ac57cae5f0">CVMX_BGXX_SPUX_BR_TP_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02100"></a>02100 {
<a name="l02101"></a>02101     <span class="keywordflow">if</span> (!(
<a name="l02102"></a>02102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02103"></a>02103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02104"></a>02104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02105"></a>02105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02106"></a>02106         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_TP_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02107"></a>02107     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02108"></a>02108 }
<a name="l02109"></a>02109 <span class="preprocessor">#else</span>
<a name="l02110"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab2251307711b0130c629d4ac57cae5f0">02110</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_TP_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010040ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5ba47669c1e4274a7bc135c87829622b">CVMX_BGXX_SPUX_BR_TP_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02114"></a>02114 {
<a name="l02115"></a>02115     <span class="keywordflow">if</span> (!(
<a name="l02116"></a>02116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02117"></a>02117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02118"></a>02118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02119"></a>02119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02120"></a>02120         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BR_TP_ERR_CNT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02121"></a>02121     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02122"></a>02122 }
<a name="l02123"></a>02123 <span class="preprocessor">#else</span>
<a name="l02124"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5ba47669c1e4274a7bc135c87829622b">02124</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BR_TP_ERR_CNT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010048ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02127"></a>02127 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ae93d29ab244a81285b6330c2e95e13cd">CVMX_BGXX_SPUX_BX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02128"></a>02128 {
<a name="l02129"></a>02129     <span class="keywordflow">if</span> (!(
<a name="l02130"></a>02130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02131"></a>02131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02132"></a>02132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02133"></a>02133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02134"></a>02134         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_BX_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02135"></a>02135     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02136"></a>02136 }
<a name="l02137"></a>02137 <span class="preprocessor">#else</span>
<a name="l02138"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae93d29ab244a81285b6330c2e95e13cd">02138</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_BX_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010028ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a5f714ddc68f658585abcf684a6093409">CVMX_BGXX_SPUX_CONTROL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02142"></a>02142 {
<a name="l02143"></a>02143     <span class="keywordflow">if</span> (!(
<a name="l02144"></a>02144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02145"></a>02145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02146"></a>02146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02147"></a>02147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02148"></a>02148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_CONTROL1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02149"></a>02149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02150"></a>02150 }
<a name="l02151"></a>02151 <span class="preprocessor">#else</span>
<a name="l02152"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5f714ddc68f658585abcf684a6093409">02152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_CONTROL1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010000ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#af7094c395bf3a268db2573f84cc321a3">CVMX_BGXX_SPUX_CONTROL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02156"></a>02156 {
<a name="l02157"></a>02157     <span class="keywordflow">if</span> (!(
<a name="l02158"></a>02158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02159"></a>02159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02160"></a>02160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02161"></a>02161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02162"></a>02162         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_CONTROL2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02163"></a>02163     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02164"></a>02164 }
<a name="l02165"></a>02165 <span class="preprocessor">#else</span>
<a name="l02166"></a><a class="code" href="cvmx-bgxx-defs_8h.html#af7094c395bf3a268db2573f84cc321a3">02166</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_CONTROL2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010018ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ac677a76604747035e7df9a101964d138">CVMX_BGXX_SPUX_FEC_ABIL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02170"></a>02170 {
<a name="l02171"></a>02171     <span class="keywordflow">if</span> (!(
<a name="l02172"></a>02172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02173"></a>02173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02174"></a>02174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02175"></a>02175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02176"></a>02176         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_FEC_ABIL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02177"></a>02177     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010098ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02178"></a>02178 }
<a name="l02179"></a>02179 <span class="preprocessor">#else</span>
<a name="l02180"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac677a76604747035e7df9a101964d138">02180</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_FEC_ABIL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010098ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02181"></a>02181 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02182"></a>02182 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a3f8a7da0a095d759e91cd19e8fa0d00d">CVMX_BGXX_SPUX_FEC_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02184"></a>02184 {
<a name="l02185"></a>02185     <span class="keywordflow">if</span> (!(
<a name="l02186"></a>02186           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02187"></a>02187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02188"></a>02188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02189"></a>02189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02190"></a>02190         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_FEC_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02191"></a>02191     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02192"></a>02192 }
<a name="l02193"></a>02193 <span class="preprocessor">#else</span>
<a name="l02194"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3f8a7da0a095d759e91cd19e8fa0d00d">02194</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_FEC_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100A0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad251a8c1ec51c712a468fde0081ae9ee">CVMX_BGXX_SPUX_FEC_CORR_BLKS01</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02198"></a>02198 {
<a name="l02199"></a>02199     <span class="keywordflow">if</span> (!(
<a name="l02200"></a>02200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02201"></a>02201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02202"></a>02202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02203"></a>02203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02204"></a>02204         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_FEC_CORR_BLKS01(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02205"></a>02205     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02206"></a>02206 }
<a name="l02207"></a>02207 <span class="preprocessor">#else</span>
<a name="l02208"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad251a8c1ec51c712a468fde0081ae9ee">02208</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_FEC_CORR_BLKS01(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100A8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02209"></a>02209 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02210"></a>02210 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a7b96a4b06f8e0a542ef3f611703d9d7f">CVMX_BGXX_SPUX_FEC_CORR_BLKS23</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02212"></a>02212 {
<a name="l02213"></a>02213     <span class="keywordflow">if</span> (!(
<a name="l02214"></a>02214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02215"></a>02215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02216"></a>02216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02217"></a>02217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02218"></a>02218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_FEC_CORR_BLKS23(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02219"></a>02219     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02220"></a>02220 }
<a name="l02221"></a>02221 <span class="preprocessor">#else</span>
<a name="l02222"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7b96a4b06f8e0a542ef3f611703d9d7f">02222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_FEC_CORR_BLKS23(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02224"></a>02224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a34c4c08a45a8c75dc9656869d3f4ca7c">CVMX_BGXX_SPUX_FEC_UNCORR_BLKS01</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02226"></a>02226 {
<a name="l02227"></a>02227     <span class="keywordflow">if</span> (!(
<a name="l02228"></a>02228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02229"></a>02229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02230"></a>02230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02231"></a>02231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02232"></a>02232         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_FEC_UNCORR_BLKS01(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02233"></a>02233     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02234"></a>02234 }
<a name="l02235"></a>02235 <span class="preprocessor">#else</span>
<a name="l02236"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a34c4c08a45a8c75dc9656869d3f4ca7c">02236</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_FEC_UNCORR_BLKS01(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100B8ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a774b02c4b8c72579bb7917c2310c996d">CVMX_BGXX_SPUX_FEC_UNCORR_BLKS23</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02240"></a>02240 {
<a name="l02241"></a>02241     <span class="keywordflow">if</span> (!(
<a name="l02242"></a>02242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02243"></a>02243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02244"></a>02244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02245"></a>02245           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02246"></a>02246         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_FEC_UNCORR_BLKS23(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02247"></a>02247     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E00100C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02248"></a>02248 }
<a name="l02249"></a>02249 <span class="preprocessor">#else</span>
<a name="l02250"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a774b02c4b8c72579bb7917c2310c996d">02250</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_FEC_UNCORR_BLKS23(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E00100C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02251"></a>02251 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a2e0f8b3767f1749c70a7e2c6fe7d19fd">CVMX_BGXX_SPUX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02254"></a>02254 {
<a name="l02255"></a>02255     <span class="keywordflow">if</span> (!(
<a name="l02256"></a>02256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02257"></a>02257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02258"></a>02258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02259"></a>02259           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02260"></a>02260         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_INT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02261"></a>02261     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010220ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02262"></a>02262 }
<a name="l02263"></a>02263 <span class="preprocessor">#else</span>
<a name="l02264"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a2e0f8b3767f1749c70a7e2c6fe7d19fd">02264</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_INT(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010220ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02266"></a>02266 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02267"></a>02267 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a41f33fa85e150097694b38cf359249c9">CVMX_BGXX_SPUX_LPCS_STATES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02268"></a>02268 {
<a name="l02269"></a>02269     <span class="keywordflow">if</span> (!(
<a name="l02270"></a>02270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02271"></a>02271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02272"></a>02272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02273"></a>02273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02274"></a>02274         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_LPCS_STATES(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02275"></a>02275     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010208ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02276"></a>02276 }
<a name="l02277"></a>02277 <span class="preprocessor">#else</span>
<a name="l02278"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a41f33fa85e150097694b38cf359249c9">02278</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_LPCS_STATES(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010208ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02279"></a>02279 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02281"></a>02281 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#afb5187fbd58171264807bc6de37e0ac7">CVMX_BGXX_SPUX_MISC_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02282"></a>02282 {
<a name="l02283"></a>02283     <span class="keywordflow">if</span> (!(
<a name="l02284"></a>02284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02285"></a>02285           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02286"></a>02286           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02287"></a>02287           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02288"></a>02288         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_MISC_CONTROL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02289"></a>02289     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010218ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02290"></a>02290 }
<a name="l02291"></a>02291 <span class="preprocessor">#else</span>
<a name="l02292"></a><a class="code" href="cvmx-bgxx-defs_8h.html#afb5187fbd58171264807bc6de37e0ac7">02292</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_MISC_CONTROL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010218ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02293"></a>02293 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02294"></a>02294 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aa22ec5cec90cf69b1a92ee1001ae9e72">CVMX_BGXX_SPUX_SPD_ABIL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02296"></a>02296 {
<a name="l02297"></a>02297     <span class="keywordflow">if</span> (!(
<a name="l02298"></a>02298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02299"></a>02299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02300"></a>02300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02301"></a>02301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02302"></a>02302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_SPD_ABIL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02303"></a>02303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02304"></a>02304 }
<a name="l02305"></a>02305 <span class="preprocessor">#else</span>
<a name="l02306"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa22ec5cec90cf69b1a92ee1001ae9e72">02306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_SPD_ABIL(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010010ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02307"></a>02307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02308"></a>02308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02309"></a>02309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#aee8ea18af56c242f11c9eb200d5a99ea">CVMX_BGXX_SPUX_STATUS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02310"></a>02310 {
<a name="l02311"></a>02311     <span class="keywordflow">if</span> (!(
<a name="l02312"></a>02312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02313"></a>02313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02314"></a>02314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02315"></a>02315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02316"></a>02316         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_STATUS1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02317"></a>02317     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010008ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02318"></a>02318 }
<a name="l02319"></a>02319 <span class="preprocessor">#else</span>
<a name="l02320"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aee8ea18af56c242f11c9eb200d5a99ea">02320</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_STATUS1(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010008ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02321"></a>02321 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02322"></a>02322 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02323"></a>02323 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a6a64eed8f46488076610f6dcfb0aff69">CVMX_BGXX_SPUX_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02324"></a>02324 {
<a name="l02325"></a>02325     <span class="keywordflow">if</span> (!(
<a name="l02326"></a>02326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02327"></a>02327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02328"></a>02328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02329"></a>02329           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02330"></a>02330         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPUX_STATUS2(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02331"></a>02331     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576;
<a name="l02332"></a>02332 }
<a name="l02333"></a>02333 <span class="preprocessor">#else</span>
<a name="l02334"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6a64eed8f46488076610f6dcfb0aff69">02334</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPUX_STATUS2(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010020ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x10ull) * 1048576)</span>
<a name="l02335"></a>02335 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02337"></a>02337 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#acdfc35c21acff01cc6c9dbe2f9ebaea8">CVMX_BGXX_SPU_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02338"></a>02338 {
<a name="l02339"></a>02339     <span class="keywordflow">if</span> (!(
<a name="l02340"></a>02340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l02341"></a>02341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02342"></a>02342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02343"></a>02343           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02344"></a>02344         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPU_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02345"></a>02345     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010318ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02346"></a>02346 }
<a name="l02347"></a>02347 <span class="preprocessor">#else</span>
<a name="l02348"></a><a class="code" href="cvmx-bgxx-defs_8h.html#acdfc35c21acff01cc6c9dbe2f9ebaea8">02348</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPU_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800E0010318ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02350"></a>02350 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02351"></a>02351 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a1ca3d0027f2bac82f23a4573e596808a">CVMX_BGXX_SPU_DBG_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02352"></a>02352 {
<a name="l02353"></a>02353     <span class="keywordflow">if</span> (!(
<a name="l02354"></a>02354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l02355"></a>02355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02356"></a>02356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02357"></a>02357           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02358"></a>02358         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPU_DBG_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02359"></a>02359     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010300ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02360"></a>02360 }
<a name="l02361"></a>02361 <span class="preprocessor">#else</span>
<a name="l02362"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1ca3d0027f2bac82f23a4573e596808a">02362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPU_DBG_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800E0010300ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l02363"></a>02363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02364"></a>02364 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02365"></a>02365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ace97d37c612ba8aca2e669698e08d8b5">CVMX_BGXX_SPU_MEM_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02366"></a>02366 {
<a name="l02367"></a>02367     <span class="keywordflow">if</span> (!(
<a name="l02368"></a>02368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l02369"></a>02369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02370"></a>02370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02371"></a>02371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02372"></a>02372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPU_MEM_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02373"></a>02373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010310ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02374"></a>02374 }
<a name="l02375"></a>02375 <span class="preprocessor">#else</span>
<a name="l02376"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ace97d37c612ba8aca2e669698e08d8b5">02376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPU_MEM_INT(offset) (CVMX_ADD_IO_SEG(0x00011800E0010310ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02378"></a>02378 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02379"></a>02379 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a4b793a80ffee9a3ad4e998b28d7e4d3a">CVMX_BGXX_SPU_MEM_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02380"></a>02380 {
<a name="l02381"></a>02381     <span class="keywordflow">if</span> (!(
<a name="l02382"></a>02382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l02383"></a>02383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02384"></a>02384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l02385"></a>02385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02386"></a>02386         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPU_MEM_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02387"></a>02387     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010308ull) + ((offset) &amp; 7) * 0x1000000ull;
<a name="l02388"></a>02388 }
<a name="l02389"></a>02389 <span class="preprocessor">#else</span>
<a name="l02390"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4b793a80ffee9a3ad4e998b28d7e4d3a">02390</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPU_MEM_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800E0010308ull) + ((offset) &amp; 7) * 0x1000000ull)</span>
<a name="l02391"></a>02391 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02393"></a>02393 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#a3bac540dbee5371cb9a435aecebe1cf2">CVMX_BGXX_SPU_SDSX_SKEW_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02394"></a>02394 {
<a name="l02395"></a>02395     <span class="keywordflow">if</span> (!(
<a name="l02396"></a>02396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02397"></a>02397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02398"></a>02398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02399"></a>02399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02400"></a>02400         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPU_SDSX_SKEW_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02401"></a>02401     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010320ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x200000ull) * 8;
<a name="l02402"></a>02402 }
<a name="l02403"></a>02403 <span class="preprocessor">#else</span>
<a name="l02404"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3bac540dbee5371cb9a435aecebe1cf2">02404</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPU_SDSX_SKEW_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010320ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x200000ull) * 8)</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02406"></a>02406 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02407"></a>02407 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bgxx-defs_8h.html#ad8180c81410c87f132057a1ed63d7f18">CVMX_BGXX_SPU_SDSX_STATES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l02408"></a>02408 {
<a name="l02409"></a>02409     <span class="keywordflow">if</span> (!(
<a name="l02410"></a>02410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 2)))) ||
<a name="l02411"></a>02411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02412"></a>02412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5)))) ||
<a name="l02413"></a>02413           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l02414"></a>02414         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BGXX_SPU_SDSX_STATES(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l02415"></a>02415     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800E0010340ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x200000ull) * 8;
<a name="l02416"></a>02416 }
<a name="l02417"></a>02417 <span class="preprocessor">#else</span>
<a name="l02418"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad8180c81410c87f132057a1ed63d7f18">02418</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BGXX_SPU_SDSX_STATES(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800E0010340ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x200000ull) * 8)</span>
<a name="l02419"></a>02419 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02420"></a>02420 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02421"></a>02421 <span class="comment">/**</span>
<a name="l02422"></a>02422 <span class="comment"> * cvmx_bgx#_cmr#_config</span>
<a name="l02423"></a>02423 <span class="comment"> *</span>
<a name="l02424"></a>02424 <span class="comment"> * Logical MAC/PCS configuration registers; one per LMAC. The maximum number of LMACs (and</span>
<a name="l02425"></a>02425 <span class="comment"> * maximum LMAC ID) that can be enabled by these registers is limited by</span>
<a name="l02426"></a>02426 <span class="comment"> * BGX()_CMR_RX_LMACS[LMACS] and BGX()_CMR_TX_LMACS[LMACS]. When multiple LMACs are</span>
<a name="l02427"></a>02427 <span class="comment"> * enabled, they must be configured with the same [LMAC_TYPE] value.</span>
<a name="l02428"></a>02428 <span class="comment"> */</span>
<a name="l02429"></a><a class="code" href="unioncvmx__bgxx__cmrx__config.html">02429</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__config.html" title="cvmx_bgx::_cmr::_config">cvmx_bgxx_cmrx_config</a> {
<a name="l02430"></a><a class="code" href="unioncvmx__bgxx__cmrx__config.html#a13f114ccc68598a47f768648f8d4e67e">02430</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__config.html#a13f114ccc68598a47f768648f8d4e67e">u64</a>;
<a name="l02431"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html">02431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html">cvmx_bgxx_cmrx_config_s</a> {
<a name="l02432"></a>02432 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02433"></a>02433 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a6154819929f49f2fc911ebcd931090b6">reserved_16_63</a>               : 48;
<a name="l02434"></a>02434     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a455ab0dc109040dcdf70f971ed40c5e6">enable</a>                       : 1;  <span class="comment">/**&lt; Logical MAC/PCS enable. This is the master enable for the LMAC. When clear, all the</span>
<a name="l02435"></a>02435 <span class="comment">                                                         dedicated BGX context state for the LMAC (state machines, FIFOs, counters, etc.) is reset,</span>
<a name="l02436"></a>02436 <span class="comment">                                                         and LMAC access to shared BGX resources (SMU/SPU data path, SerDes lanes) is disabled.</span>
<a name="l02437"></a>02437 <span class="comment">                                                         When set, LMAC operation is enabled, including link bring-up, synchronization, and</span>
<a name="l02438"></a>02438 <span class="comment">                                                         transmit/receive of idles and fault sequences. Note that configuration registers for an</span>
<a name="l02439"></a>02439 <span class="comment">                                                         LMAC are not reset when this bit is clear, allowing software to program them before</span>
<a name="l02440"></a>02440 <span class="comment">                                                         setting this bit to enable the LMAC. This bit together with [LMAC_TYPE] is also used to</span>
<a name="l02441"></a>02441 <span class="comment">                                                         enable the clocking to the GMP and/or blocks of the Super path (SMU and SPU). CMR clocking</span>
<a name="l02442"></a>02442 <span class="comment">                                                         is enabled when any of the paths are enabled. */</span>
<a name="l02443"></a>02443     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#aa04d02a89a7f11652ce98f1aec5f9e0c">data_pkt_rx_en</a>               : 1;  <span class="comment">/**&lt; Data packet receive enable. When [ENABLE] = 1 and [DATA_PKT_RX_EN] = 1, the reception of</span>
<a name="l02444"></a>02444 <span class="comment">                                                         data</span>
<a name="l02445"></a>02445 <span class="comment">                                                         packets is enabled in the MAC layer. When [ENABLE] = 1 and [DATA_PKT_RX_EN] = 0, the MAC</span>
<a name="l02446"></a>02446 <span class="comment">                                                         layer</span>
<a name="l02447"></a>02447 <span class="comment">                                                         drops received data and flow-control packets. */</span>
<a name="l02448"></a>02448     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a217b728803caf7f52187c18410ee4885">data_pkt_tx_en</a>               : 1;  <span class="comment">/**&lt; Data packet transmit enable. When [ENABLE] = 1 and [DATA_PKT_TX_EN] = 1, the transmission</span>
<a name="l02449"></a>02449 <span class="comment">                                                         of</span>
<a name="l02450"></a>02450 <span class="comment">                                                         data</span>
<a name="l02451"></a>02451 <span class="comment">                                                         packets is enabled in the MAC layer. When [ENABLE] = 1 and [DATA_PKT_TX_EN] = 0, the MAC</span>
<a name="l02452"></a>02452 <span class="comment">                                                         layer</span>
<a name="l02453"></a>02453 <span class="comment">                                                         suppresses the transmission of new data and packets for the LMAC. */</span>
<a name="l02454"></a>02454     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a1e956192c590d09dcce478e3a79f6a0b">int_beat_gen</a>                 : 1;  <span class="comment">/**&lt; Internal beat generation. This bit is used for debug/test purposes and should be clear</span>
<a name="l02455"></a>02455 <span class="comment">                                                         during normal operation. When set, the LMAC&apos;s PCS layer ignores RXVALID and</span>
<a name="l02456"></a>02456 <span class="comment">                                                         TXREADY/TXCREDIT from the associated SerDes lanes, internally generates fake (idle)</span>
<a name="l02457"></a>02457 <span class="comment">                                                         RXVALID and TXCREDIT pulses, and suppresses transmission to the SerDes. */</span>
<a name="l02458"></a>02458     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#aa1e75a93fe588473c28949c468414403">mix_en</a>                       : 1;  <span class="comment">/**&lt; Management enable. This bit is used by LMACs 0 and 1 only, and should be kept clear for</span>
<a name="l02459"></a>02459 <span class="comment">                                                         LMACs 2 and 3. Setting it will pipe the LMAC to and from the MIX interface (LMAC0 to/from</span>
<a name="l02460"></a>02460 <span class="comment">                                                         MIX0, LMAC1 to/from MIX1).  [LMAC_TYPE] must be 0 (SGMII) then this bit is set.</span>
<a name="l02461"></a>02461 <span class="comment">                                                         This field must be programmed to its final value before [ENABLE] is set, and must not</span>
<a name="l02462"></a>02462 <span class="comment">                                                         be changed when [ENABLE]=1. */</span>
<a name="l02463"></a>02463     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#af842e84757edce27992f42beb641bdd0">lmac_type</a>                    : 3;  <span class="comment">/**&lt; Logical MAC/PCS/prt type:</span>
<a name="l02464"></a>02464 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02465"></a>02465 <span class="comment">                                                           LMAC_TYPE  Name       Description            NUM_PCS_LANES</span>
<a name="l02466"></a>02466 <span class="comment">                                                           ----------------------------------------------------------</span>
<a name="l02467"></a>02467 <span class="comment">                                                           0x0        SGMII      SGMII/1000BASE-X             1</span>
<a name="l02468"></a>02468 <span class="comment">                                                           0x1        XAUI       10GBASE-X/XAUI or DXAUI      4</span>
<a name="l02469"></a>02469 <span class="comment">                                                           0x2        RXAUI      Reduced XAUI                 2</span>
<a name="l02470"></a>02470 <span class="comment">                                                           0x3        10G_R      10GBASE-R                    1</span>
<a name="l02471"></a>02471 <span class="comment">                                                           0x4        40G_R      40GBASE-R                    4</span>
<a name="l02472"></a>02472 <span class="comment">                                                           0x5        RGMII      RGMII                        -</span>
<a name="l02473"></a>02473 <span class="comment">                                                           Other      --         Reserved                     -</span>
<a name="l02474"></a>02474 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l02475"></a>02475 <span class="comment">                                                         NUM_PCS_LANES specifies the number of PCS lanes that are valid for</span>
<a name="l02476"></a>02476 <span class="comment">                                                         each type. Each valid PCS lane is mapped to a physical SerDes lane</span>
<a name="l02477"></a>02477 <span class="comment">                                                         based on the programming of [LANE_TO_SDS].</span>
<a name="l02478"></a>02478 <span class="comment">                                                         In the case of RGMII, the XCV interface is used instead of the PCS lane and</span>
<a name="l02479"></a>02479 <span class="comment">                                                         SerDes interface.  The RGMII setting is only available for LMAC 0.</span>
<a name="l02480"></a>02480 <span class="comment">                                                         This field must be programmed to its final value before [ENABLE] is set, and must not</span>
<a name="l02481"></a>02481 <span class="comment">                                                         be changed when [ENABLE] = 1. */</span>
<a name="l02482"></a>02482     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#af737deb5c1c31bde857dcee981baf1aa">lane_to_sds</a>                  : 8;  <span class="comment">/**&lt; PCS lane-to-SerDes mapping.</span>
<a name="l02483"></a>02483 <span class="comment">                                                         This is an array of 2-bit values that map each logical PCS lane to a</span>
<a name="l02484"></a>02484 <span class="comment">                                                         physical SerDes lane, as follows:</span>
<a name="l02485"></a>02485 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02486"></a>02486 <span class="comment">                                                           Bits    Description            Reset value</span>
<a name="l02487"></a>02487 <span class="comment">                                                           ------------------------------------------</span>
<a name="l02488"></a>02488 <span class="comment">                                                           &lt;7:6&gt;   PCS Lane 3 SerDes ID       0x3</span>
<a name="l02489"></a>02489 <span class="comment">                                                           &lt;5:4&gt;   PCS Lane 2 SerDes ID       0x2</span>
<a name="l02490"></a>02490 <span class="comment">                                                           &lt;3:2&gt;   PCS Lane 1 SerDes ID       0x1</span>
<a name="l02491"></a>02491 <span class="comment">                                                           &lt;1:0&gt;   PCS Lane 0 SerDes ID       0x0</span>
<a name="l02492"></a>02492 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l02493"></a>02493 <span class="comment">                                                         PCS lanes 0 through NUM_PCS_LANES-1 are valid, where NUM_PCS_LANES is a function of the</span>
<a name="l02494"></a>02494 <span class="comment">                                                         logical MAC/PCS type (see [LMAC_TYPE]). For example, when [LMAC_TYPE] = RXAUI,</span>
<a name="l02495"></a>02495 <span class="comment">                                                         then NUM_PCS_LANES = 2, PCS lanes 0 and 1 valid and the associated physical SerDes lanes</span>
<a name="l02496"></a>02496 <span class="comment">                                                         are selected by bits &lt;1:0&gt; and &lt;3:2&gt;, respectively.</span>
<a name="l02497"></a>02497 <span class="comment">                                                         For 40GBASE-R ([LMAC_TYPE] = 40G_R), all four PCS lanes are valid, and the PCS lane IDs</span>
<a name="l02498"></a>02498 <span class="comment">                                                         determine the block distribution order and associated alignment markers on the transmit</span>
<a name="l02499"></a>02499 <span class="comment">                                                         side. This is not necessarily the order in which PCS lanes receive data because 802.3</span>
<a name="l02500"></a>02500 <span class="comment">                                                         allows multilane BASE-R receive lanes to be reordered. When a lane (called service</span>
<a name="l02501"></a>02501 <span class="comment">                                                         interface in 802.3ba-2010) has achieved alignment marker lock on the receive side (i.e.</span>
<a name="l02502"></a>02502 <span class="comment">                                                         the associated BGX()_SPU()_BR_ALGN_STATUS[MARKER_LOCK] = 1), then the actual</span>
<a name="l02503"></a>02503 <span class="comment">                                                         detected RX PCS lane number is recorded in the corresponding</span>
<a name="l02504"></a>02504 <span class="comment">                                                         BGX()_SPU()_BR_LANE_MAP[LNx_MAPPING].</span>
<a name="l02505"></a>02505 <span class="comment">                                                         This field must be programmed to its final value before [ENABLE] is set, and must not</span>
<a name="l02506"></a>02506 <span class="comment">                                                         be changed when [ENABLE] = 1. */</span>
<a name="l02507"></a>02507 <span class="preprocessor">#else</span>
<a name="l02508"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#af737deb5c1c31bde857dcee981baf1aa">02508</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#af737deb5c1c31bde857dcee981baf1aa">lane_to_sds</a>                  : 8;
<a name="l02509"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#af842e84757edce27992f42beb641bdd0">02509</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#af842e84757edce27992f42beb641bdd0">lmac_type</a>                    : 3;
<a name="l02510"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#aa1e75a93fe588473c28949c468414403">02510</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#aa1e75a93fe588473c28949c468414403">mix_en</a>                       : 1;
<a name="l02511"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a1e956192c590d09dcce478e3a79f6a0b">02511</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a1e956192c590d09dcce478e3a79f6a0b">int_beat_gen</a>                 : 1;
<a name="l02512"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a217b728803caf7f52187c18410ee4885">02512</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a217b728803caf7f52187c18410ee4885">data_pkt_tx_en</a>               : 1;
<a name="l02513"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#aa04d02a89a7f11652ce98f1aec5f9e0c">02513</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#aa04d02a89a7f11652ce98f1aec5f9e0c">data_pkt_rx_en</a>               : 1;
<a name="l02514"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a455ab0dc109040dcdf70f971ed40c5e6">02514</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a455ab0dc109040dcdf70f971ed40c5e6">enable</a>                       : 1;
<a name="l02515"></a><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a6154819929f49f2fc911ebcd931090b6">02515</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html#a6154819929f49f2fc911ebcd931090b6">reserved_16_63</a>               : 48;
<a name="l02516"></a>02516 <span class="preprocessor">#endif</span>
<a name="l02517"></a>02517 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__config.html#a9b9f1a0260906b63b6c45d6cd3065098">s</a>;
<a name="l02518"></a><a class="code" href="unioncvmx__bgxx__cmrx__config.html#abca496a9766dba2acc29988fb283f8cb">02518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html">cvmx_bgxx_cmrx_config_s</a>        <a class="code" href="unioncvmx__bgxx__cmrx__config.html#abca496a9766dba2acc29988fb283f8cb">cn73xx</a>;
<a name="l02519"></a><a class="code" href="unioncvmx__bgxx__cmrx__config.html#af9030efa2f591443a2c4c3bf340c324f">02519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html">cvmx_bgxx_cmrx_config_s</a>        <a class="code" href="unioncvmx__bgxx__cmrx__config.html#af9030efa2f591443a2c4c3bf340c324f">cn78xx</a>;
<a name="l02520"></a><a class="code" href="unioncvmx__bgxx__cmrx__config.html#a677cde44ce2c1825b8b13836e73dcd08">02520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html">cvmx_bgxx_cmrx_config_s</a>        <a class="code" href="unioncvmx__bgxx__cmrx__config.html#a677cde44ce2c1825b8b13836e73dcd08">cn78xxp1</a>;
<a name="l02521"></a><a class="code" href="unioncvmx__bgxx__cmrx__config.html#a95185fb47d116d91e263d84b0430794e">02521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__config_1_1cvmx__bgxx__cmrx__config__s.html">cvmx_bgxx_cmrx_config_s</a>        <a class="code" href="unioncvmx__bgxx__cmrx__config.html#a95185fb47d116d91e263d84b0430794e">cnf75xx</a>;
<a name="l02522"></a>02522 };
<a name="l02523"></a><a class="code" href="cvmx-bgxx-defs_8h.html#af09ae0f20b39bb7d79b896b65c6bde58">02523</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__config.html" title="cvmx_bgx::_cmr::_config">cvmx_bgxx_cmrx_config</a> <a class="code" href="unioncvmx__bgxx__cmrx__config.html" title="cvmx_bgx::_cmr::_config">cvmx_bgxx_cmrx_config_t</a>;
<a name="l02524"></a>02524 <span class="comment"></span>
<a name="l02525"></a>02525 <span class="comment">/**</span>
<a name="l02526"></a>02526 <span class="comment"> * cvmx_bgx#_cmr#_int</span>
<a name="l02527"></a>02527 <span class="comment"> */</span>
<a name="l02528"></a><a class="code" href="unioncvmx__bgxx__cmrx__int.html">02528</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__int.html" title="cvmx_bgx::_cmr::_int">cvmx_bgxx_cmrx_int</a> {
<a name="l02529"></a><a class="code" href="unioncvmx__bgxx__cmrx__int.html#ac521217feeab2dde2553c6be48faccad">02529</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__int.html#ac521217feeab2dde2553c6be48faccad">u64</a>;
<a name="l02530"></a><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html">02530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html">cvmx_bgxx_cmrx_int_s</a> {
<a name="l02531"></a>02531 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a2d06af9d63ffa6b40e785063033934d0">reserved_3_63</a>                : 61;
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a3937821e5def594c4df575cfcff413de">pko_nxc</a>                      : 1;  <span class="comment">/**&lt; TX channel out-of-range from PKO interface. */</span>
<a name="l02534"></a>02534     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a63de02a7f2a72ba67bf5fd6ad176183e">overflw</a>                      : 1;  <span class="comment">/**&lt; RX overflow. */</span>
<a name="l02535"></a>02535     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#aed76fdc8713be4c0d30dc16cce9d2052">pause_drp</a>                    : 1;  <span class="comment">/**&lt; RX PAUSE packet was dropped due to full RXB FIFO or during partner reset. */</span>
<a name="l02536"></a>02536 <span class="preprocessor">#else</span>
<a name="l02537"></a><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#aed76fdc8713be4c0d30dc16cce9d2052">02537</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#aed76fdc8713be4c0d30dc16cce9d2052">pause_drp</a>                    : 1;
<a name="l02538"></a><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a63de02a7f2a72ba67bf5fd6ad176183e">02538</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a63de02a7f2a72ba67bf5fd6ad176183e">overflw</a>                      : 1;
<a name="l02539"></a><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a3937821e5def594c4df575cfcff413de">02539</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a3937821e5def594c4df575cfcff413de">pko_nxc</a>                      : 1;
<a name="l02540"></a><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a2d06af9d63ffa6b40e785063033934d0">02540</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html#a2d06af9d63ffa6b40e785063033934d0">reserved_3_63</a>                : 61;
<a name="l02541"></a>02541 <span class="preprocessor">#endif</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__int.html#abda7539591faedac0d9917a637a8ee8c">s</a>;
<a name="l02543"></a><a class="code" href="unioncvmx__bgxx__cmrx__int.html#a9005d4b86fcbe6d2c8e41cddd1fcaf6f">02543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html">cvmx_bgxx_cmrx_int_s</a>           <a class="code" href="unioncvmx__bgxx__cmrx__int.html#a9005d4b86fcbe6d2c8e41cddd1fcaf6f">cn73xx</a>;
<a name="l02544"></a><a class="code" href="unioncvmx__bgxx__cmrx__int.html#a7ef8ed72da23ce2aa3aa4bcdef27fc46">02544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html">cvmx_bgxx_cmrx_int_s</a>           <a class="code" href="unioncvmx__bgxx__cmrx__int.html#a7ef8ed72da23ce2aa3aa4bcdef27fc46">cn78xx</a>;
<a name="l02545"></a><a class="code" href="unioncvmx__bgxx__cmrx__int.html#a7efc71e5cee8bcfe36fe9217a40fea8a">02545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html">cvmx_bgxx_cmrx_int_s</a>           <a class="code" href="unioncvmx__bgxx__cmrx__int.html#a7efc71e5cee8bcfe36fe9217a40fea8a">cn78xxp1</a>;
<a name="l02546"></a><a class="code" href="unioncvmx__bgxx__cmrx__int.html#af222f26cf0baf5073b9d22198d975b1b">02546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__int_1_1cvmx__bgxx__cmrx__int__s.html">cvmx_bgxx_cmrx_int_s</a>           <a class="code" href="unioncvmx__bgxx__cmrx__int.html#af222f26cf0baf5073b9d22198d975b1b">cnf75xx</a>;
<a name="l02547"></a>02547 };
<a name="l02548"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad3c694c10996900a4ee3f63ada779103">02548</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__int.html" title="cvmx_bgx::_cmr::_int">cvmx_bgxx_cmrx_int</a> <a class="code" href="unioncvmx__bgxx__cmrx__int.html" title="cvmx_bgx::_cmr::_int">cvmx_bgxx_cmrx_int_t</a>;
<a name="l02549"></a>02549 <span class="comment"></span>
<a name="l02550"></a>02550 <span class="comment">/**</span>
<a name="l02551"></a>02551 <span class="comment"> * cvmx_bgx#_cmr#_prt_cbfc_ctl</span>
<a name="l02552"></a>02552 <span class="comment"> *</span>
<a name="l02553"></a>02553 <span class="comment"> * See XOFF definition listed under BGX()_SMU()_CBFC_CTL.</span>
<a name="l02554"></a>02554 <span class="comment"> *</span>
<a name="l02555"></a>02555 <span class="comment"> */</span>
<a name="l02556"></a><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html">02556</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html" title="cvmx_bgx::_cmr::_prt_cbfc_ctl">cvmx_bgxx_cmrx_prt_cbfc_ctl</a> {
<a name="l02557"></a><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#ae282ca512cd563de9f6677815645d76d">02557</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#ae282ca512cd563de9f6677815645d76d">u64</a>;
<a name="l02558"></a><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html">02558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html">cvmx_bgxx_cmrx_prt_cbfc_ctl_s</a> {
<a name="l02559"></a>02559 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02560"></a>02560 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a7e8ca2f988532532c73247da07a9c324">reserved_32_63</a>               : 32;
<a name="l02561"></a>02561     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a49e86441c188be36bb5029fa2ca20608">phys_bp</a>                      : 16; <span class="comment">/**&lt; When BGX()_SMU()_CBFC_CTL[RX_EN] is set and the hardware is backpressuring any</span>
<a name="l02562"></a>02562 <span class="comment">                                                         LMACs (from either PFC packets or BGX()_CMR()_TX_OVR_BP[TX_CHAN_BP])</span>
<a name="l02563"></a>02563 <span class="comment">                                                         and all LMACs indicated by [PHYS_BP] are backpressured, simulate physical backpressure by</span>
<a name="l02564"></a>02564 <span class="comment">                                                         deferring all packets on the transmitter. */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a9904412303ef887768d4e00e929b8c03">reserved_0_15</a>                : 16;
<a name="l02566"></a>02566 <span class="preprocessor">#else</span>
<a name="l02567"></a><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a9904412303ef887768d4e00e929b8c03">02567</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a9904412303ef887768d4e00e929b8c03">reserved_0_15</a>                : 16;
<a name="l02568"></a><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a49e86441c188be36bb5029fa2ca20608">02568</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a49e86441c188be36bb5029fa2ca20608">phys_bp</a>                      : 16;
<a name="l02569"></a><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a7e8ca2f988532532c73247da07a9c324">02569</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html#a7e8ca2f988532532c73247da07a9c324">reserved_32_63</a>               : 32;
<a name="l02570"></a>02570 <span class="preprocessor">#endif</span>
<a name="l02571"></a>02571 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a7955296d3dffac74e02f330819a2a594">s</a>;
<a name="l02572"></a><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a943ba4b5454bf418bcf5eac713887199">02572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html">cvmx_bgxx_cmrx_prt_cbfc_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a943ba4b5454bf418bcf5eac713887199">cn73xx</a>;
<a name="l02573"></a><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a84a641a1ea48e68c3d6176cb63cffc43">02573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html">cvmx_bgxx_cmrx_prt_cbfc_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a84a641a1ea48e68c3d6176cb63cffc43">cn78xx</a>;
<a name="l02574"></a><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#abe3dd07a22391b212ea65c6aa08922ef">02574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html">cvmx_bgxx_cmrx_prt_cbfc_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#abe3dd07a22391b212ea65c6aa08922ef">cn78xxp1</a>;
<a name="l02575"></a><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a5fcdcd0b0f524f6214d7448753ebd2a8">02575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__prt__cbfc__ctl_1_1cvmx__bgxx__cmrx__prt__cbfc__ctl__s.html">cvmx_bgxx_cmrx_prt_cbfc_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html#a5fcdcd0b0f524f6214d7448753ebd2a8">cnf75xx</a>;
<a name="l02576"></a>02576 };
<a name="l02577"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a38ddee2749f596ddcf1b759421f41f75">02577</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html" title="cvmx_bgx::_cmr::_prt_cbfc_ctl">cvmx_bgxx_cmrx_prt_cbfc_ctl</a> <a class="code" href="unioncvmx__bgxx__cmrx__prt__cbfc__ctl.html" title="cvmx_bgx::_cmr::_prt_cbfc_ctl">cvmx_bgxx_cmrx_prt_cbfc_ctl_t</a>;
<a name="l02578"></a>02578 <span class="comment"></span>
<a name="l02579"></a>02579 <span class="comment">/**</span>
<a name="l02580"></a>02580 <span class="comment"> * cvmx_bgx#_cmr#_rx_adr_ctl</span>
<a name="l02581"></a>02581 <span class="comment"> */</span>
<a name="l02582"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html">02582</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html" title="cvmx_bgx::_cmr::_rx_adr_ctl">cvmx_bgxx_cmrx_rx_adr_ctl</a> {
<a name="l02583"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#add9edd05989b404fc070b05967f3787f">02583</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#add9edd05989b404fc070b05967f3787f">u64</a>;
<a name="l02584"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html">02584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html">cvmx_bgxx_cmrx_rx_adr_ctl_s</a> {
<a name="l02585"></a>02585 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02586"></a>02586 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#ae5052f9d52454e429388ddd9a2fd843a">reserved_4_63</a>                : 60;
<a name="l02587"></a>02587     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a5cf1e8904d22d98c8823cce719ce3672">cam_accept</a>                   : 1;  <span class="comment">/**&lt; Allow or deny DMAC address filter.</span>
<a name="l02588"></a>02588 <span class="comment">                                                         0 = Reject the packet on DMAC CAM address match.</span>
<a name="l02589"></a>02589 <span class="comment">                                                         1 = Accept the packet on DMAC CAM address match. */</span>
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a48b84066c980c77e6eaa87585fb8269e">mcst_mode</a>                    : 2;  <span class="comment">/**&lt; Multicast mode.</span>
<a name="l02591"></a>02591 <span class="comment">                                                         0x0 = Force reject all multicast packets.</span>
<a name="l02592"></a>02592 <span class="comment">                                                         0x1 = Force accept all multicast packets.</span>
<a name="l02593"></a>02593 <span class="comment">                                                         0x2 = Use the address filter CAM.</span>
<a name="l02594"></a>02594 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l02595"></a>02595     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a6b633c6b145ac2e8fb7437dda8ff8eba">bcst_accept</a>                  : 1;  <span class="comment">/**&lt; Allow or deny broadcast packets.</span>
<a name="l02596"></a>02596 <span class="comment">                                                         0 = Reject all broadcast packets.</span>
<a name="l02597"></a>02597 <span class="comment">                                                         1 = Accept all broadcast Packets. */</span>
<a name="l02598"></a>02598 <span class="preprocessor">#else</span>
<a name="l02599"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a6b633c6b145ac2e8fb7437dda8ff8eba">02599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a6b633c6b145ac2e8fb7437dda8ff8eba">bcst_accept</a>                  : 1;
<a name="l02600"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a48b84066c980c77e6eaa87585fb8269e">02600</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a48b84066c980c77e6eaa87585fb8269e">mcst_mode</a>                    : 2;
<a name="l02601"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a5cf1e8904d22d98c8823cce719ce3672">02601</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#a5cf1e8904d22d98c8823cce719ce3672">cam_accept</a>                   : 1;
<a name="l02602"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#ae5052f9d52454e429388ddd9a2fd843a">02602</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html#ae5052f9d52454e429388ddd9a2fd843a">reserved_4_63</a>                : 60;
<a name="l02603"></a>02603 <span class="preprocessor">#endif</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a26797cfc5e35a266cc09aa3703805363">s</a>;
<a name="l02605"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#addea8deffdedd95e9ead6832a9a8c5ba">02605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html">cvmx_bgxx_cmrx_rx_adr_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#addea8deffdedd95e9ead6832a9a8c5ba">cn73xx</a>;
<a name="l02606"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a1b5ce8b3d7fea696d09697b13879e3af">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html">cvmx_bgxx_cmrx_rx_adr_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a1b5ce8b3d7fea696d09697b13879e3af">cn78xx</a>;
<a name="l02607"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a656ef91723264a894bf9614a1ed518a5">02607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html">cvmx_bgxx_cmrx_rx_adr_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a656ef91723264a894bf9614a1ed518a5">cn78xxp1</a>;
<a name="l02608"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a9428f3cef625c04be8ceba9ed3c39b47">02608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__adr__ctl_1_1cvmx__bgxx__cmrx__rx__adr__ctl__s.html">cvmx_bgxx_cmrx_rx_adr_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html#a9428f3cef625c04be8ceba9ed3c39b47">cnf75xx</a>;
<a name="l02609"></a>02609 };
<a name="l02610"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9ce745774b2003dff109875ed0d1e04c">02610</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html" title="cvmx_bgx::_cmr::_rx_adr_ctl">cvmx_bgxx_cmrx_rx_adr_ctl</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__adr__ctl.html" title="cvmx_bgx::_cmr::_rx_adr_ctl">cvmx_bgxx_cmrx_rx_adr_ctl_t</a>;
<a name="l02611"></a>02611 <span class="comment"></span>
<a name="l02612"></a>02612 <span class="comment">/**</span>
<a name="l02613"></a>02613 <span class="comment"> * cvmx_bgx#_cmr#_rx_bp_drop</span>
<a name="l02614"></a>02614 <span class="comment"> */</span>
<a name="l02615"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html">02615</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html" title="cvmx_bgx::_cmr::_rx_bp_drop">cvmx_bgxx_cmrx_rx_bp_drop</a> {
<a name="l02616"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a01a6745d800af29f9bfc9df49a5d255a">02616</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a01a6745d800af29f9bfc9df49a5d255a">u64</a>;
<a name="l02617"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html">02617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html">cvmx_bgxx_cmrx_rx_bp_drop_s</a> {
<a name="l02618"></a>02618 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html#afda0d3f8e62b2c9db91ec61acb8d4ec6">reserved_7_63</a>                : 57;
<a name="l02620"></a>02620     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html#aaf9d9c6884d0440a1cd3cc2483c8902a">mark</a>                         : 7;  <span class="comment">/**&lt; Number of eight-byte cycles to reserve in the RX FIFO. When the number of free</span>
<a name="l02621"></a>02621 <span class="comment">                                                         entries in the RX FIFO is less than or equal to [MARK], incoming packet data is</span>
<a name="l02622"></a>02622 <span class="comment">                                                         dropped. [MARK] additionally indicates the number of entries to reserve in the RX FIFO for</span>
<a name="l02623"></a>02623 <span class="comment">                                                         closing partially received packets. [MARK] should typically be programmed to its reset</span>
<a name="l02624"></a>02624 <span class="comment">                                                         value; failure to program correctly can lead to system instability. */</span>
<a name="l02625"></a>02625 <span class="preprocessor">#else</span>
<a name="l02626"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html#aaf9d9c6884d0440a1cd3cc2483c8902a">02626</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html#aaf9d9c6884d0440a1cd3cc2483c8902a">mark</a>                         : 7;
<a name="l02627"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html#afda0d3f8e62b2c9db91ec61acb8d4ec6">02627</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html#afda0d3f8e62b2c9db91ec61acb8d4ec6">reserved_7_63</a>                : 57;
<a name="l02628"></a>02628 <span class="preprocessor">#endif</span>
<a name="l02629"></a>02629 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a02eadadf71f95d3a265b09be35b12643">s</a>;
<a name="l02630"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a65a7b0b879203ccc95962a8fc36a1c9e">02630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html">cvmx_bgxx_cmrx_rx_bp_drop_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a65a7b0b879203ccc95962a8fc36a1c9e">cn73xx</a>;
<a name="l02631"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a31fe7931f367cd69f03edc8d21c88389">02631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html">cvmx_bgxx_cmrx_rx_bp_drop_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a31fe7931f367cd69f03edc8d21c88389">cn78xx</a>;
<a name="l02632"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a77fe3c5a725d21338f89488054bd0a1f">02632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html">cvmx_bgxx_cmrx_rx_bp_drop_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a77fe3c5a725d21338f89488054bd0a1f">cn78xxp1</a>;
<a name="l02633"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a9a3956117a79a6160c1c6f1866ef2a14">02633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__drop_1_1cvmx__bgxx__cmrx__rx__bp__drop__s.html">cvmx_bgxx_cmrx_rx_bp_drop_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html#a9a3956117a79a6160c1c6f1866ef2a14">cnf75xx</a>;
<a name="l02634"></a>02634 };
<a name="l02635"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a94a53fc248985d4037c8bd9d36a4b1b8">02635</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html" title="cvmx_bgx::_cmr::_rx_bp_drop">cvmx_bgxx_cmrx_rx_bp_drop</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__drop.html" title="cvmx_bgx::_cmr::_rx_bp_drop">cvmx_bgxx_cmrx_rx_bp_drop_t</a>;
<a name="l02636"></a>02636 <span class="comment"></span>
<a name="l02637"></a>02637 <span class="comment">/**</span>
<a name="l02638"></a>02638 <span class="comment"> * cvmx_bgx#_cmr#_rx_bp_off</span>
<a name="l02639"></a>02639 <span class="comment"> */</span>
<a name="l02640"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html">02640</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html" title="cvmx_bgx::_cmr::_rx_bp_off">cvmx_bgxx_cmrx_rx_bp_off</a> {
<a name="l02641"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#acc44aa086c8f9525b7be67e27ee8f54c">02641</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#acc44aa086c8f9525b7be67e27ee8f54c">u64</a>;
<a name="l02642"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html">02642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html">cvmx_bgxx_cmrx_rx_bp_off_s</a> {
<a name="l02643"></a>02643 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02644"></a>02644 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html#a1b1149e00da6d3ee59be5c818b8cfcd6">reserved_7_63</a>                : 57;
<a name="l02645"></a>02645     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html#a059bedd3d701193903218c32ad118100">mark</a>                         : 7;  <span class="comment">/**&lt; Low watermark (number of eight-byte cycles to deassert backpressure). Level is also used</span>
<a name="l02646"></a>02646 <span class="comment">                                                         to exit the overflow dropping state. */</span>
<a name="l02647"></a>02647 <span class="preprocessor">#else</span>
<a name="l02648"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html#a059bedd3d701193903218c32ad118100">02648</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html#a059bedd3d701193903218c32ad118100">mark</a>                         : 7;
<a name="l02649"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html#a1b1149e00da6d3ee59be5c818b8cfcd6">02649</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html#a1b1149e00da6d3ee59be5c818b8cfcd6">reserved_7_63</a>                : 57;
<a name="l02650"></a>02650 <span class="preprocessor">#endif</span>
<a name="l02651"></a>02651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a98c864557d64fd58266760863f61f76c">s</a>;
<a name="l02652"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a0db48b2e580d89f266259f051da976e4">02652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html">cvmx_bgxx_cmrx_rx_bp_off_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a0db48b2e580d89f266259f051da976e4">cn73xx</a>;
<a name="l02653"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#ae46bc370d57fa667155598b06a576f3f">02653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html">cvmx_bgxx_cmrx_rx_bp_off_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#ae46bc370d57fa667155598b06a576f3f">cn78xx</a>;
<a name="l02654"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a53d7539ebd68a3bde6814b3f49a40b0e">02654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html">cvmx_bgxx_cmrx_rx_bp_off_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a53d7539ebd68a3bde6814b3f49a40b0e">cn78xxp1</a>;
<a name="l02655"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a5f8f7014bca1bf36efae94553a52e0aa">02655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__off_1_1cvmx__bgxx__cmrx__rx__bp__off__s.html">cvmx_bgxx_cmrx_rx_bp_off_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html#a5f8f7014bca1bf36efae94553a52e0aa">cnf75xx</a>;
<a name="l02656"></a>02656 };
<a name="l02657"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a212f9a2f9b8bf0ab7ffa7d3497be0e07">02657</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html" title="cvmx_bgx::_cmr::_rx_bp_off">cvmx_bgxx_cmrx_rx_bp_off</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__off.html" title="cvmx_bgx::_cmr::_rx_bp_off">cvmx_bgxx_cmrx_rx_bp_off_t</a>;
<a name="l02658"></a>02658 <span class="comment"></span>
<a name="l02659"></a>02659 <span class="comment">/**</span>
<a name="l02660"></a>02660 <span class="comment"> * cvmx_bgx#_cmr#_rx_bp_on</span>
<a name="l02661"></a>02661 <span class="comment"> */</span>
<a name="l02662"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html">02662</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html" title="cvmx_bgx::_cmr::_rx_bp_on">cvmx_bgxx_cmrx_rx_bp_on</a> {
<a name="l02663"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a045b3dc7c6fe06dbec537047da2fcfdc">02663</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a045b3dc7c6fe06dbec537047da2fcfdc">u64</a>;
<a name="l02664"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html">02664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html">cvmx_bgxx_cmrx_rx_bp_on_s</a> {
<a name="l02665"></a>02665 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02666"></a>02666 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html#a4669383cbe22284e7998bef2a1cf403c">reserved_12_63</a>               : 52;
<a name="l02667"></a>02667     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html#aa8eaa832f9ba68e0aa7441b5e4740aef">mark</a>                         : 12; <span class="comment">/**&lt; High watermark. Buffer depth in multiple of 16-bytes, at which BGX will</span>
<a name="l02668"></a>02668 <span class="comment">                                                         assert backpressure for each individual LMAC. Must satisfy:</span>
<a name="l02669"></a>02669 <span class="comment">                                                           BGX()_CMR()_RX_BP_OFF[MARK] &lt;= BGX()_CMR()_RX_BP_ON[MARK] &lt;</span>
<a name="l02670"></a>02670 <span class="comment">                                                           (FIFO_SIZE - BGX()_CMR()_RX_BP_DROP[MARK]).</span>
<a name="l02671"></a>02671 <span class="comment">                                                         A value of 0x0 immediately asserts backpressure.</span>
<a name="l02672"></a>02672 <span class="comment">                                                         The recommended value is 1/4th the size of the per-LMAC RX FIFO_SIZE as</span>
<a name="l02673"></a>02673 <span class="comment">                                                         determined by BGX()_CMR_RX_LMACS[LMACS]. For example in SGMII mode with</span>
<a name="l02674"></a>02674 <span class="comment">                                                         four LMACs of type SGMII, where BGX()_CMR_RX_LMACS[LMACS]=0x4, there is</span>
<a name="l02675"></a>02675 <span class="comment">                                                         16 KB of buffering. The recommended 1/4th size of that 16 KB is 4 KB, which</span>
<a name="l02676"></a>02676 <span class="comment">                                                         in units of 16 bytes gives [MARK] = 0x100 (the reset value). */</span>
<a name="l02677"></a>02677 <span class="preprocessor">#else</span>
<a name="l02678"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html#aa8eaa832f9ba68e0aa7441b5e4740aef">02678</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html#aa8eaa832f9ba68e0aa7441b5e4740aef">mark</a>                         : 12;
<a name="l02679"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html#a4669383cbe22284e7998bef2a1cf403c">02679</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html#a4669383cbe22284e7998bef2a1cf403c">reserved_12_63</a>               : 52;
<a name="l02680"></a>02680 <span class="preprocessor">#endif</span>
<a name="l02681"></a>02681 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#af203a637639534f31921203ba24a4a0d">s</a>;
<a name="l02682"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a875a0051219640d98caa0a2875b2f837">02682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html">cvmx_bgxx_cmrx_rx_bp_on_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a875a0051219640d98caa0a2875b2f837">cn73xx</a>;
<a name="l02683"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a8ebcbebd60ac2fb6791f38c93aba001f">02683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html">cvmx_bgxx_cmrx_rx_bp_on_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a8ebcbebd60ac2fb6791f38c93aba001f">cn78xx</a>;
<a name="l02684"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a0965a9f7f5a8a31fe18ad202e4b8c912">02684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html">cvmx_bgxx_cmrx_rx_bp_on_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a0965a9f7f5a8a31fe18ad202e4b8c912">cn78xxp1</a>;
<a name="l02685"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a0baa3adc6aafdaf02ce3ccfbd942accb">02685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__on_1_1cvmx__bgxx__cmrx__rx__bp__on__s.html">cvmx_bgxx_cmrx_rx_bp_on_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html#a0baa3adc6aafdaf02ce3ccfbd942accb">cnf75xx</a>;
<a name="l02686"></a>02686 };
<a name="l02687"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a64f8dde83936a1128244a4204072268a">02687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html" title="cvmx_bgx::_cmr::_rx_bp_on">cvmx_bgxx_cmrx_rx_bp_on</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__on.html" title="cvmx_bgx::_cmr::_rx_bp_on">cvmx_bgxx_cmrx_rx_bp_on_t</a>;
<a name="l02688"></a>02688 <span class="comment"></span>
<a name="l02689"></a>02689 <span class="comment">/**</span>
<a name="l02690"></a>02690 <span class="comment"> * cvmx_bgx#_cmr#_rx_bp_status</span>
<a name="l02691"></a>02691 <span class="comment"> */</span>
<a name="l02692"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html">02692</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html" title="cvmx_bgx::_cmr::_rx_bp_status">cvmx_bgxx_cmrx_rx_bp_status</a> {
<a name="l02693"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#ac5d5142bd4054871451157062e929752">02693</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#ac5d5142bd4054871451157062e929752">u64</a>;
<a name="l02694"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html">02694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html">cvmx_bgxx_cmrx_rx_bp_status_s</a> {
<a name="l02695"></a>02695 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html#ab97cf20ebd22af6a978c2636fbfc0004">reserved_1_63</a>                : 63;
<a name="l02697"></a>02697     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html#aa6eb78680324538b9610aa15ecdb3330">bp</a>                           : 1;  <span class="comment">/**&lt; Per-LMAC backpressure status.</span>
<a name="l02698"></a>02698 <span class="comment">                                                         0 = LMAC is not backpressured.</span>
<a name="l02699"></a>02699 <span class="comment">                                                         1 = LMAC is backpressured. */</span>
<a name="l02700"></a>02700 <span class="preprocessor">#else</span>
<a name="l02701"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html#aa6eb78680324538b9610aa15ecdb3330">02701</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html#aa6eb78680324538b9610aa15ecdb3330">bp</a>                           : 1;
<a name="l02702"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html#ab97cf20ebd22af6a978c2636fbfc0004">02702</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html#ab97cf20ebd22af6a978c2636fbfc0004">reserved_1_63</a>                : 63;
<a name="l02703"></a>02703 <span class="preprocessor">#endif</span>
<a name="l02704"></a>02704 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#abc9204f8d23125a63b9dacc9ec8a141b">s</a>;
<a name="l02705"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#a6e4d70023b2d7e17efe212e6b9474d98">02705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html">cvmx_bgxx_cmrx_rx_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#a6e4d70023b2d7e17efe212e6b9474d98">cn73xx</a>;
<a name="l02706"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#a8571d83d856e30db83c9564527fd176b">02706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html">cvmx_bgxx_cmrx_rx_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#a8571d83d856e30db83c9564527fd176b">cn78xx</a>;
<a name="l02707"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#afd84be7ab80fe9595ba2319903d77a3d">02707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html">cvmx_bgxx_cmrx_rx_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#afd84be7ab80fe9595ba2319903d77a3d">cn78xxp1</a>;
<a name="l02708"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#a95ba8b550187c8d8d37d9aa70850d14a">02708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__bp__status_1_1cvmx__bgxx__cmrx__rx__bp__status__s.html">cvmx_bgxx_cmrx_rx_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html#a95ba8b550187c8d8d37d9aa70850d14a">cnf75xx</a>;
<a name="l02709"></a>02709 };
<a name="l02710"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6012d0adaf6ac452649d23f91c92f1de">02710</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html" title="cvmx_bgx::_cmr::_rx_bp_status">cvmx_bgxx_cmrx_rx_bp_status</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__bp__status.html" title="cvmx_bgx::_cmr::_rx_bp_status">cvmx_bgxx_cmrx_rx_bp_status_t</a>;
<a name="l02711"></a>02711 <span class="comment"></span>
<a name="l02712"></a>02712 <span class="comment">/**</span>
<a name="l02713"></a>02713 <span class="comment"> * cvmx_bgx#_cmr#_rx_fifo_len</span>
<a name="l02714"></a>02714 <span class="comment"> */</span>
<a name="l02715"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html">02715</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html" title="cvmx_bgx::_cmr::_rx_fifo_len">cvmx_bgxx_cmrx_rx_fifo_len</a> {
<a name="l02716"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#ae1e652fdb49ea04a012ab364cafad061">02716</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#ae1e652fdb49ea04a012ab364cafad061">u64</a>;
<a name="l02717"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html">02717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html">cvmx_bgxx_cmrx_rx_fifo_len_s</a> {
<a name="l02718"></a>02718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html#a83eb5794debdb50fb30e6815e330d861">reserved_13_63</a>               : 51;
<a name="l02720"></a>02720     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html#a2de8caa688891aac47d267b0a9dc63fc">fifo_len</a>                     : 13; <span class="comment">/**&lt; Per-LMAC FIFO length. Useful for determining if FIFO is empty when bringing an LMAC down. */</span>
<a name="l02721"></a>02721 <span class="preprocessor">#else</span>
<a name="l02722"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html#a2de8caa688891aac47d267b0a9dc63fc">02722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html#a2de8caa688891aac47d267b0a9dc63fc">fifo_len</a>                     : 13;
<a name="l02723"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html#a83eb5794debdb50fb30e6815e330d861">02723</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html#a83eb5794debdb50fb30e6815e330d861">reserved_13_63</a>               : 51;
<a name="l02724"></a>02724 <span class="preprocessor">#endif</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#a9845787cb7987f323ea7f82f90f3bb34">s</a>;
<a name="l02726"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#ad856578e781fdbf10db78c823aa2832e">02726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html">cvmx_bgxx_cmrx_rx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#ad856578e781fdbf10db78c823aa2832e">cn73xx</a>;
<a name="l02727"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#a89307935f38660b2fe4d68ebeea6af88">02727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html">cvmx_bgxx_cmrx_rx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#a89307935f38660b2fe4d68ebeea6af88">cn78xx</a>;
<a name="l02728"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#ab6e93bce402a33d76985d61c69205a87">02728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html">cvmx_bgxx_cmrx_rx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#ab6e93bce402a33d76985d61c69205a87">cn78xxp1</a>;
<a name="l02729"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#a175bd907cd52ef3e9f2607fd24d298d2">02729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__fifo__len_1_1cvmx__bgxx__cmrx__rx__fifo__len__s.html">cvmx_bgxx_cmrx_rx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html#a175bd907cd52ef3e9f2607fd24d298d2">cnf75xx</a>;
<a name="l02730"></a>02730 };
<a name="l02731"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a42bca7c526f0a2c739a50f1885c7ad6f">02731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html" title="cvmx_bgx::_cmr::_rx_fifo_len">cvmx_bgxx_cmrx_rx_fifo_len</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__fifo__len.html" title="cvmx_bgx::_cmr::_rx_fifo_len">cvmx_bgxx_cmrx_rx_fifo_len_t</a>;
<a name="l02732"></a>02732 <span class="comment"></span>
<a name="l02733"></a>02733 <span class="comment">/**</span>
<a name="l02734"></a>02734 <span class="comment"> * cvmx_bgx#_cmr#_rx_id_map</span>
<a name="l02735"></a>02735 <span class="comment"> *</span>
<a name="l02736"></a>02736 <span class="comment"> * These registers set the RX LMAC ID mapping for X2P/PKI.</span>
<a name="l02737"></a>02737 <span class="comment"> *</span>
<a name="l02738"></a>02738 <span class="comment"> */</span>
<a name="l02739"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html">02739</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html" title="cvmx_bgx::_cmr::_rx_id_map">cvmx_bgxx_cmrx_rx_id_map</a> {
<a name="l02740"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#a359788793b03bbe18bb0720cec62f30d">02740</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#a359788793b03bbe18bb0720cec62f30d">u64</a>;
<a name="l02741"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html">02741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html">cvmx_bgxx_cmrx_rx_id_map_s</a> {
<a name="l02742"></a>02742 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02743"></a>02743 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#ad07a8f0de250c478ceb5d84f6723c618">reserved_15_63</a>               : 49;
<a name="l02744"></a>02744     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#ab0f27847c9bf81acde6124f6c79a5500">rid</a>                          : 7;  <span class="comment">/**&lt; Reassembly ID map for this LMAC. A shared pool of 96 reassembly IDs (RIDs) exists for all</span>
<a name="l02745"></a>02745 <span class="comment">                                                         MACs. See PKI_REASM_E.</span>
<a name="l02746"></a>02746 <span class="comment">                                                         The RID for this LMAC must be constrained such that it does not overlap with any other MAC</span>
<a name="l02747"></a>02747 <span class="comment">                                                         in the system. Its reset value has been chosen such that this condition is satisfied:</span>
<a name="l02748"></a>02748 <span class="comment">                                                         _ RID reset value = 4 + (4*BGX_ID) + LMAC_ID</span>
<a name="l02749"></a>02749 <span class="comment">                                                         Changes to RID must only occur when the LMAC is quiescent (i.e. the LMAC receive interface</span>
<a name="l02750"></a>02750 <span class="comment">                                                         is down and the RX FIFO is empty). */</span>
<a name="l02751"></a>02751     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#aa553e6c3b952783b8f2e50912552b553">pknd</a>                         : 8;  <span class="comment">/**&lt; Port kind for this LMAC. */</span>
<a name="l02752"></a>02752 <span class="preprocessor">#else</span>
<a name="l02753"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#aa553e6c3b952783b8f2e50912552b553">02753</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#aa553e6c3b952783b8f2e50912552b553">pknd</a>                         : 8;
<a name="l02754"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#ab0f27847c9bf81acde6124f6c79a5500">02754</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#ab0f27847c9bf81acde6124f6c79a5500">rid</a>                          : 7;
<a name="l02755"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#ad07a8f0de250c478ceb5d84f6723c618">02755</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html#ad07a8f0de250c478ceb5d84f6723c618">reserved_15_63</a>               : 49;
<a name="l02756"></a>02756 <span class="preprocessor">#endif</span>
<a name="l02757"></a>02757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#a1ee42dee6557d823154176cbb20bbfa2">s</a>;
<a name="l02758"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html">02758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html">cvmx_bgxx_cmrx_rx_id_map_cn73xx</a> {
<a name="l02759"></a>02759 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a30331ec4f78e89a4f26a790769549b71">reserved_15_63</a>               : 49;
<a name="l02761"></a>02761     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a51123ec94f541aab359c29a80c016818">rid</a>                          : 7;  <span class="comment">/**&lt; Reassembly ID map for this LMAC. A shared pool of 14 reassembly IDs (RIDs) exists for all</span>
<a name="l02762"></a>02762 <span class="comment">                                                         MACs. See PKI_REASM_E.</span>
<a name="l02763"></a>02763 <span class="comment">                                                         The RID for this LMAC must be constrained such that it does not overlap with any other MAC</span>
<a name="l02764"></a>02764 <span class="comment">                                                         in the system. Suggested programming values for each LMAC are:</span>
<a name="l02765"></a>02765 <span class="comment">                                                         _ RID reset value = 2 + (4*BGX_ID) + LMAC_ID</span>
<a name="l02766"></a>02766 <span class="comment">                                                         Changes to RID must only occur when the LMAC is quiescent (i.e. the LMAC receive interface</span>
<a name="l02767"></a>02767 <span class="comment">                                                         is down and the RX FIFO is empty). */</span>
<a name="l02768"></a>02768     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#af2f10a18bbd2c18fcb3b8c6865fffe51">reserved_6_7</a>                 : 2;
<a name="l02769"></a>02769     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a0aaba7b98a5b5717712c76ed2d8c25a6">pknd</a>                         : 6;  <span class="comment">/**&lt; Port kind for this LMAC. */</span>
<a name="l02770"></a>02770 <span class="preprocessor">#else</span>
<a name="l02771"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a0aaba7b98a5b5717712c76ed2d8c25a6">02771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a0aaba7b98a5b5717712c76ed2d8c25a6">pknd</a>                         : 6;
<a name="l02772"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#af2f10a18bbd2c18fcb3b8c6865fffe51">02772</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#af2f10a18bbd2c18fcb3b8c6865fffe51">reserved_6_7</a>                 : 2;
<a name="l02773"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a51123ec94f541aab359c29a80c016818">02773</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a51123ec94f541aab359c29a80c016818">rid</a>                          : 7;
<a name="l02774"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a30331ec4f78e89a4f26a790769549b71">02774</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html#a30331ec4f78e89a4f26a790769549b71">reserved_15_63</a>               : 49;
<a name="l02775"></a>02775 <span class="preprocessor">#endif</span>
<a name="l02776"></a>02776 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#aa3c8b2fbee19342fbefce27cf0efb445">cn73xx</a>;
<a name="l02777"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#ac7601b4d60220b6048025e7ebbd033e0">02777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html">cvmx_bgxx_cmrx_rx_id_map_cn73xx</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#ac7601b4d60220b6048025e7ebbd033e0">cn78xx</a>;
<a name="l02778"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#ae24e4e7b1fcc2eb68536d496ce567cba">02778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__s.html">cvmx_bgxx_cmrx_rx_id_map_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#ae24e4e7b1fcc2eb68536d496ce567cba">cn78xxp1</a>;
<a name="l02779"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#afcaaaf294bfab50482f1647ce1a7cc95">02779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__id__map_1_1cvmx__bgxx__cmrx__rx__id__map__cn73xx.html">cvmx_bgxx_cmrx_rx_id_map_cn73xx</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html#afcaaaf294bfab50482f1647ce1a7cc95">cnf75xx</a>;
<a name="l02780"></a>02780 };
<a name="l02781"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a226fb229290e5a0a0f9a52074872c2c9">02781</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html" title="cvmx_bgx::_cmr::_rx_id_map">cvmx_bgxx_cmrx_rx_id_map</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__id__map.html" title="cvmx_bgx::_cmr::_rx_id_map">cvmx_bgxx_cmrx_rx_id_map_t</a>;
<a name="l02782"></a>02782 <span class="comment"></span>
<a name="l02783"></a>02783 <span class="comment">/**</span>
<a name="l02784"></a>02784 <span class="comment"> * cvmx_bgx#_cmr#_rx_logl_xoff</span>
<a name="l02785"></a>02785 <span class="comment"> */</span>
<a name="l02786"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html">02786</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html" title="cvmx_bgx::_cmr::_rx_logl_xoff">cvmx_bgxx_cmrx_rx_logl_xoff</a> {
<a name="l02787"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a72bf51f3f5b9ae155ff334bf2610b526">02787</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a72bf51f3f5b9ae155ff334bf2610b526">u64</a>;
<a name="l02788"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html">02788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html">cvmx_bgxx_cmrx_rx_logl_xoff_s</a> {
<a name="l02789"></a>02789 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02790"></a>02790 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html#a30f1e8f5d16ea4ee2e3920d45880ec36">reserved_16_63</a>               : 48;
<a name="l02791"></a>02791     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html#ace12553a8731702d844081f0f38afe41">xoff</a>                         : 16; <span class="comment">/**&lt; Together with BGX()_CMR()_RX_LOGL_XON, defines type of channel backpressure to</span>
<a name="l02792"></a>02792 <span class="comment">                                                         apply to the SMU. Do not write when HiGig2 is enabled. Writing 1 sets the same physical</span>
<a name="l02793"></a>02793 <span class="comment">                                                         register as that which is cleared by BGX()_CMR()_RX_LOGL_XON[XON]. An XOFF value</span>
<a name="l02794"></a>02794 <span class="comment">                                                         of 1 will cause a backpressure on SMU. */</span>
<a name="l02795"></a>02795 <span class="preprocessor">#else</span>
<a name="l02796"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html#ace12553a8731702d844081f0f38afe41">02796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html#ace12553a8731702d844081f0f38afe41">xoff</a>                         : 16;
<a name="l02797"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html#a30f1e8f5d16ea4ee2e3920d45880ec36">02797</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html#a30f1e8f5d16ea4ee2e3920d45880ec36">reserved_16_63</a>               : 48;
<a name="l02798"></a>02798 <span class="preprocessor">#endif</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a718229a11e5d427cd01ca120166aa53a">s</a>;
<a name="l02800"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a7591325a9f8b80ea46e0e26c8411558b">02800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html">cvmx_bgxx_cmrx_rx_logl_xoff_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a7591325a9f8b80ea46e0e26c8411558b">cn73xx</a>;
<a name="l02801"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a72cd8500544594b33467db89b0a587a5">02801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html">cvmx_bgxx_cmrx_rx_logl_xoff_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a72cd8500544594b33467db89b0a587a5">cn78xx</a>;
<a name="l02802"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a2090d82e6a835ae34e66afedce09ca60">02802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html">cvmx_bgxx_cmrx_rx_logl_xoff_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#a2090d82e6a835ae34e66afedce09ca60">cn78xxp1</a>;
<a name="l02803"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#af19a1734b38a943c823d7c004c9b11f7">02803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xoff_1_1cvmx__bgxx__cmrx__rx__logl__xoff__s.html">cvmx_bgxx_cmrx_rx_logl_xoff_s</a>  <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html#af19a1734b38a943c823d7c004c9b11f7">cnf75xx</a>;
<a name="l02804"></a>02804 };
<a name="l02805"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a00c3507bd2c09186a42e7b96c1f3cd8f">02805</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html" title="cvmx_bgx::_cmr::_rx_logl_xoff">cvmx_bgxx_cmrx_rx_logl_xoff</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xoff.html" title="cvmx_bgx::_cmr::_rx_logl_xoff">cvmx_bgxx_cmrx_rx_logl_xoff_t</a>;
<a name="l02806"></a>02806 <span class="comment"></span>
<a name="l02807"></a>02807 <span class="comment">/**</span>
<a name="l02808"></a>02808 <span class="comment"> * cvmx_bgx#_cmr#_rx_logl_xon</span>
<a name="l02809"></a>02809 <span class="comment"> */</span>
<a name="l02810"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html">02810</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html" title="cvmx_bgx::_cmr::_rx_logl_xon">cvmx_bgxx_cmrx_rx_logl_xon</a> {
<a name="l02811"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a59884ec86fa239a2c71ad567e89fdc01">02811</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a59884ec86fa239a2c71ad567e89fdc01">u64</a>;
<a name="l02812"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html">02812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html">cvmx_bgxx_cmrx_rx_logl_xon_s</a> {
<a name="l02813"></a>02813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02814"></a>02814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html#af75b28eb2d5e0e38a0b78399ec20d792">reserved_16_63</a>               : 48;
<a name="l02815"></a>02815     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html#a379aa9f7da0698834506082b40deef0e">xon</a>                          : 16; <span class="comment">/**&lt; Together with BGX()_CMR()_RX_LOGL_XOFF, defines type of channel backpressure to</span>
<a name="l02816"></a>02816 <span class="comment">                                                         apply. Do not write when HiGig2 is enabled. Writing 1 clears the same physical register as</span>
<a name="l02817"></a>02817 <span class="comment">                                                         that which is set by BGX()_CMR()_RX_LOGL_XOFF[XOFF]. An XON value of 1 will</span>
<a name="l02818"></a>02818 <span class="comment">                                                         cause a backpressure on SMU. */</span>
<a name="l02819"></a>02819 <span class="preprocessor">#else</span>
<a name="l02820"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html#a379aa9f7da0698834506082b40deef0e">02820</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html#a379aa9f7da0698834506082b40deef0e">xon</a>                          : 16;
<a name="l02821"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html#af75b28eb2d5e0e38a0b78399ec20d792">02821</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html#af75b28eb2d5e0e38a0b78399ec20d792">reserved_16_63</a>               : 48;
<a name="l02822"></a>02822 <span class="preprocessor">#endif</span>
<a name="l02823"></a>02823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#aa95f691b9183dea749fa6936cae45c44">s</a>;
<a name="l02824"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a84b4cea7c99c70701e3361f9bea95831">02824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html">cvmx_bgxx_cmrx_rx_logl_xon_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a84b4cea7c99c70701e3361f9bea95831">cn73xx</a>;
<a name="l02825"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#aca84de14e174809fa4090bb8e9bea753">02825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html">cvmx_bgxx_cmrx_rx_logl_xon_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#aca84de14e174809fa4090bb8e9bea753">cn78xx</a>;
<a name="l02826"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a5028b46f4cc3f20dff28fef07a466bd6">02826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html">cvmx_bgxx_cmrx_rx_logl_xon_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a5028b46f4cc3f20dff28fef07a466bd6">cn78xxp1</a>;
<a name="l02827"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a1faa902851bd847f07cd29ffc6a0c92d">02827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__logl__xon_1_1cvmx__bgxx__cmrx__rx__logl__xon__s.html">cvmx_bgxx_cmrx_rx_logl_xon_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html#a1faa902851bd847f07cd29ffc6a0c92d">cnf75xx</a>;
<a name="l02828"></a>02828 };
<a name="l02829"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a343e940655c39c3b02a7fb6e75bb3388">02829</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html" title="cvmx_bgx::_cmr::_rx_logl_xon">cvmx_bgxx_cmrx_rx_logl_xon</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__logl__xon.html" title="cvmx_bgx::_cmr::_rx_logl_xon">cvmx_bgxx_cmrx_rx_logl_xon_t</a>;
<a name="l02830"></a>02830 <span class="comment"></span>
<a name="l02831"></a>02831 <span class="comment">/**</span>
<a name="l02832"></a>02832 <span class="comment"> * cvmx_bgx#_cmr#_rx_pause_drop_time</span>
<a name="l02833"></a>02833 <span class="comment"> */</span>
<a name="l02834"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html">02834</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html" title="cvmx_bgx::_cmr::_rx_pause_drop_time">cvmx_bgxx_cmrx_rx_pause_drop_time</a> {
<a name="l02835"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a13184584f1e313f3abbb00edeb35fde5">02835</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a13184584f1e313f3abbb00edeb35fde5">u64</a>;
<a name="l02836"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html">02836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html">cvmx_bgxx_cmrx_rx_pause_drop_time_s</a> {
<a name="l02837"></a>02837 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02838"></a>02838 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html#a25d4c6981e8ddb03be0e5b6d261e5f7f">reserved_16_63</a>               : 48;
<a name="l02839"></a>02839     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html#a51dde02f18a504e9811cd9c7ec5c4363">pause_time</a>                   : 16; <span class="comment">/**&lt; Time extracted from the dropped PAUSE packet dropped due to RXB FIFO full or during partner reset. */</span>
<a name="l02840"></a>02840 <span class="preprocessor">#else</span>
<a name="l02841"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html#a51dde02f18a504e9811cd9c7ec5c4363">02841</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html#a51dde02f18a504e9811cd9c7ec5c4363">pause_time</a>                   : 16;
<a name="l02842"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html#a25d4c6981e8ddb03be0e5b6d261e5f7f">02842</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html#a25d4c6981e8ddb03be0e5b6d261e5f7f">reserved_16_63</a>               : 48;
<a name="l02843"></a>02843 <span class="preprocessor">#endif</span>
<a name="l02844"></a>02844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#aca2466c9ac1073cf2523581e8c6eaf6f">s</a>;
<a name="l02845"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a1d9ddbe49bd3c67ae20b956a5d15c28c">02845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html">cvmx_bgxx_cmrx_rx_pause_drop_time_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a1d9ddbe49bd3c67ae20b956a5d15c28c">cn73xx</a>;
<a name="l02846"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a4c55a1590378af0f2690a7473d206454">02846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html">cvmx_bgxx_cmrx_rx_pause_drop_time_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a4c55a1590378af0f2690a7473d206454">cn78xx</a>;
<a name="l02847"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a0436dec82f2ead0e1af5ab5d50411cff">02847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html">cvmx_bgxx_cmrx_rx_pause_drop_time_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a0436dec82f2ead0e1af5ab5d50411cff">cn78xxp1</a>;
<a name="l02848"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a0483ba87006c91c6cf6d5b5979507966">02848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__pause__drop__time_1_1cvmx__bgxx__cmrx__rx__pause__drop__time__s.html">cvmx_bgxx_cmrx_rx_pause_drop_time_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html#a0483ba87006c91c6cf6d5b5979507966">cnf75xx</a>;
<a name="l02849"></a>02849 };
<a name="l02850"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab860b722194486080d9c3d7c3022a15f">02850</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html" title="cvmx_bgx::_cmr::_rx_pause_drop_time">cvmx_bgxx_cmrx_rx_pause_drop_time</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__pause__drop__time.html" title="cvmx_bgx::_cmr::_rx_pause_drop_time">cvmx_bgxx_cmrx_rx_pause_drop_time_t</a>;
<a name="l02851"></a>02851 <span class="comment"></span>
<a name="l02852"></a>02852 <span class="comment">/**</span>
<a name="l02853"></a>02853 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat0</span>
<a name="l02854"></a>02854 <span class="comment"> *</span>
<a name="l02855"></a>02855 <span class="comment"> * These registers provide a count of received packets that meet the following conditions:</span>
<a name="l02856"></a>02856 <span class="comment"> * * are not recognized as PAUSE packets.</span>
<a name="l02857"></a>02857 <span class="comment"> * * are not dropped due DMAC filtering.</span>
<a name="l02858"></a>02858 <span class="comment"> * * are not dropped due FIFO full status.</span>
<a name="l02859"></a>02859 <span class="comment"> * * do not have any other OPCODE (FCS, Length, etc).</span>
<a name="l02860"></a>02860 <span class="comment"> */</span>
<a name="l02861"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html">02861</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html" title="cvmx_bgx::_cmr::_rx_stat0">cvmx_bgxx_cmrx_rx_stat0</a> {
<a name="l02862"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a63d10074cf24ae86426cad2c82b26f61">02862</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a63d10074cf24ae86426cad2c82b26f61">u64</a>;
<a name="l02863"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html">02863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html">cvmx_bgxx_cmrx_rx_stat0_s</a> {
<a name="l02864"></a>02864 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02865"></a>02865 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html#aa801a7d7f1f256253ca23aa2e9bb2625">reserved_48_63</a>               : 16;
<a name="l02866"></a>02866     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html#a17ffdaf253a495b734f96d14b60a99c7">cnt</a>                          : 48; <span class="comment">/**&lt; Count of received packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l02867"></a>02867 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l02868"></a>02868 <span class="preprocessor">#else</span>
<a name="l02869"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html#a17ffdaf253a495b734f96d14b60a99c7">02869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html#a17ffdaf253a495b734f96d14b60a99c7">cnt</a>                          : 48;
<a name="l02870"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html#aa801a7d7f1f256253ca23aa2e9bb2625">02870</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html#aa801a7d7f1f256253ca23aa2e9bb2625">reserved_48_63</a>               : 16;
<a name="l02871"></a>02871 <span class="preprocessor">#endif</span>
<a name="l02872"></a>02872 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a95b326b23f519e2688b5a38fe564816d">s</a>;
<a name="l02873"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a5e44f22ced715529026120295239bc01">02873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html">cvmx_bgxx_cmrx_rx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a5e44f22ced715529026120295239bc01">cn73xx</a>;
<a name="l02874"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a10d3132237c8fde8c2ee695c7c539d45">02874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html">cvmx_bgxx_cmrx_rx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a10d3132237c8fde8c2ee695c7c539d45">cn78xx</a>;
<a name="l02875"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a29bcc60caba84672ccab2ea58e59703d">02875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html">cvmx_bgxx_cmrx_rx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#a29bcc60caba84672ccab2ea58e59703d">cn78xxp1</a>;
<a name="l02876"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#ab6ae9cc771763e3ca2e0f78895d14852">02876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat0_1_1cvmx__bgxx__cmrx__rx__stat0__s.html">cvmx_bgxx_cmrx_rx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html#ab6ae9cc771763e3ca2e0f78895d14852">cnf75xx</a>;
<a name="l02877"></a>02877 };
<a name="l02878"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9566ea3386b18db3de7a89465d25be22">02878</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html" title="cvmx_bgx::_cmr::_rx_stat0">cvmx_bgxx_cmrx_rx_stat0</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat0.html" title="cvmx_bgx::_cmr::_rx_stat0">cvmx_bgxx_cmrx_rx_stat0_t</a>;
<a name="l02879"></a>02879 <span class="comment"></span>
<a name="l02880"></a>02880 <span class="comment">/**</span>
<a name="l02881"></a>02881 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat1</span>
<a name="l02882"></a>02882 <span class="comment"> *</span>
<a name="l02883"></a>02883 <span class="comment"> * These registers provide a count of octets of received packets.</span>
<a name="l02884"></a>02884 <span class="comment"> *</span>
<a name="l02885"></a>02885 <span class="comment"> */</span>
<a name="l02886"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html">02886</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html" title="cvmx_bgx::_cmr::_rx_stat1">cvmx_bgxx_cmrx_rx_stat1</a> {
<a name="l02887"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#ae9a5e0e97d7cee108fe0de7393b75ac1">02887</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#ae9a5e0e97d7cee108fe0de7393b75ac1">u64</a>;
<a name="l02888"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html">02888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html">cvmx_bgxx_cmrx_rx_stat1_s</a> {
<a name="l02889"></a>02889 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02890"></a>02890 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html#a4c9dfef8db5fa59a1bd23ac784e9027f">reserved_48_63</a>               : 16;
<a name="l02891"></a>02891     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html#adfc228fecc35dc5fb343f65c861b018e">cnt</a>                          : 48; <span class="comment">/**&lt; Octet count of received packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l02892"></a>02892 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l02893"></a>02893 <span class="preprocessor">#else</span>
<a name="l02894"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html#adfc228fecc35dc5fb343f65c861b018e">02894</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html#adfc228fecc35dc5fb343f65c861b018e">cnt</a>                          : 48;
<a name="l02895"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html#a4c9dfef8db5fa59a1bd23ac784e9027f">02895</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html#a4c9dfef8db5fa59a1bd23ac784e9027f">reserved_48_63</a>               : 16;
<a name="l02896"></a>02896 <span class="preprocessor">#endif</span>
<a name="l02897"></a>02897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#a4a1c65d2051d79ac18977721f5d9e5c8">s</a>;
<a name="l02898"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#a19bfa29f9ff31100352bc43a414f035d">02898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html">cvmx_bgxx_cmrx_rx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#a19bfa29f9ff31100352bc43a414f035d">cn73xx</a>;
<a name="l02899"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#ae10c33052697ed0e53c75d6c5342ec2e">02899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html">cvmx_bgxx_cmrx_rx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#ae10c33052697ed0e53c75d6c5342ec2e">cn78xx</a>;
<a name="l02900"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#ae79a6e20d126bc6b4c0f3b891061ff19">02900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html">cvmx_bgxx_cmrx_rx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#ae79a6e20d126bc6b4c0f3b891061ff19">cn78xxp1</a>;
<a name="l02901"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#a460fa5599cd0feb005fea49db93a6487">02901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat1_1_1cvmx__bgxx__cmrx__rx__stat1__s.html">cvmx_bgxx_cmrx_rx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html#a460fa5599cd0feb005fea49db93a6487">cnf75xx</a>;
<a name="l02902"></a>02902 };
<a name="l02903"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0b03fbf6a8f4203942fd3754a087dc77">02903</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html" title="cvmx_bgx::_cmr::_rx_stat1">cvmx_bgxx_cmrx_rx_stat1</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat1.html" title="cvmx_bgx::_cmr::_rx_stat1">cvmx_bgxx_cmrx_rx_stat1_t</a>;
<a name="l02904"></a>02904 <span class="comment"></span>
<a name="l02905"></a>02905 <span class="comment">/**</span>
<a name="l02906"></a>02906 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat2</span>
<a name="l02907"></a>02907 <span class="comment"> *</span>
<a name="l02908"></a>02908 <span class="comment"> * These registers provide a count of all packets received that were recognized as flow-control</span>
<a name="l02909"></a>02909 <span class="comment"> * or PAUSE packets. PAUSE packets with any kind of error are counted in</span>
<a name="l02910"></a>02910 <span class="comment"> * BGX()_CMR()_RX_STAT8 (error stats register). Pause packets can be optionally dropped</span>
<a name="l02911"></a>02911 <span class="comment"> * or forwarded based on BGX()_SMU()_RX_FRM_CTL[CTL_DRP]. This count increments</span>
<a name="l02912"></a>02912 <span class="comment"> * regardless of whether the packet is dropped. PAUSE packets are never counted in</span>
<a name="l02913"></a>02913 <span class="comment"> * BGX()_CMR()_RX_STAT0.</span>
<a name="l02914"></a>02914 <span class="comment"> */</span>
<a name="l02915"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html">02915</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html" title="cvmx_bgx::_cmr::_rx_stat2">cvmx_bgxx_cmrx_rx_stat2</a> {
<a name="l02916"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#a5054ba5bfa4b28936f22be251781bb74">02916</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#a5054ba5bfa4b28936f22be251781bb74">u64</a>;
<a name="l02917"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html">02917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html">cvmx_bgxx_cmrx_rx_stat2_s</a> {
<a name="l02918"></a>02918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02919"></a>02919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html#a866534a0c63b66017eb487cdd0ecdeda">reserved_48_63</a>               : 16;
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html#afd434ca695e9aac41b3f354e30a9dcb1">cnt</a>                          : 48; <span class="comment">/**&lt; Count of received PAUSE packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l02921"></a>02921 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l02922"></a>02922 <span class="preprocessor">#else</span>
<a name="l02923"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html#afd434ca695e9aac41b3f354e30a9dcb1">02923</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html#afd434ca695e9aac41b3f354e30a9dcb1">cnt</a>                          : 48;
<a name="l02924"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html#a866534a0c63b66017eb487cdd0ecdeda">02924</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html#a866534a0c63b66017eb487cdd0ecdeda">reserved_48_63</a>               : 16;
<a name="l02925"></a>02925 <span class="preprocessor">#endif</span>
<a name="l02926"></a>02926 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#adf3fed117165beb1f8d0a593ce69481f">s</a>;
<a name="l02927"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#a89e6eeb1ff06ae3357159f7b4d278130">02927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html">cvmx_bgxx_cmrx_rx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#a89e6eeb1ff06ae3357159f7b4d278130">cn73xx</a>;
<a name="l02928"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#ad55537ba670a7f373518ae6a4adada10">02928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html">cvmx_bgxx_cmrx_rx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#ad55537ba670a7f373518ae6a4adada10">cn78xx</a>;
<a name="l02929"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#abfbc38ca4717e9231e01241715fb38ab">02929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html">cvmx_bgxx_cmrx_rx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#abfbc38ca4717e9231e01241715fb38ab">cn78xxp1</a>;
<a name="l02930"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#a79bd9757feba4933079f2634f4c44440">02930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat2_1_1cvmx__bgxx__cmrx__rx__stat2__s.html">cvmx_bgxx_cmrx_rx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html#a79bd9757feba4933079f2634f4c44440">cnf75xx</a>;
<a name="l02931"></a>02931 };
<a name="l02932"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a180e6dd39cec868db148f23db7ba0f63">02932</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html" title="cvmx_bgx::_cmr::_rx_stat2">cvmx_bgxx_cmrx_rx_stat2</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat2.html" title="cvmx_bgx::_cmr::_rx_stat2">cvmx_bgxx_cmrx_rx_stat2_t</a>;
<a name="l02933"></a>02933 <span class="comment"></span>
<a name="l02934"></a>02934 <span class="comment">/**</span>
<a name="l02935"></a>02935 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat3</span>
<a name="l02936"></a>02936 <span class="comment"> *</span>
<a name="l02937"></a>02937 <span class="comment"> * These registers provide a count of octets of received PAUSE and control packets.</span>
<a name="l02938"></a>02938 <span class="comment"> *</span>
<a name="l02939"></a>02939 <span class="comment"> */</span>
<a name="l02940"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html">02940</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html" title="cvmx_bgx::_cmr::_rx_stat3">cvmx_bgxx_cmrx_rx_stat3</a> {
<a name="l02941"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a9fc86597f09b42dfdda8b53711ed77ec">02941</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a9fc86597f09b42dfdda8b53711ed77ec">u64</a>;
<a name="l02942"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html">02942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html">cvmx_bgxx_cmrx_rx_stat3_s</a> {
<a name="l02943"></a>02943 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02944"></a>02944 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html#ae48142a75d4b89738fe141d40847279e">reserved_48_63</a>               : 16;
<a name="l02945"></a>02945     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html#a082f4879c53f4f8134dafdfb52ada30f">cnt</a>                          : 48; <span class="comment">/**&lt; Octet count of received PAUSE packets. [CNT] will wrap and is cleared if LMAC is disabled</span>
<a name="l02946"></a>02946 <span class="comment">                                                         with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l02947"></a>02947 <span class="preprocessor">#else</span>
<a name="l02948"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html#a082f4879c53f4f8134dafdfb52ada30f">02948</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html#a082f4879c53f4f8134dafdfb52ada30f">cnt</a>                          : 48;
<a name="l02949"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html#ae48142a75d4b89738fe141d40847279e">02949</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html#ae48142a75d4b89738fe141d40847279e">reserved_48_63</a>               : 16;
<a name="l02950"></a>02950 <span class="preprocessor">#endif</span>
<a name="l02951"></a>02951 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#acaf87c7c395877f69b646f29d58893c4">s</a>;
<a name="l02952"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a0f330709dc2a543540e365f73fdda4b1">02952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html">cvmx_bgxx_cmrx_rx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a0f330709dc2a543540e365f73fdda4b1">cn73xx</a>;
<a name="l02953"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a12e346a45b16987481648d7714a8cca7">02953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html">cvmx_bgxx_cmrx_rx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a12e346a45b16987481648d7714a8cca7">cn78xx</a>;
<a name="l02954"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a75289564826d16fc5c278dcc92743740">02954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html">cvmx_bgxx_cmrx_rx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a75289564826d16fc5c278dcc92743740">cn78xxp1</a>;
<a name="l02955"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a6265a205f27848aa6f2deb6c41c70982">02955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat3_1_1cvmx__bgxx__cmrx__rx__stat3__s.html">cvmx_bgxx_cmrx_rx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html#a6265a205f27848aa6f2deb6c41c70982">cnf75xx</a>;
<a name="l02956"></a>02956 };
<a name="l02957"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4b6126c70c4575218bf64eed817492e1">02957</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html" title="cvmx_bgx::_cmr::_rx_stat3">cvmx_bgxx_cmrx_rx_stat3</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat3.html" title="cvmx_bgx::_cmr::_rx_stat3">cvmx_bgxx_cmrx_rx_stat3_t</a>;
<a name="l02958"></a>02958 <span class="comment"></span>
<a name="l02959"></a>02959 <span class="comment">/**</span>
<a name="l02960"></a>02960 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat4</span>
<a name="l02961"></a>02961 <span class="comment"> *</span>
<a name="l02962"></a>02962 <span class="comment"> * These registers provide a count of all packets received that were dropped by the DMAC filter.</span>
<a name="l02963"></a>02963 <span class="comment"> * Packets that match the DMAC are dropped and counted here regardless of whether they were ERR</span>
<a name="l02964"></a>02964 <span class="comment"> * packets, but does not include those reported in BGX()_CMR()_RX_STAT6. These packets</span>
<a name="l02965"></a>02965 <span class="comment"> * are never counted in BGX()_CMR()_RX_STAT0. Eight-byte packets as the result of</span>
<a name="l02966"></a>02966 <span class="comment"> * truncation or other means are not dropped by CNXXXX and will never appear in this count.</span>
<a name="l02967"></a>02967 <span class="comment"> */</span>
<a name="l02968"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html">02968</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html" title="cvmx_bgx::_cmr::_rx_stat4">cvmx_bgxx_cmrx_rx_stat4</a> {
<a name="l02969"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#adf63b07f263c6bcc5127cc36f43627af">02969</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#adf63b07f263c6bcc5127cc36f43627af">u64</a>;
<a name="l02970"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html">02970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html">cvmx_bgxx_cmrx_rx_stat4_s</a> {
<a name="l02971"></a>02971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02972"></a>02972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html#a741d66cec31c9b89b40ccdbf536d3029">reserved_48_63</a>               : 16;
<a name="l02973"></a>02973     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html#a79f8384de310c7b989ebd44da6bfd698">cnt</a>                          : 48; <span class="comment">/**&lt; Count of filtered DMAC packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l02974"></a>02974 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l02975"></a>02975 <span class="preprocessor">#else</span>
<a name="l02976"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html#a79f8384de310c7b989ebd44da6bfd698">02976</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html#a79f8384de310c7b989ebd44da6bfd698">cnt</a>                          : 48;
<a name="l02977"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html#a741d66cec31c9b89b40ccdbf536d3029">02977</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html#a741d66cec31c9b89b40ccdbf536d3029">reserved_48_63</a>               : 16;
<a name="l02978"></a>02978 <span class="preprocessor">#endif</span>
<a name="l02979"></a>02979 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a8ffabfc72978c6bbecf4fb6295f5f29b">s</a>;
<a name="l02980"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a378c621aea67a5ebb26cfe25eedb78a2">02980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html">cvmx_bgxx_cmrx_rx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a378c621aea67a5ebb26cfe25eedb78a2">cn73xx</a>;
<a name="l02981"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a135b4ccfec1c60d4187613bb32560821">02981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html">cvmx_bgxx_cmrx_rx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a135b4ccfec1c60d4187613bb32560821">cn78xx</a>;
<a name="l02982"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a9c1897a74b865ace4e609cef8f012f03">02982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html">cvmx_bgxx_cmrx_rx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#a9c1897a74b865ace4e609cef8f012f03">cn78xxp1</a>;
<a name="l02983"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#aebf54ba8333322ce6cc9ccabe79feb71">02983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat4_1_1cvmx__bgxx__cmrx__rx__stat4__s.html">cvmx_bgxx_cmrx_rx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html#aebf54ba8333322ce6cc9ccabe79feb71">cnf75xx</a>;
<a name="l02984"></a>02984 };
<a name="l02985"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0c798a85eb28733289e26f415b845560">02985</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html" title="cvmx_bgx::_cmr::_rx_stat4">cvmx_bgxx_cmrx_rx_stat4</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat4.html" title="cvmx_bgx::_cmr::_rx_stat4">cvmx_bgxx_cmrx_rx_stat4_t</a>;
<a name="l02986"></a>02986 <span class="comment"></span>
<a name="l02987"></a>02987 <span class="comment">/**</span>
<a name="l02988"></a>02988 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat5</span>
<a name="l02989"></a>02989 <span class="comment"> *</span>
<a name="l02990"></a>02990 <span class="comment"> * These registers provide a count of octets of filtered DMAC packets.</span>
<a name="l02991"></a>02991 <span class="comment"> *</span>
<a name="l02992"></a>02992 <span class="comment"> */</span>
<a name="l02993"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html">02993</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html" title="cvmx_bgx::_cmr::_rx_stat5">cvmx_bgxx_cmrx_rx_stat5</a> {
<a name="l02994"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a9498ded37836b075f068667f9c10da43">02994</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a9498ded37836b075f068667f9c10da43">u64</a>;
<a name="l02995"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html">02995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html">cvmx_bgxx_cmrx_rx_stat5_s</a> {
<a name="l02996"></a>02996 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02997"></a>02997 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html#a9594811c855b8ccbd86c8d17e69c6469">reserved_48_63</a>               : 16;
<a name="l02998"></a>02998     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html#a8d715f7725bd43b465fe3d3f3261e91c">cnt</a>                          : 48; <span class="comment">/**&lt; Octet count of filtered DMAC packets. [CNT] will wrap and is cleared if LMAC is disabled</span>
<a name="l02999"></a>02999 <span class="comment">                                                         with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03000"></a>03000 <span class="preprocessor">#else</span>
<a name="l03001"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html#a8d715f7725bd43b465fe3d3f3261e91c">03001</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html#a8d715f7725bd43b465fe3d3f3261e91c">cnt</a>                          : 48;
<a name="l03002"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html#a9594811c855b8ccbd86c8d17e69c6469">03002</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html#a9594811c855b8ccbd86c8d17e69c6469">reserved_48_63</a>               : 16;
<a name="l03003"></a>03003 <span class="preprocessor">#endif</span>
<a name="l03004"></a>03004 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a19ec795c6d4d522b297d3ad3f007e007">s</a>;
<a name="l03005"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#ac3bbf59cfee6ee9ee4e8a8353b81d6c8">03005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html">cvmx_bgxx_cmrx_rx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#ac3bbf59cfee6ee9ee4e8a8353b81d6c8">cn73xx</a>;
<a name="l03006"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a04ce6ae85b5a5c5efde25a0187f0a6b8">03006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html">cvmx_bgxx_cmrx_rx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a04ce6ae85b5a5c5efde25a0187f0a6b8">cn78xx</a>;
<a name="l03007"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#ac78582c6f2124f11f412cf1866fc6eca">03007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html">cvmx_bgxx_cmrx_rx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#ac78582c6f2124f11f412cf1866fc6eca">cn78xxp1</a>;
<a name="l03008"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a861d30a34066d2ccd3a63b73dfb6eb6e">03008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat5_1_1cvmx__bgxx__cmrx__rx__stat5__s.html">cvmx_bgxx_cmrx_rx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html#a861d30a34066d2ccd3a63b73dfb6eb6e">cnf75xx</a>;
<a name="l03009"></a>03009 };
<a name="l03010"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa9cdba2358cced3f4d885e32e729cf83">03010</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html" title="cvmx_bgx::_cmr::_rx_stat5">cvmx_bgxx_cmrx_rx_stat5</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat5.html" title="cvmx_bgx::_cmr::_rx_stat5">cvmx_bgxx_cmrx_rx_stat5_t</a>;
<a name="l03011"></a>03011 <span class="comment"></span>
<a name="l03012"></a>03012 <span class="comment">/**</span>
<a name="l03013"></a>03013 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat6</span>
<a name="l03014"></a>03014 <span class="comment"> *</span>
<a name="l03015"></a>03015 <span class="comment"> * These registers provide a count of all packets received that were dropped due to a full</span>
<a name="l03016"></a>03016 <span class="comment"> * receive FIFO. They do not count any packet that is truncated at the point of overflow and sent</span>
<a name="l03017"></a>03017 <span class="comment"> * on to the PKI. These registers count all entire packets dropped by the FIFO for a given LMAC</span>
<a name="l03018"></a>03018 <span class="comment"> * regardless of DMAC or PAUSE type.</span>
<a name="l03019"></a>03019 <span class="comment"> */</span>
<a name="l03020"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html">03020</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html" title="cvmx_bgx::_cmr::_rx_stat6">cvmx_bgxx_cmrx_rx_stat6</a> {
<a name="l03021"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a6f802dc96094ad9603b7753aa62e2c6e">03021</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a6f802dc96094ad9603b7753aa62e2c6e">u64</a>;
<a name="l03022"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html">03022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html">cvmx_bgxx_cmrx_rx_stat6_s</a> {
<a name="l03023"></a>03023 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html#a8f1c1ca401d246a3bb56856f917650f3">reserved_48_63</a>               : 16;
<a name="l03025"></a>03025     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html#a160b9ff389e7f73d950087e442618768">cnt</a>                          : 48; <span class="comment">/**&lt; Count of dropped packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l03026"></a>03026 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03027"></a>03027 <span class="preprocessor">#else</span>
<a name="l03028"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html#a160b9ff389e7f73d950087e442618768">03028</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html#a160b9ff389e7f73d950087e442618768">cnt</a>                          : 48;
<a name="l03029"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html#a8f1c1ca401d246a3bb56856f917650f3">03029</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html#a8f1c1ca401d246a3bb56856f917650f3">reserved_48_63</a>               : 16;
<a name="l03030"></a>03030 <span class="preprocessor">#endif</span>
<a name="l03031"></a>03031 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a45807a5bb0a2e9f647c987fd199982e5">s</a>;
<a name="l03032"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a5fa227436fe026c9a1453001b9e85e65">03032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html">cvmx_bgxx_cmrx_rx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a5fa227436fe026c9a1453001b9e85e65">cn73xx</a>;
<a name="l03033"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a54452f281421e680233951b8a99e22d8">03033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html">cvmx_bgxx_cmrx_rx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#a54452f281421e680233951b8a99e22d8">cn78xx</a>;
<a name="l03034"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#aef345ed8d60249a9443eee61ca25a2ba">03034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html">cvmx_bgxx_cmrx_rx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#aef345ed8d60249a9443eee61ca25a2ba">cn78xxp1</a>;
<a name="l03035"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#af35049df71ba97ca3bd94d56cb4f38e6">03035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat6_1_1cvmx__bgxx__cmrx__rx__stat6__s.html">cvmx_bgxx_cmrx_rx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html#af35049df71ba97ca3bd94d56cb4f38e6">cnf75xx</a>;
<a name="l03036"></a>03036 };
<a name="l03037"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a58a99dccd2b9581c403deaf91fc4f18e">03037</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html" title="cvmx_bgx::_cmr::_rx_stat6">cvmx_bgxx_cmrx_rx_stat6</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat6.html" title="cvmx_bgx::_cmr::_rx_stat6">cvmx_bgxx_cmrx_rx_stat6_t</a>;
<a name="l03038"></a>03038 <span class="comment"></span>
<a name="l03039"></a>03039 <span class="comment">/**</span>
<a name="l03040"></a>03040 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat7</span>
<a name="l03041"></a>03041 <span class="comment"> *</span>
<a name="l03042"></a>03042 <span class="comment"> * These registers provide a count of octets of received packets that were dropped due to a full</span>
<a name="l03043"></a>03043 <span class="comment"> * receive FIFO.</span>
<a name="l03044"></a>03044 <span class="comment"> */</span>
<a name="l03045"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html">03045</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html" title="cvmx_bgx::_cmr::_rx_stat7">cvmx_bgxx_cmrx_rx_stat7</a> {
<a name="l03046"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#aa900aefbeec04a3fe1c3f38fab1655fe">03046</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#aa900aefbeec04a3fe1c3f38fab1655fe">u64</a>;
<a name="l03047"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html">03047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html">cvmx_bgxx_cmrx_rx_stat7_s</a> {
<a name="l03048"></a>03048 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03049"></a>03049 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html#a1cc52d4d275fb82f3a2a557614fa29ad">reserved_48_63</a>               : 16;
<a name="l03050"></a>03050     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html#a00656a9134ac73089b05b742d96ffeaf">cnt</a>                          : 48; <span class="comment">/**&lt; Octet count of dropped packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l03051"></a>03051 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03052"></a>03052 <span class="preprocessor">#else</span>
<a name="l03053"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html#a00656a9134ac73089b05b742d96ffeaf">03053</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html#a00656a9134ac73089b05b742d96ffeaf">cnt</a>                          : 48;
<a name="l03054"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html#a1cc52d4d275fb82f3a2a557614fa29ad">03054</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html#a1cc52d4d275fb82f3a2a557614fa29ad">reserved_48_63</a>               : 16;
<a name="l03055"></a>03055 <span class="preprocessor">#endif</span>
<a name="l03056"></a>03056 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#ad22d0b91303cb1ed11943137b2273f00">s</a>;
<a name="l03057"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#a74bbd57fcbeead5c21063ba53850e5d5">03057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html">cvmx_bgxx_cmrx_rx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#a74bbd57fcbeead5c21063ba53850e5d5">cn73xx</a>;
<a name="l03058"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#a9f0487d1d128fc72afd9fef41e72ccbd">03058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html">cvmx_bgxx_cmrx_rx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#a9f0487d1d128fc72afd9fef41e72ccbd">cn78xx</a>;
<a name="l03059"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#ae3e936a371f398ff8286afdf4bdf4892">03059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html">cvmx_bgxx_cmrx_rx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#ae3e936a371f398ff8286afdf4bdf4892">cn78xxp1</a>;
<a name="l03060"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#ab70d79283f4c8e2876ce0ba62d3346a5">03060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat7_1_1cvmx__bgxx__cmrx__rx__stat7__s.html">cvmx_bgxx_cmrx_rx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html#ab70d79283f4c8e2876ce0ba62d3346a5">cnf75xx</a>;
<a name="l03061"></a>03061 };
<a name="l03062"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a54fbe47b4772761aeff18e8c9ab9b51f">03062</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html" title="cvmx_bgx::_cmr::_rx_stat7">cvmx_bgxx_cmrx_rx_stat7</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat7.html" title="cvmx_bgx::_cmr::_rx_stat7">cvmx_bgxx_cmrx_rx_stat7_t</a>;
<a name="l03063"></a>03063 <span class="comment"></span>
<a name="l03064"></a>03064 <span class="comment">/**</span>
<a name="l03065"></a>03065 <span class="comment"> * cvmx_bgx#_cmr#_rx_stat8</span>
<a name="l03066"></a>03066 <span class="comment"> *</span>
<a name="l03067"></a>03067 <span class="comment"> * These registers provide a count of all packets received with some error that were not dropped</span>
<a name="l03068"></a>03068 <span class="comment"> * either due to the DMAC filter or lack of room in the receive FIFO.</span>
<a name="l03069"></a>03069 <span class="comment"> * This does not include packets which were counted in</span>
<a name="l03070"></a>03070 <span class="comment"> * BGX()_CMR()_RX_STAT2, BGX()_CMR()_RX_STAT4 nor</span>
<a name="l03071"></a>03071 <span class="comment"> * BGX()_CMR()_RX_STAT6.</span>
<a name="l03072"></a>03072 <span class="comment"> *</span>
<a name="l03073"></a>03073 <span class="comment"> * Which statistics are updated on control packet errors and drops are shown below:</span>
<a name="l03074"></a>03074 <span class="comment"> *</span>
<a name="l03075"></a>03075 <span class="comment"> * &lt;pre&gt;</span>
<a name="l03076"></a>03076 <span class="comment"> * if dropped [</span>
<a name="l03077"></a>03077 <span class="comment"> *   if !errored STAT8</span>
<a name="l03078"></a>03078 <span class="comment"> *   if overflow STAT6</span>
<a name="l03079"></a>03079 <span class="comment"> *   else if dmac drop STAT4</span>
<a name="l03080"></a>03080 <span class="comment"> *   else if filter drop STAT2</span>
<a name="l03081"></a>03081 <span class="comment"> * ] else [</span>
<a name="l03082"></a>03082 <span class="comment"> *   if errored STAT2</span>
<a name="l03083"></a>03083 <span class="comment"> *   else STAT8</span>
<a name="l03084"></a>03084 <span class="comment"> * ]</span>
<a name="l03085"></a>03085 <span class="comment"> * &lt;/pre&gt;</span>
<a name="l03086"></a>03086 <span class="comment"> */</span>
<a name="l03087"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html">03087</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html" title="cvmx_bgx::_cmr::_rx_stat8">cvmx_bgxx_cmrx_rx_stat8</a> {
<a name="l03088"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#aead7a3ea6bcb200ea45bc731f933f3af">03088</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#aead7a3ea6bcb200ea45bc731f933f3af">u64</a>;
<a name="l03089"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html">03089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html">cvmx_bgxx_cmrx_rx_stat8_s</a> {
<a name="l03090"></a>03090 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03091"></a>03091 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html#a7f148455b4932f51b222c4c2d1405210">reserved_48_63</a>               : 16;
<a name="l03092"></a>03092     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html#a0d1ca716fa521e69e57a77a2997e18c0">cnt</a>                          : 48; <span class="comment">/**&lt; Count of error packets. [CNT] will wrap and is cleared if LMAC is disabled with</span>
<a name="l03093"></a>03093 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03094"></a>03094 <span class="preprocessor">#else</span>
<a name="l03095"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html#a0d1ca716fa521e69e57a77a2997e18c0">03095</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html#a0d1ca716fa521e69e57a77a2997e18c0">cnt</a>                          : 48;
<a name="l03096"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html#a7f148455b4932f51b222c4c2d1405210">03096</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html#a7f148455b4932f51b222c4c2d1405210">reserved_48_63</a>               : 16;
<a name="l03097"></a>03097 <span class="preprocessor">#endif</span>
<a name="l03098"></a>03098 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#ae5163797f31544b4dea977686369fe31">s</a>;
<a name="l03099"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#adbb8ffb6ce4dc737e455235b754de36c">03099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html">cvmx_bgxx_cmrx_rx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#adbb8ffb6ce4dc737e455235b754de36c">cn73xx</a>;
<a name="l03100"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#ad5791b023741ba9ce2b42f3ef73a3bf7">03100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html">cvmx_bgxx_cmrx_rx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#ad5791b023741ba9ce2b42f3ef73a3bf7">cn78xx</a>;
<a name="l03101"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#a2649bd8762912ba4d8a9bc3ed545cf49">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html">cvmx_bgxx_cmrx_rx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#a2649bd8762912ba4d8a9bc3ed545cf49">cn78xxp1</a>;
<a name="l03102"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#a9f81323fd357845cdc0c6a1cfe8c9417">03102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__stat8_1_1cvmx__bgxx__cmrx__rx__stat8__s.html">cvmx_bgxx_cmrx_rx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html#a9f81323fd357845cdc0c6a1cfe8c9417">cnf75xx</a>;
<a name="l03103"></a>03103 };
<a name="l03104"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a46b6e1da809f1530b2a44e2b7fbb2c32">03104</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html" title="cvmx_bgx::_cmr::_rx_stat8">cvmx_bgxx_cmrx_rx_stat8</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__stat8.html" title="cvmx_bgx::_cmr::_rx_stat8">cvmx_bgxx_cmrx_rx_stat8_t</a>;
<a name="l03105"></a>03105 <span class="comment"></span>
<a name="l03106"></a>03106 <span class="comment">/**</span>
<a name="l03107"></a>03107 <span class="comment"> * cvmx_bgx#_cmr#_rx_weight</span>
<a name="l03108"></a>03108 <span class="comment"> */</span>
<a name="l03109"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html">03109</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html" title="cvmx_bgx::_cmr::_rx_weight">cvmx_bgxx_cmrx_rx_weight</a> {
<a name="l03110"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#aa549018fcf2b43875529706d6cb9b777">03110</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#aa549018fcf2b43875529706d6cb9b777">u64</a>;
<a name="l03111"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html">03111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html">cvmx_bgxx_cmrx_rx_weight_s</a> {
<a name="l03112"></a>03112 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03113"></a>03113 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html#aede1363035ec2fb863868c54c54b27eb">reserved_4_63</a>                : 60;
<a name="l03114"></a>03114     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html#a9b5fc3cb016604f175315f41b8fc390b">weight</a>                       : 4;  <span class="comment">/**&lt; For the weighted round robin algorithm in CMR RXB, weight to assign for this LMAC relative</span>
<a name="l03115"></a>03115 <span class="comment">                                                         to other LMAC weights. Defaults to round-robin (non-weighted minimum setting of 0x1). A</span>
<a name="l03116"></a>03116 <span class="comment">                                                         setting of 0x0 effectively takes the LMAC out of eligibility. */</span>
<a name="l03117"></a>03117 <span class="preprocessor">#else</span>
<a name="l03118"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html#a9b5fc3cb016604f175315f41b8fc390b">03118</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html#a9b5fc3cb016604f175315f41b8fc390b">weight</a>                       : 4;
<a name="l03119"></a><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html#aede1363035ec2fb863868c54c54b27eb">03119</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html#aede1363035ec2fb863868c54c54b27eb">reserved_4_63</a>                : 60;
<a name="l03120"></a>03120 <span class="preprocessor">#endif</span>
<a name="l03121"></a>03121 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#aa637b0a7183b2a973e35024d667b8f9d">s</a>;
<a name="l03122"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#a1d645db32c56ac5fe8251a06963976c2">03122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html">cvmx_bgxx_cmrx_rx_weight_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#a1d645db32c56ac5fe8251a06963976c2">cn73xx</a>;
<a name="l03123"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#af98503b8073802220270c2d12ab2a385">03123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html">cvmx_bgxx_cmrx_rx_weight_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#af98503b8073802220270c2d12ab2a385">cn78xx</a>;
<a name="l03124"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#aab180e70ff7d2e26469fa7e29e25b068">03124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html">cvmx_bgxx_cmrx_rx_weight_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#aab180e70ff7d2e26469fa7e29e25b068">cn78xxp1</a>;
<a name="l03125"></a><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#a50d2faad29ff8afa6de9192b65910efd">03125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__rx__weight_1_1cvmx__bgxx__cmrx__rx__weight__s.html">cvmx_bgxx_cmrx_rx_weight_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html#a50d2faad29ff8afa6de9192b65910efd">cnf75xx</a>;
<a name="l03126"></a>03126 };
<a name="l03127"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9db3ccc56da8e765f13c7b23ada558d0">03127</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html" title="cvmx_bgx::_cmr::_rx_weight">cvmx_bgxx_cmrx_rx_weight</a> <a class="code" href="unioncvmx__bgxx__cmrx__rx__weight.html" title="cvmx_bgx::_cmr::_rx_weight">cvmx_bgxx_cmrx_rx_weight_t</a>;
<a name="l03128"></a>03128 <span class="comment"></span>
<a name="l03129"></a>03129 <span class="comment">/**</span>
<a name="l03130"></a>03130 <span class="comment"> * cvmx_bgx#_cmr#_tx_channel</span>
<a name="l03131"></a>03131 <span class="comment"> */</span>
<a name="l03132"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html">03132</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html" title="cvmx_bgx::_cmr::_tx_channel">cvmx_bgxx_cmrx_tx_channel</a> {
<a name="l03133"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a6b22e6543a857b1c383a3ef5fc1c1cc0">03133</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a6b22e6543a857b1c383a3ef5fc1c1cc0">u64</a>;
<a name="l03134"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html">03134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html">cvmx_bgxx_cmrx_tx_channel_s</a> {
<a name="l03135"></a>03135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03136"></a>03136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#a057aeac4e4f9f2816609d97a14ad3abb">reserved_32_63</a>               : 32;
<a name="l03137"></a>03137     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#aab0284e9e19de5ec721754f8d6a37166">msk</a>                          : 16; <span class="comment">/**&lt; Backpressure channel mask. BGX can completely ignore the channel backpressure for channel</span>
<a name="l03138"></a>03138 <span class="comment">                                                         specified by this field. Any channel in which MSK&lt;n&gt; is set never sends backpressure</span>
<a name="l03139"></a>03139 <span class="comment">                                                         information to PKO. */</span>
<a name="l03140"></a>03140     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#afb633b31fb682a80012f50d5c3fcc07c">dis</a>                          : 16; <span class="comment">/**&lt; Credit return backpressure disable. BGX stops returning channel credits for any</span>
<a name="l03141"></a>03141 <span class="comment">                                                         channel that is backpressured. These bits can be used to override that. If</span>
<a name="l03142"></a>03142 <span class="comment">                                                         [DIS]&lt;n&gt; is set, channel credits may flow back regardless of the backpressure</span>
<a name="l03143"></a>03143 <span class="comment">                                                         for that channel. */</span>
<a name="l03144"></a>03144 <span class="preprocessor">#else</span>
<a name="l03145"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#afb633b31fb682a80012f50d5c3fcc07c">03145</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#afb633b31fb682a80012f50d5c3fcc07c">dis</a>                          : 16;
<a name="l03146"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#aab0284e9e19de5ec721754f8d6a37166">03146</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#aab0284e9e19de5ec721754f8d6a37166">msk</a>                          : 16;
<a name="l03147"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#a057aeac4e4f9f2816609d97a14ad3abb">03147</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html#a057aeac4e4f9f2816609d97a14ad3abb">reserved_32_63</a>               : 32;
<a name="l03148"></a>03148 <span class="preprocessor">#endif</span>
<a name="l03149"></a>03149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a7c5447d73ee2f60185d446e1171b7641">s</a>;
<a name="l03150"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a72d69a22ad5c81cd9d1ce50b78aa72b2">03150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html">cvmx_bgxx_cmrx_tx_channel_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a72d69a22ad5c81cd9d1ce50b78aa72b2">cn73xx</a>;
<a name="l03151"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a7b0f9436b1e4d0c16ed8aee9905e67fc">03151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html">cvmx_bgxx_cmrx_tx_channel_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a7b0f9436b1e4d0c16ed8aee9905e67fc">cn78xx</a>;
<a name="l03152"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#ae4d896ecbdbd870f8eb3823fba56b3f2">03152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html">cvmx_bgxx_cmrx_tx_channel_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#ae4d896ecbdbd870f8eb3823fba56b3f2">cn78xxp1</a>;
<a name="l03153"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a6d8f2daa959d2ff8bce92396ac8690f7">03153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__channel_1_1cvmx__bgxx__cmrx__tx__channel__s.html">cvmx_bgxx_cmrx_tx_channel_s</a>    <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html#a6d8f2daa959d2ff8bce92396ac8690f7">cnf75xx</a>;
<a name="l03154"></a>03154 };
<a name="l03155"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa613775c7a0b6c5e0be9eedc7946725b">03155</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html" title="cvmx_bgx::_cmr::_tx_channel">cvmx_bgxx_cmrx_tx_channel</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__channel.html" title="cvmx_bgx::_cmr::_tx_channel">cvmx_bgxx_cmrx_tx_channel_t</a>;
<a name="l03156"></a>03156 <span class="comment"></span>
<a name="l03157"></a>03157 <span class="comment">/**</span>
<a name="l03158"></a>03158 <span class="comment"> * cvmx_bgx#_cmr#_tx_fifo_len</span>
<a name="l03159"></a>03159 <span class="comment"> */</span>
<a name="l03160"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html">03160</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html" title="cvmx_bgx::_cmr::_tx_fifo_len">cvmx_bgxx_cmrx_tx_fifo_len</a> {
<a name="l03161"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a412779e3b7b4b986f8cd18976b1c8447">03161</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a412779e3b7b4b986f8cd18976b1c8447">u64</a>;
<a name="l03162"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html">03162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html">cvmx_bgxx_cmrx_tx_fifo_len_s</a> {
<a name="l03163"></a>03163 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03164"></a>03164 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#a23f7fab717133ab9d6ecdef708c5650e">reserved_14_63</a>               : 50;
<a name="l03165"></a>03165     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#ac96d742933574337042c2437e9316e62">lmac_idle</a>                    : 1;  <span class="comment">/**&lt; Idle signal to identify when all credits and other pipeline buffers are also cleared out</span>
<a name="l03166"></a>03166 <span class="comment">                                                         and LMAC can be considered IDLE in the BGX CMR TX. */</span>
<a name="l03167"></a>03167     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#ade28541b6ec355565026a69f435860e3">fifo_len</a>                     : 13; <span class="comment">/**&lt; Per-LMAC TXB main FIFO length. Useful for determining if main FIFO is empty when bringing</span>
<a name="l03168"></a>03168 <span class="comment">                                                         an LMAC down. */</span>
<a name="l03169"></a>03169 <span class="preprocessor">#else</span>
<a name="l03170"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#ade28541b6ec355565026a69f435860e3">03170</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#ade28541b6ec355565026a69f435860e3">fifo_len</a>                     : 13;
<a name="l03171"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#ac96d742933574337042c2437e9316e62">03171</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#ac96d742933574337042c2437e9316e62">lmac_idle</a>                    : 1;
<a name="l03172"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#a23f7fab717133ab9d6ecdef708c5650e">03172</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html#a23f7fab717133ab9d6ecdef708c5650e">reserved_14_63</a>               : 50;
<a name="l03173"></a>03173 <span class="preprocessor">#endif</span>
<a name="l03174"></a>03174 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a2702b8ae3e126c4b8ed14e33121de511">s</a>;
<a name="l03175"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a26ae890b0412e3ddf436b74333541317">03175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html">cvmx_bgxx_cmrx_tx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a26ae890b0412e3ddf436b74333541317">cn73xx</a>;
<a name="l03176"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a49357a75d00c23cd7b3deb2d9fbb33c2">03176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html">cvmx_bgxx_cmrx_tx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a49357a75d00c23cd7b3deb2d9fbb33c2">cn78xx</a>;
<a name="l03177"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a9c9ec4fba360e7670fecd7385730e443">03177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html">cvmx_bgxx_cmrx_tx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#a9c9ec4fba360e7670fecd7385730e443">cn78xxp1</a>;
<a name="l03178"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#abedfed5ad486c4d4dc121667e7efcfe7">03178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__fifo__len_1_1cvmx__bgxx__cmrx__tx__fifo__len__s.html">cvmx_bgxx_cmrx_tx_fifo_len_s</a>   <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html#abedfed5ad486c4d4dc121667e7efcfe7">cnf75xx</a>;
<a name="l03179"></a>03179 };
<a name="l03180"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a57bbc69a90ebcb904a0d1837564a67a4">03180</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html" title="cvmx_bgx::_cmr::_tx_fifo_len">cvmx_bgxx_cmrx_tx_fifo_len</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__fifo__len.html" title="cvmx_bgx::_cmr::_tx_fifo_len">cvmx_bgxx_cmrx_tx_fifo_len_t</a>;
<a name="l03181"></a>03181 <span class="comment"></span>
<a name="l03182"></a>03182 <span class="comment">/**</span>
<a name="l03183"></a>03183 <span class="comment"> * cvmx_bgx#_cmr#_tx_hg2_status</span>
<a name="l03184"></a>03184 <span class="comment"> */</span>
<a name="l03185"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html">03185</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html" title="cvmx_bgx::_cmr::_tx_hg2_status">cvmx_bgxx_cmrx_tx_hg2_status</a> {
<a name="l03186"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a35ebfcfc6a07ce67bb96ca1fa0beaaff">03186</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a35ebfcfc6a07ce67bb96ca1fa0beaaff">u64</a>;
<a name="l03187"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html">03187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html">cvmx_bgxx_cmrx_tx_hg2_status_s</a> {
<a name="l03188"></a>03188 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03189"></a>03189 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#acd700d406825e9d3e9755f1e6547bb91">reserved_32_63</a>               : 32;
<a name="l03190"></a>03190     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#aac0fc7a0b3b203b324fc971e34fe472c">xof</a>                          : 16; <span class="comment">/**&lt; 16-bit XOF back pressure vector from HiGig2 message packet or from PFC packets. Non-</span>
<a name="l03191"></a>03191 <span class="comment">                                                         zero only when logical back pressure is active. All bits are 0 when [LGTIM2GO] = 0x0. */</span>
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#a889adeccd874e65b5d9c8f5dc364be85">lgtim2go</a>                     : 16; <span class="comment">/**&lt; Logical packet flow back pressure time remaining. Initial value set from XOF time field of</span>
<a name="l03193"></a>03193 <span class="comment">                                                         HiGig2 message packet received or a function of the enabled and current timers for</span>
<a name="l03194"></a>03194 <span class="comment">                                                         PFC packets. Nonzero only when logical back pressure is active. */</span>
<a name="l03195"></a>03195 <span class="preprocessor">#else</span>
<a name="l03196"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#a889adeccd874e65b5d9c8f5dc364be85">03196</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#a889adeccd874e65b5d9c8f5dc364be85">lgtim2go</a>                     : 16;
<a name="l03197"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#aac0fc7a0b3b203b324fc971e34fe472c">03197</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#aac0fc7a0b3b203b324fc971e34fe472c">xof</a>                          : 16;
<a name="l03198"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#acd700d406825e9d3e9755f1e6547bb91">03198</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html#acd700d406825e9d3e9755f1e6547bb91">reserved_32_63</a>               : 32;
<a name="l03199"></a>03199 <span class="preprocessor">#endif</span>
<a name="l03200"></a>03200 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a7c159d88bb7af02d2f3bd6b80fc178f8">s</a>;
<a name="l03201"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a6ff666062378c12c4408fb36d1c10c13">03201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html">cvmx_bgxx_cmrx_tx_hg2_status_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a6ff666062378c12c4408fb36d1c10c13">cn73xx</a>;
<a name="l03202"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#aab5890bac64591ddb497a53d89239bdb">03202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html">cvmx_bgxx_cmrx_tx_hg2_status_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#aab5890bac64591ddb497a53d89239bdb">cn78xx</a>;
<a name="l03203"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a54653bdf131be2046c3632911f73a6d5">03203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html">cvmx_bgxx_cmrx_tx_hg2_status_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a54653bdf131be2046c3632911f73a6d5">cn78xxp1</a>;
<a name="l03204"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a4db1ed3808b5cf8673aa1fb1feadc7ab">03204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__hg2__status_1_1cvmx__bgxx__cmrx__tx__hg2__status__s.html">cvmx_bgxx_cmrx_tx_hg2_status_s</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html#a4db1ed3808b5cf8673aa1fb1feadc7ab">cnf75xx</a>;
<a name="l03205"></a>03205 };
<a name="l03206"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0b74b2f2de347d81fbd41a72f36c1837">03206</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html" title="cvmx_bgx::_cmr::_tx_hg2_status">cvmx_bgxx_cmrx_tx_hg2_status</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__hg2__status.html" title="cvmx_bgx::_cmr::_tx_hg2_status">cvmx_bgxx_cmrx_tx_hg2_status_t</a>;
<a name="l03207"></a>03207 <span class="comment"></span>
<a name="l03208"></a>03208 <span class="comment">/**</span>
<a name="l03209"></a>03209 <span class="comment"> * cvmx_bgx#_cmr#_tx_ovr_bp</span>
<a name="l03210"></a>03210 <span class="comment"> */</span>
<a name="l03211"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html">03211</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html" title="cvmx_bgx::_cmr::_tx_ovr_bp">cvmx_bgxx_cmrx_tx_ovr_bp</a> {
<a name="l03212"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a465f7efc7f7307c7d281811b531285aa">03212</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a465f7efc7f7307c7d281811b531285aa">u64</a>;
<a name="l03213"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html">03213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html">cvmx_bgxx_cmrx_tx_ovr_bp_s</a> {
<a name="l03214"></a>03214 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03215"></a>03215 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html#a4620ba3512fbb0e895f22d581f4eb16f">reserved_16_63</a>               : 48;
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html#a392ab9e91df759f7471bf1ec4894ddb7">tx_chan_bp</a>                   : 16; <span class="comment">/**&lt; Per-channel backpressure status sent to PKO.</span>
<a name="l03217"></a>03217 <span class="comment">                                                         0 = Channel is available.</span>
<a name="l03218"></a>03218 <span class="comment">                                                         1 = Channel is backpressured. */</span>
<a name="l03219"></a>03219 <span class="preprocessor">#else</span>
<a name="l03220"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html#a392ab9e91df759f7471bf1ec4894ddb7">03220</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html#a392ab9e91df759f7471bf1ec4894ddb7">tx_chan_bp</a>                   : 16;
<a name="l03221"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html#a4620ba3512fbb0e895f22d581f4eb16f">03221</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html#a4620ba3512fbb0e895f22d581f4eb16f">reserved_16_63</a>               : 48;
<a name="l03222"></a>03222 <span class="preprocessor">#endif</span>
<a name="l03223"></a>03223 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#ad75fefc2eaf93fc6b162587611e3cfd0">s</a>;
<a name="l03224"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#abfe06adec0b2855047f5ce233c590d18">03224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html">cvmx_bgxx_cmrx_tx_ovr_bp_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#abfe06adec0b2855047f5ce233c590d18">cn73xx</a>;
<a name="l03225"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a40b9b5db1aae6ee541c756a0a991990c">03225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html">cvmx_bgxx_cmrx_tx_ovr_bp_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a40b9b5db1aae6ee541c756a0a991990c">cn78xx</a>;
<a name="l03226"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a7048ba41d753678abd80dac55dc6c4b3">03226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html">cvmx_bgxx_cmrx_tx_ovr_bp_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a7048ba41d753678abd80dac55dc6c4b3">cn78xxp1</a>;
<a name="l03227"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a69f00bb592264e6ae8efc8fd3412a825">03227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__ovr__bp_1_1cvmx__bgxx__cmrx__tx__ovr__bp__s.html">cvmx_bgxx_cmrx_tx_ovr_bp_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html#a69f00bb592264e6ae8efc8fd3412a825">cnf75xx</a>;
<a name="l03228"></a>03228 };
<a name="l03229"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a292cf903fa9be88a1e84b5d131ca5f62">03229</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html" title="cvmx_bgx::_cmr::_tx_ovr_bp">cvmx_bgxx_cmrx_tx_ovr_bp</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__ovr__bp.html" title="cvmx_bgx::_cmr::_tx_ovr_bp">cvmx_bgxx_cmrx_tx_ovr_bp_t</a>;
<a name="l03230"></a>03230 <span class="comment"></span>
<a name="l03231"></a>03231 <span class="comment">/**</span>
<a name="l03232"></a>03232 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat0</span>
<a name="l03233"></a>03233 <span class="comment"> */</span>
<a name="l03234"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html">03234</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html" title="cvmx_bgx::_cmr::_tx_stat0">cvmx_bgxx_cmrx_tx_stat0</a> {
<a name="l03235"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#aee09ae0284784740994c9690c8d085c5">03235</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#aee09ae0284784740994c9690c8d085c5">u64</a>;
<a name="l03236"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html">03236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html">cvmx_bgxx_cmrx_tx_stat0_s</a> {
<a name="l03237"></a>03237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03238"></a>03238 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html#a1f5ffebe5423320466f8a71cfbb39381">reserved_48_63</a>               : 16;
<a name="l03239"></a>03239     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html#a86076408e29b3c01a19bc16da0e7522b">xscol</a>                        : 48; <span class="comment">/**&lt; Number of packets dropped (never successfully sent) due to excessive collision. Defined by</span>
<a name="l03240"></a>03240 <span class="comment">                                                         BGX()_GMP_GMI_TX_COL_ATTEMPT[LIMIT]. Half-duplex mode only and does not account for late</span>
<a name="l03241"></a>03241 <span class="comment">                                                         collisions.</span>
<a name="l03242"></a>03242 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03243"></a>03243 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03244"></a>03244 <span class="preprocessor">#else</span>
<a name="l03245"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html#a86076408e29b3c01a19bc16da0e7522b">03245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html#a86076408e29b3c01a19bc16da0e7522b">xscol</a>                        : 48;
<a name="l03246"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html#a1f5ffebe5423320466f8a71cfbb39381">03246</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html#a1f5ffebe5423320466f8a71cfbb39381">reserved_48_63</a>               : 16;
<a name="l03247"></a>03247 <span class="preprocessor">#endif</span>
<a name="l03248"></a>03248 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#ab1517edd6934a3793745b1c91da3a941">s</a>;
<a name="l03249"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#ad72a4642972de25c6fdd5fc759038975">03249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html">cvmx_bgxx_cmrx_tx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#ad72a4642972de25c6fdd5fc759038975">cn73xx</a>;
<a name="l03250"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#a1d0b4f220bd8d26229a59a32f4551039">03250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html">cvmx_bgxx_cmrx_tx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#a1d0b4f220bd8d26229a59a32f4551039">cn78xx</a>;
<a name="l03251"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#ad3be5ff1c293b15bb90bb0784d79b478">03251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html">cvmx_bgxx_cmrx_tx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#ad3be5ff1c293b15bb90bb0784d79b478">cn78xxp1</a>;
<a name="l03252"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#a11a8c8be37e09ece1b2f48f01d79bd5a">03252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat0_1_1cvmx__bgxx__cmrx__tx__stat0__s.html">cvmx_bgxx_cmrx_tx_stat0_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html#a11a8c8be37e09ece1b2f48f01d79bd5a">cnf75xx</a>;
<a name="l03253"></a>03253 };
<a name="l03254"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a16543857c86db2b5da3cc3c4e5394521">03254</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html" title="cvmx_bgx::_cmr::_tx_stat0">cvmx_bgxx_cmrx_tx_stat0</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat0.html" title="cvmx_bgx::_cmr::_tx_stat0">cvmx_bgxx_cmrx_tx_stat0_t</a>;
<a name="l03255"></a>03255 <span class="comment"></span>
<a name="l03256"></a>03256 <span class="comment">/**</span>
<a name="l03257"></a>03257 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat1</span>
<a name="l03258"></a>03258 <span class="comment"> */</span>
<a name="l03259"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html">03259</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html" title="cvmx_bgx::_cmr::_tx_stat1">cvmx_bgxx_cmrx_tx_stat1</a> {
<a name="l03260"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#a2fe08ae133c76047bcfa70162d68048e">03260</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#a2fe08ae133c76047bcfa70162d68048e">u64</a>;
<a name="l03261"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html">03261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html">cvmx_bgxx_cmrx_tx_stat1_s</a> {
<a name="l03262"></a>03262 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03263"></a>03263 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html#a3e09bd43e45fa8caaa06ff2ffc82aff6">reserved_48_63</a>               : 16;
<a name="l03264"></a>03264     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html#a1444fedcfe84332ef3197f47b0e8ee0f">xsdef</a>                        : 48; <span class="comment">/**&lt; A count of the number of times any frame was deferred for an excessive period of time.</span>
<a name="l03265"></a>03265 <span class="comment">                                                         See maxDeferTime in the IEEE 802.3 specification. Half-duplex mode only and not updated</span>
<a name="l03266"></a>03266 <span class="comment">                                                         for late collisions.</span>
<a name="l03267"></a>03267 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03268"></a>03268 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03269"></a>03269 <span class="preprocessor">#else</span>
<a name="l03270"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html#a1444fedcfe84332ef3197f47b0e8ee0f">03270</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html#a1444fedcfe84332ef3197f47b0e8ee0f">xsdef</a>                        : 48;
<a name="l03271"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html#a3e09bd43e45fa8caaa06ff2ffc82aff6">03271</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html#a3e09bd43e45fa8caaa06ff2ffc82aff6">reserved_48_63</a>               : 16;
<a name="l03272"></a>03272 <span class="preprocessor">#endif</span>
<a name="l03273"></a>03273 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#af116cf2b5e1e09825287866f3ab47083">s</a>;
<a name="l03274"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#a181f065e31460f4eb093e90172c39bf1">03274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html">cvmx_bgxx_cmrx_tx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#a181f065e31460f4eb093e90172c39bf1">cn73xx</a>;
<a name="l03275"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#ab2599514425735772d8f38957b5db4fa">03275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html">cvmx_bgxx_cmrx_tx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#ab2599514425735772d8f38957b5db4fa">cn78xx</a>;
<a name="l03276"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#affa7b2911a789ef30d86a019355462e9">03276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html">cvmx_bgxx_cmrx_tx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#affa7b2911a789ef30d86a019355462e9">cn78xxp1</a>;
<a name="l03277"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#a643584099cecf1757b43f2405dc0c78f">03277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat1_1_1cvmx__bgxx__cmrx__tx__stat1__s.html">cvmx_bgxx_cmrx_tx_stat1_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html#a643584099cecf1757b43f2405dc0c78f">cnf75xx</a>;
<a name="l03278"></a>03278 };
<a name="l03279"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4d7d430411949141265fff46a52023fd">03279</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html" title="cvmx_bgx::_cmr::_tx_stat1">cvmx_bgxx_cmrx_tx_stat1</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat1.html" title="cvmx_bgx::_cmr::_tx_stat1">cvmx_bgxx_cmrx_tx_stat1_t</a>;
<a name="l03280"></a>03280 <span class="comment"></span>
<a name="l03281"></a>03281 <span class="comment">/**</span>
<a name="l03282"></a>03282 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat10</span>
<a name="l03283"></a>03283 <span class="comment"> */</span>
<a name="l03284"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html">03284</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html" title="cvmx_bgx::_cmr::_tx_stat10">cvmx_bgxx_cmrx_tx_stat10</a> {
<a name="l03285"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a231b43d09ff0184256e830008f479f1f">03285</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a231b43d09ff0184256e830008f479f1f">u64</a>;
<a name="l03286"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html">03286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html">cvmx_bgxx_cmrx_tx_stat10_s</a> {
<a name="l03287"></a>03287 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03288"></a>03288 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html#a32c38dc5207452fe113d1b03ddb58bd7">reserved_48_63</a>               : 16;
<a name="l03289"></a>03289     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html#a232b1f9f3898ec3bbc0f3b713984cbff">hist4</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count between 256-511. Packet length is the sum of</span>
<a name="l03290"></a>03290 <span class="comment">                                                         all data transmitted on the wire for the given packet including packet data, pad bytes,</span>
<a name="l03291"></a>03291 <span class="comment">                                                         FCS bytes, and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03292"></a>03292 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03293"></a>03293 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03294"></a>03294 <span class="preprocessor">#else</span>
<a name="l03295"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html#a232b1f9f3898ec3bbc0f3b713984cbff">03295</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html#a232b1f9f3898ec3bbc0f3b713984cbff">hist4</a>                        : 48;
<a name="l03296"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html#a32c38dc5207452fe113d1b03ddb58bd7">03296</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html#a32c38dc5207452fe113d1b03ddb58bd7">reserved_48_63</a>               : 16;
<a name="l03297"></a>03297 <span class="preprocessor">#endif</span>
<a name="l03298"></a>03298 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a1c02720d1983d79e07c51f6f2c9ccfc0">s</a>;
<a name="l03299"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a23e99fcebe4b6bb38577e8a4cae3439e">03299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html">cvmx_bgxx_cmrx_tx_stat10_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a23e99fcebe4b6bb38577e8a4cae3439e">cn73xx</a>;
<a name="l03300"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a3f6a2ce6b80025dfa77bc557f477dabb">03300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html">cvmx_bgxx_cmrx_tx_stat10_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#a3f6a2ce6b80025dfa77bc557f477dabb">cn78xx</a>;
<a name="l03301"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#ab97f40cae523744ce3f449c6d3748cf8">03301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html">cvmx_bgxx_cmrx_tx_stat10_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#ab97f40cae523744ce3f449c6d3748cf8">cn78xxp1</a>;
<a name="l03302"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#ad45fac8182c9181d1ffe1d1cc89fd2a7">03302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat10_1_1cvmx__bgxx__cmrx__tx__stat10__s.html">cvmx_bgxx_cmrx_tx_stat10_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html#ad45fac8182c9181d1ffe1d1cc89fd2a7">cnf75xx</a>;
<a name="l03303"></a>03303 };
<a name="l03304"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a39ae81d1d0c66b3e3fc00dc77edd6a53">03304</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html" title="cvmx_bgx::_cmr::_tx_stat10">cvmx_bgxx_cmrx_tx_stat10</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat10.html" title="cvmx_bgx::_cmr::_tx_stat10">cvmx_bgxx_cmrx_tx_stat10_t</a>;
<a name="l03305"></a>03305 <span class="comment"></span>
<a name="l03306"></a>03306 <span class="comment">/**</span>
<a name="l03307"></a>03307 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat11</span>
<a name="l03308"></a>03308 <span class="comment"> */</span>
<a name="l03309"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html">03309</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html" title="cvmx_bgx::_cmr::_tx_stat11">cvmx_bgxx_cmrx_tx_stat11</a> {
<a name="l03310"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a39cfec8942a386652fffabd804eda690">03310</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a39cfec8942a386652fffabd804eda690">u64</a>;
<a name="l03311"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html">03311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html">cvmx_bgxx_cmrx_tx_stat11_s</a> {
<a name="l03312"></a>03312 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03313"></a>03313 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html#a3b539e38b2ca9d0d25c3d4b7f99c528c">reserved_48_63</a>               : 16;
<a name="l03314"></a>03314     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html#a50bf2736a7d4aaebf4dc9072925586bd">hist5</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count between 512-1023. Packet length is the sum of</span>
<a name="l03315"></a>03315 <span class="comment">                                                         all data transmitted on the wire for the given packet including packet data, pad bytes,</span>
<a name="l03316"></a>03316 <span class="comment">                                                         FCS bytes, and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03317"></a>03317 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03318"></a>03318 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03319"></a>03319 <span class="preprocessor">#else</span>
<a name="l03320"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html#a50bf2736a7d4aaebf4dc9072925586bd">03320</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html#a50bf2736a7d4aaebf4dc9072925586bd">hist5</a>                        : 48;
<a name="l03321"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html#a3b539e38b2ca9d0d25c3d4b7f99c528c">03321</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html#a3b539e38b2ca9d0d25c3d4b7f99c528c">reserved_48_63</a>               : 16;
<a name="l03322"></a>03322 <span class="preprocessor">#endif</span>
<a name="l03323"></a>03323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#ac24ad3d4812b204bbe50aff3fff83ac6">s</a>;
<a name="l03324"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a3ec3551c104fd987d0cc26d84f8f827f">03324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html">cvmx_bgxx_cmrx_tx_stat11_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a3ec3551c104fd987d0cc26d84f8f827f">cn73xx</a>;
<a name="l03325"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#ad6c8915596771965ae88cab8cfc5fd1c">03325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html">cvmx_bgxx_cmrx_tx_stat11_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#ad6c8915596771965ae88cab8cfc5fd1c">cn78xx</a>;
<a name="l03326"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a4424b3ff9cb5d2a2c717131d76b24d13">03326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html">cvmx_bgxx_cmrx_tx_stat11_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a4424b3ff9cb5d2a2c717131d76b24d13">cn78xxp1</a>;
<a name="l03327"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a19d02b501b730e29bb95da2937cf8c08">03327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat11_1_1cvmx__bgxx__cmrx__tx__stat11__s.html">cvmx_bgxx_cmrx_tx_stat11_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html#a19d02b501b730e29bb95da2937cf8c08">cnf75xx</a>;
<a name="l03328"></a>03328 };
<a name="l03329"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5cd27f70366c70e203dee26df96bd156">03329</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html" title="cvmx_bgx::_cmr::_tx_stat11">cvmx_bgxx_cmrx_tx_stat11</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat11.html" title="cvmx_bgx::_cmr::_tx_stat11">cvmx_bgxx_cmrx_tx_stat11_t</a>;
<a name="l03330"></a>03330 <span class="comment"></span>
<a name="l03331"></a>03331 <span class="comment">/**</span>
<a name="l03332"></a>03332 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat12</span>
<a name="l03333"></a>03333 <span class="comment"> */</span>
<a name="l03334"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html">03334</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html" title="cvmx_bgx::_cmr::_tx_stat12">cvmx_bgxx_cmrx_tx_stat12</a> {
<a name="l03335"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a99bbeb0b4a6eae52fa989459616bf555">03335</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a99bbeb0b4a6eae52fa989459616bf555">u64</a>;
<a name="l03336"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html">03336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html">cvmx_bgxx_cmrx_tx_stat12_s</a> {
<a name="l03337"></a>03337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03338"></a>03338 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html#a79e4a7e0148e7c726ec6a61ed2125f0e">reserved_48_63</a>               : 16;
<a name="l03339"></a>03339     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html#afe8a44087cce3a4f1733528823437155">hist6</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count between 1024-1518. Packet length is the sum of</span>
<a name="l03340"></a>03340 <span class="comment">                                                         all data transmitted on the wire for the given packet including packet data, pad bytes,</span>
<a name="l03341"></a>03341 <span class="comment">                                                         FCS bytes, and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03342"></a>03342 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03343"></a>03343 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03344"></a>03344 <span class="preprocessor">#else</span>
<a name="l03345"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html#afe8a44087cce3a4f1733528823437155">03345</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html#afe8a44087cce3a4f1733528823437155">hist6</a>                        : 48;
<a name="l03346"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html#a79e4a7e0148e7c726ec6a61ed2125f0e">03346</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html#a79e4a7e0148e7c726ec6a61ed2125f0e">reserved_48_63</a>               : 16;
<a name="l03347"></a>03347 <span class="preprocessor">#endif</span>
<a name="l03348"></a>03348 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a60516395048b4771ef713f3b47bbbee8">s</a>;
<a name="l03349"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#aec61b8ecdd57ac647d9bc66dcebc8bf1">03349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html">cvmx_bgxx_cmrx_tx_stat12_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#aec61b8ecdd57ac647d9bc66dcebc8bf1">cn73xx</a>;
<a name="l03350"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a490c572532f02190efb93990f8c30df5">03350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html">cvmx_bgxx_cmrx_tx_stat12_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a490c572532f02190efb93990f8c30df5">cn78xx</a>;
<a name="l03351"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a64e5db865bc2ee8cd156cdda7fc2a280">03351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html">cvmx_bgxx_cmrx_tx_stat12_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a64e5db865bc2ee8cd156cdda7fc2a280">cn78xxp1</a>;
<a name="l03352"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a03a91c15dce88625fc6a8a6d2e8fd470">03352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat12_1_1cvmx__bgxx__cmrx__tx__stat12__s.html">cvmx_bgxx_cmrx_tx_stat12_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html#a03a91c15dce88625fc6a8a6d2e8fd470">cnf75xx</a>;
<a name="l03353"></a>03353 };
<a name="l03354"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4ae43c2ebe28a531f01d090b81971637">03354</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html" title="cvmx_bgx::_cmr::_tx_stat12">cvmx_bgxx_cmrx_tx_stat12</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat12.html" title="cvmx_bgx::_cmr::_tx_stat12">cvmx_bgxx_cmrx_tx_stat12_t</a>;
<a name="l03355"></a>03355 <span class="comment"></span>
<a name="l03356"></a>03356 <span class="comment">/**</span>
<a name="l03357"></a>03357 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat13</span>
<a name="l03358"></a>03358 <span class="comment"> */</span>
<a name="l03359"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html">03359</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html" title="cvmx_bgx::_cmr::_tx_stat13">cvmx_bgxx_cmrx_tx_stat13</a> {
<a name="l03360"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#ae46f4e722a6bfd32238b913eb7b04cc9">03360</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#ae46f4e722a6bfd32238b913eb7b04cc9">u64</a>;
<a name="l03361"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html">03361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html">cvmx_bgxx_cmrx_tx_stat13_s</a> {
<a name="l03362"></a>03362 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03363"></a>03363 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html#a34f8185f9b765ca83b953b925bd5ac1f">reserved_48_63</a>               : 16;
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html#aa12d2823a9a032e0d298d4a35ed93afd">hist7</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count &gt; 1518. Packet length is the sum of all data</span>
<a name="l03365"></a>03365 <span class="comment">                                                         transmitted on the wire for the given packet including packet data, pad bytes, FCS bytes,</span>
<a name="l03366"></a>03366 <span class="comment">                                                         and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03367"></a>03367 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03368"></a>03368 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03369"></a>03369 <span class="preprocessor">#else</span>
<a name="l03370"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html#aa12d2823a9a032e0d298d4a35ed93afd">03370</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html#aa12d2823a9a032e0d298d4a35ed93afd">hist7</a>                        : 48;
<a name="l03371"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html#a34f8185f9b765ca83b953b925bd5ac1f">03371</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html#a34f8185f9b765ca83b953b925bd5ac1f">reserved_48_63</a>               : 16;
<a name="l03372"></a>03372 <span class="preprocessor">#endif</span>
<a name="l03373"></a>03373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#ad0032b43bc8f51b9ba37a38b1098c5cd">s</a>;
<a name="l03374"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#a30e1a29035d9338000ea65ef48edff6c">03374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html">cvmx_bgxx_cmrx_tx_stat13_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#a30e1a29035d9338000ea65ef48edff6c">cn73xx</a>;
<a name="l03375"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#a50ff5ab887e23ac3d23b731de098dc0a">03375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html">cvmx_bgxx_cmrx_tx_stat13_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#a50ff5ab887e23ac3d23b731de098dc0a">cn78xx</a>;
<a name="l03376"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#ad1851267d692abf289b60f824b3077f3">03376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html">cvmx_bgxx_cmrx_tx_stat13_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#ad1851267d692abf289b60f824b3077f3">cn78xxp1</a>;
<a name="l03377"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#a83d7609b8d38eabc12f216bc775368eb">03377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat13_1_1cvmx__bgxx__cmrx__tx__stat13__s.html">cvmx_bgxx_cmrx_tx_stat13_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html#a83d7609b8d38eabc12f216bc775368eb">cnf75xx</a>;
<a name="l03378"></a>03378 };
<a name="l03379"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1c920be26bbceca09e481c0f71b8efc6">03379</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html" title="cvmx_bgx::_cmr::_tx_stat13">cvmx_bgxx_cmrx_tx_stat13</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat13.html" title="cvmx_bgx::_cmr::_tx_stat13">cvmx_bgxx_cmrx_tx_stat13_t</a>;
<a name="l03380"></a>03380 <span class="comment"></span>
<a name="l03381"></a>03381 <span class="comment">/**</span>
<a name="l03382"></a>03382 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat14</span>
<a name="l03383"></a>03383 <span class="comment"> */</span>
<a name="l03384"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html">03384</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html" title="cvmx_bgx::_cmr::_tx_stat14">cvmx_bgxx_cmrx_tx_stat14</a> {
<a name="l03385"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#af4afdfae2b06da875b8caa57d6161f7d">03385</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#af4afdfae2b06da875b8caa57d6161f7d">u64</a>;
<a name="l03386"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html">03386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html">cvmx_bgxx_cmrx_tx_stat14_s</a> {
<a name="l03387"></a>03387 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03388"></a>03388 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html#adecaaa9a1f975290d22dbea06d6d6637">reserved_48_63</a>               : 16;
<a name="l03389"></a>03389     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html#a6cf13904214f43e93c991da7828d95c8">bcst</a>                         : 48; <span class="comment">/**&lt; Number of packets sent to broadcast DMAC, excluding PAUSE or PFC control packets generated</span>
<a name="l03390"></a>03390 <span class="comment">                                                         by BGX. Does not include MCST packets.</span>
<a name="l03391"></a>03391 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap.</span>
<a name="l03392"></a>03392 <span class="comment">                                                         Note that BGX determines if the packet is MCST or BCST from the DMAC of the packet. BGX</span>
<a name="l03393"></a>03393 <span class="comment">                                                         assumes that the DMAC lies in the first six bytes of the packet as per the 802.3 frame</span>
<a name="l03394"></a>03394 <span class="comment">                                                         definition. If the system requires additional data before the L2 header, the MCST and BCST</span>
<a name="l03395"></a>03395 <span class="comment">                                                         counters may not reflect reality and should be ignored by software. Cleared if LMAC is</span>
<a name="l03396"></a>03396 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03397"></a>03397 <span class="preprocessor">#else</span>
<a name="l03398"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html#a6cf13904214f43e93c991da7828d95c8">03398</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html#a6cf13904214f43e93c991da7828d95c8">bcst</a>                         : 48;
<a name="l03399"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html#adecaaa9a1f975290d22dbea06d6d6637">03399</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html#adecaaa9a1f975290d22dbea06d6d6637">reserved_48_63</a>               : 16;
<a name="l03400"></a>03400 <span class="preprocessor">#endif</span>
<a name="l03401"></a>03401 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#ad1c0680a68a5bfe82666dea1e09a1ddf">s</a>;
<a name="l03402"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#aed42a6a1311885eb5d2de8697ea53985">03402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html">cvmx_bgxx_cmrx_tx_stat14_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#aed42a6a1311885eb5d2de8697ea53985">cn73xx</a>;
<a name="l03403"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#a8112e221790b0c7ab0ce0edace591696">03403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html">cvmx_bgxx_cmrx_tx_stat14_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#a8112e221790b0c7ab0ce0edace591696">cn78xx</a>;
<a name="l03404"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#a24cbd0e4dd9cf6b4d176af39b70c1e78">03404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html">cvmx_bgxx_cmrx_tx_stat14_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#a24cbd0e4dd9cf6b4d176af39b70c1e78">cn78xxp1</a>;
<a name="l03405"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#a8b5a8fb6328143c0c3e340b1aac9fbd0">03405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat14_1_1cvmx__bgxx__cmrx__tx__stat14__s.html">cvmx_bgxx_cmrx_tx_stat14_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html#a8b5a8fb6328143c0c3e340b1aac9fbd0">cnf75xx</a>;
<a name="l03406"></a>03406 };
<a name="l03407"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a591159ea2d9b820306cc2594aea71467">03407</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html" title="cvmx_bgx::_cmr::_tx_stat14">cvmx_bgxx_cmrx_tx_stat14</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat14.html" title="cvmx_bgx::_cmr::_tx_stat14">cvmx_bgxx_cmrx_tx_stat14_t</a>;
<a name="l03408"></a>03408 <span class="comment"></span>
<a name="l03409"></a>03409 <span class="comment">/**</span>
<a name="l03410"></a>03410 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat15</span>
<a name="l03411"></a>03411 <span class="comment"> */</span>
<a name="l03412"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html">03412</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html" title="cvmx_bgx::_cmr::_tx_stat15">cvmx_bgxx_cmrx_tx_stat15</a> {
<a name="l03413"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a2dc4759fd8f778cef43384cbdae0b334">03413</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a2dc4759fd8f778cef43384cbdae0b334">u64</a>;
<a name="l03414"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html">03414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html">cvmx_bgxx_cmrx_tx_stat15_s</a> {
<a name="l03415"></a>03415 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03416"></a>03416 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html#a2c6931cfc80c954ad0ba55c7e8f4f99c">reserved_48_63</a>               : 16;
<a name="l03417"></a>03417     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html#adcf2f3f4961b82d8445b156cdcf26461">mcst</a>                         : 48; <span class="comment">/**&lt; Number of packets sent to multicast DMAC, excluding PAUSE or PFC control packets generated</span>
<a name="l03418"></a>03418 <span class="comment">                                                         by BGX. Does not include BCST packets.</span>
<a name="l03419"></a>03419 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap.</span>
<a name="l03420"></a>03420 <span class="comment">                                                         Note that BGX determines if the packet is MCST or BCST from the DMAC of the packet. BGX</span>
<a name="l03421"></a>03421 <span class="comment">                                                         assumes that the DMAC lies in the first six bytes of the packet as per the 802.3 frame</span>
<a name="l03422"></a>03422 <span class="comment">                                                         definition. If the system requires additional data before the L2 header, then the MCST and</span>
<a name="l03423"></a>03423 <span class="comment">                                                         BCST counters may not reflect reality and should be ignored by software. Cleared if LMAC</span>
<a name="l03424"></a>03424 <span class="comment">                                                         is disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03425"></a>03425 <span class="preprocessor">#else</span>
<a name="l03426"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html#adcf2f3f4961b82d8445b156cdcf26461">03426</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html#adcf2f3f4961b82d8445b156cdcf26461">mcst</a>                         : 48;
<a name="l03427"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html#a2c6931cfc80c954ad0ba55c7e8f4f99c">03427</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html#a2c6931cfc80c954ad0ba55c7e8f4f99c">reserved_48_63</a>               : 16;
<a name="l03428"></a>03428 <span class="preprocessor">#endif</span>
<a name="l03429"></a>03429 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#aef20dbd8ef39fb8fe3ba06486b5f2f7b">s</a>;
<a name="l03430"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a29a0857f0f67c08c83fbe1afa423a624">03430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html">cvmx_bgxx_cmrx_tx_stat15_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a29a0857f0f67c08c83fbe1afa423a624">cn73xx</a>;
<a name="l03431"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#aece2521e8bce3271fb9ecae8ab67c7e9">03431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html">cvmx_bgxx_cmrx_tx_stat15_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#aece2521e8bce3271fb9ecae8ab67c7e9">cn78xx</a>;
<a name="l03432"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a3210ed407de1e90892d544b2726a1f6e">03432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html">cvmx_bgxx_cmrx_tx_stat15_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a3210ed407de1e90892d544b2726a1f6e">cn78xxp1</a>;
<a name="l03433"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a0dab8bdb1c302f266767c929c4460103">03433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat15_1_1cvmx__bgxx__cmrx__tx__stat15__s.html">cvmx_bgxx_cmrx_tx_stat15_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html#a0dab8bdb1c302f266767c929c4460103">cnf75xx</a>;
<a name="l03434"></a>03434 };
<a name="l03435"></a><a class="code" href="cvmx-bgxx-defs_8h.html#abc3c62e08c2d522dfa874c5286d41d90">03435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html" title="cvmx_bgx::_cmr::_tx_stat15">cvmx_bgxx_cmrx_tx_stat15</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat15.html" title="cvmx_bgx::_cmr::_tx_stat15">cvmx_bgxx_cmrx_tx_stat15_t</a>;
<a name="l03436"></a>03436 <span class="comment"></span>
<a name="l03437"></a>03437 <span class="comment">/**</span>
<a name="l03438"></a>03438 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat16</span>
<a name="l03439"></a>03439 <span class="comment"> */</span>
<a name="l03440"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html">03440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html" title="cvmx_bgx::_cmr::_tx_stat16">cvmx_bgxx_cmrx_tx_stat16</a> {
<a name="l03441"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#a18dd960ac6d8812659e5d794b7e0ecc7">03441</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#a18dd960ac6d8812659e5d794b7e0ecc7">u64</a>;
<a name="l03442"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html">03442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html">cvmx_bgxx_cmrx_tx_stat16_s</a> {
<a name="l03443"></a>03443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html#ae5ed12a243a00050b0577b803580137a">reserved_48_63</a>               : 16;
<a name="l03445"></a>03445     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html#a39f5850f05b8c36b1d18453ac5908266">undflw</a>                       : 48; <span class="comment">/**&lt; Number of underflow packets.</span>
<a name="l03446"></a>03446 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03447"></a>03447 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03448"></a>03448 <span class="preprocessor">#else</span>
<a name="l03449"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html#a39f5850f05b8c36b1d18453ac5908266">03449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html#a39f5850f05b8c36b1d18453ac5908266">undflw</a>                       : 48;
<a name="l03450"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html#ae5ed12a243a00050b0577b803580137a">03450</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html#ae5ed12a243a00050b0577b803580137a">reserved_48_63</a>               : 16;
<a name="l03451"></a>03451 <span class="preprocessor">#endif</span>
<a name="l03452"></a>03452 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#a7412c4d65327ea5c98b99a4fbdbb9519">s</a>;
<a name="l03453"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#ad48d73e6cdbeed603d0ae4fcd7dab776">03453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html">cvmx_bgxx_cmrx_tx_stat16_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#ad48d73e6cdbeed603d0ae4fcd7dab776">cn73xx</a>;
<a name="l03454"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#ac7786a9d89f7aafe5677753d472fa86d">03454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html">cvmx_bgxx_cmrx_tx_stat16_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#ac7786a9d89f7aafe5677753d472fa86d">cn78xx</a>;
<a name="l03455"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#a1ce09dbcf181f19ecb1af140c9fb13fb">03455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html">cvmx_bgxx_cmrx_tx_stat16_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#a1ce09dbcf181f19ecb1af140c9fb13fb">cn78xxp1</a>;
<a name="l03456"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#acf34115ca745d033aa42266b673b084f">03456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat16_1_1cvmx__bgxx__cmrx__tx__stat16__s.html">cvmx_bgxx_cmrx_tx_stat16_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html#acf34115ca745d033aa42266b673b084f">cnf75xx</a>;
<a name="l03457"></a>03457 };
<a name="l03458"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aae46563e0df818a6657a9e08ec4442f6">03458</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html" title="cvmx_bgx::_cmr::_tx_stat16">cvmx_bgxx_cmrx_tx_stat16</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat16.html" title="cvmx_bgx::_cmr::_tx_stat16">cvmx_bgxx_cmrx_tx_stat16_t</a>;
<a name="l03459"></a>03459 <span class="comment"></span>
<a name="l03460"></a>03460 <span class="comment">/**</span>
<a name="l03461"></a>03461 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat17</span>
<a name="l03462"></a>03462 <span class="comment"> */</span>
<a name="l03463"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html">03463</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html" title="cvmx_bgx::_cmr::_tx_stat17">cvmx_bgxx_cmrx_tx_stat17</a> {
<a name="l03464"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#af3ce39c4c61b9343478eb65215a8681d">03464</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#af3ce39c4c61b9343478eb65215a8681d">u64</a>;
<a name="l03465"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html">03465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html">cvmx_bgxx_cmrx_tx_stat17_s</a> {
<a name="l03466"></a>03466 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03467"></a>03467 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html#aea5d2460e4bdc686d41105d10392de0c">reserved_48_63</a>               : 16;
<a name="l03468"></a>03468     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html#a0d2ba1310ca44128774ce54824427d7a">ctl</a>                          : 48; <span class="comment">/**&lt; Number of PAUSE or PFC control packets generated by BGX. It does not include control</span>
<a name="l03469"></a>03469 <span class="comment">                                                         packets forwarded or generated by the cores. Does not track the number of generated HG2</span>
<a name="l03470"></a>03470 <span class="comment">                                                         messages.</span>
<a name="l03471"></a>03471 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03472"></a>03472 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03473"></a>03473 <span class="preprocessor">#else</span>
<a name="l03474"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html#a0d2ba1310ca44128774ce54824427d7a">03474</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html#a0d2ba1310ca44128774ce54824427d7a">ctl</a>                          : 48;
<a name="l03475"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html#aea5d2460e4bdc686d41105d10392de0c">03475</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html#aea5d2460e4bdc686d41105d10392de0c">reserved_48_63</a>               : 16;
<a name="l03476"></a>03476 <span class="preprocessor">#endif</span>
<a name="l03477"></a>03477 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a40c6cad624e83769e4347e12dc884cd6">s</a>;
<a name="l03478"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a9eb4b25665478e4b3421cd1a8a1000a3">03478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html">cvmx_bgxx_cmrx_tx_stat17_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a9eb4b25665478e4b3421cd1a8a1000a3">cn73xx</a>;
<a name="l03479"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a3ec4f0488b0832c8712cbd98d242c6ca">03479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html">cvmx_bgxx_cmrx_tx_stat17_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a3ec4f0488b0832c8712cbd98d242c6ca">cn78xx</a>;
<a name="l03480"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a887ee65ea1106e71222fab03c3c52937">03480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html">cvmx_bgxx_cmrx_tx_stat17_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#a887ee65ea1106e71222fab03c3c52937">cn78xxp1</a>;
<a name="l03481"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#abb51543cfa020898e6d0d9fed05ef405">03481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat17_1_1cvmx__bgxx__cmrx__tx__stat17__s.html">cvmx_bgxx_cmrx_tx_stat17_s</a>     <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html#abb51543cfa020898e6d0d9fed05ef405">cnf75xx</a>;
<a name="l03482"></a>03482 };
<a name="l03483"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9ae1a1d91aebb36a8ada2d470b495a8b">03483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html" title="cvmx_bgx::_cmr::_tx_stat17">cvmx_bgxx_cmrx_tx_stat17</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat17.html" title="cvmx_bgx::_cmr::_tx_stat17">cvmx_bgxx_cmrx_tx_stat17_t</a>;
<a name="l03484"></a>03484 <span class="comment"></span>
<a name="l03485"></a>03485 <span class="comment">/**</span>
<a name="l03486"></a>03486 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat2</span>
<a name="l03487"></a>03487 <span class="comment"> */</span>
<a name="l03488"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html">03488</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html" title="cvmx_bgx::_cmr::_tx_stat2">cvmx_bgxx_cmrx_tx_stat2</a> {
<a name="l03489"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#acd68b3b9db946236869083c0d752f199">03489</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#acd68b3b9db946236869083c0d752f199">u64</a>;
<a name="l03490"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html">03490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html">cvmx_bgxx_cmrx_tx_stat2_s</a> {
<a name="l03491"></a>03491 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03492"></a>03492 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html#a6b4bf75618a3ed311f4a6af63481e273">reserved_48_63</a>               : 16;
<a name="l03493"></a>03493     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html#a02ec5e84b37c7ffbe8494db3b835600d">mcol</a>                         : 48; <span class="comment">/**&lt; Number of packets sent with multiple collisions. Must be less than</span>
<a name="l03494"></a>03494 <span class="comment">                                                         BGX()_GMP_GMI_TX_COL_ATTEMPT[LIMIT]. Half-duplex mode only and not updated for late</span>
<a name="l03495"></a>03495 <span class="comment">                                                         collisions.</span>
<a name="l03496"></a>03496 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03497"></a>03497 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03498"></a>03498 <span class="preprocessor">#else</span>
<a name="l03499"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html#a02ec5e84b37c7ffbe8494db3b835600d">03499</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html#a02ec5e84b37c7ffbe8494db3b835600d">mcol</a>                         : 48;
<a name="l03500"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html#a6b4bf75618a3ed311f4a6af63481e273">03500</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html#a6b4bf75618a3ed311f4a6af63481e273">reserved_48_63</a>               : 16;
<a name="l03501"></a>03501 <span class="preprocessor">#endif</span>
<a name="l03502"></a>03502 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a30ec172be2f6a6ae8df3dc3133ae26bc">s</a>;
<a name="l03503"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a2eecf195b1607f9b2c0865bd741d0eb5">03503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html">cvmx_bgxx_cmrx_tx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a2eecf195b1607f9b2c0865bd741d0eb5">cn73xx</a>;
<a name="l03504"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#aa4c861cc72928b46d3f950f6055e108d">03504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html">cvmx_bgxx_cmrx_tx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#aa4c861cc72928b46d3f950f6055e108d">cn78xx</a>;
<a name="l03505"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a3a63a88b76b2bc4d1d5c6462c2a9b82f">03505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html">cvmx_bgxx_cmrx_tx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a3a63a88b76b2bc4d1d5c6462c2a9b82f">cn78xxp1</a>;
<a name="l03506"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a00bce811f422d1e4108743a1d83d0cea">03506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat2_1_1cvmx__bgxx__cmrx__tx__stat2__s.html">cvmx_bgxx_cmrx_tx_stat2_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html#a00bce811f422d1e4108743a1d83d0cea">cnf75xx</a>;
<a name="l03507"></a>03507 };
<a name="l03508"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aff9ab858dc9048a675c4021e26ddddb6">03508</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html" title="cvmx_bgx::_cmr::_tx_stat2">cvmx_bgxx_cmrx_tx_stat2</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat2.html" title="cvmx_bgx::_cmr::_tx_stat2">cvmx_bgxx_cmrx_tx_stat2_t</a>;
<a name="l03509"></a>03509 <span class="comment"></span>
<a name="l03510"></a>03510 <span class="comment">/**</span>
<a name="l03511"></a>03511 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat3</span>
<a name="l03512"></a>03512 <span class="comment"> */</span>
<a name="l03513"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html">03513</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html" title="cvmx_bgx::_cmr::_tx_stat3">cvmx_bgxx_cmrx_tx_stat3</a> {
<a name="l03514"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a1ef0004558d4821ae24a759647b36cd2">03514</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a1ef0004558d4821ae24a759647b36cd2">u64</a>;
<a name="l03515"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html">03515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html">cvmx_bgxx_cmrx_tx_stat3_s</a> {
<a name="l03516"></a>03516 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03517"></a>03517 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html#a5a92c59d57136d67ce73c7e59cab1aaa">reserved_48_63</a>               : 16;
<a name="l03518"></a>03518     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html#ab644247429e27290a7a4b6aaa5c8ef17">scol</a>                         : 48; <span class="comment">/**&lt; Number of packets sent with a single collision. Half-duplex mode only and not updated for</span>
<a name="l03519"></a>03519 <span class="comment">                                                         late collisions.</span>
<a name="l03520"></a>03520 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03521"></a>03521 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03522"></a>03522 <span class="preprocessor">#else</span>
<a name="l03523"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html#ab644247429e27290a7a4b6aaa5c8ef17">03523</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html#ab644247429e27290a7a4b6aaa5c8ef17">scol</a>                         : 48;
<a name="l03524"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html#a5a92c59d57136d67ce73c7e59cab1aaa">03524</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html#a5a92c59d57136d67ce73c7e59cab1aaa">reserved_48_63</a>               : 16;
<a name="l03525"></a>03525 <span class="preprocessor">#endif</span>
<a name="l03526"></a>03526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a1f38780c0af57b6b74679046dd78207c">s</a>;
<a name="l03527"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a2a5700a0b15f88cf13acbd4fc2485100">03527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html">cvmx_bgxx_cmrx_tx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a2a5700a0b15f88cf13acbd4fc2485100">cn73xx</a>;
<a name="l03528"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a811db8a04bd1b03536bc043d52cbea74">03528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html">cvmx_bgxx_cmrx_tx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a811db8a04bd1b03536bc043d52cbea74">cn78xx</a>;
<a name="l03529"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a695b5f9874fead04111be3ddfc8211d3">03529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html">cvmx_bgxx_cmrx_tx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a695b5f9874fead04111be3ddfc8211d3">cn78xxp1</a>;
<a name="l03530"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a5296e2652ab90d08fb6fb3de26e1cffe">03530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat3_1_1cvmx__bgxx__cmrx__tx__stat3__s.html">cvmx_bgxx_cmrx_tx_stat3_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html#a5296e2652ab90d08fb6fb3de26e1cffe">cnf75xx</a>;
<a name="l03531"></a>03531 };
<a name="l03532"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a11616825ab389fbb7c6cfcdca7c16ceb">03532</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html" title="cvmx_bgx::_cmr::_tx_stat3">cvmx_bgxx_cmrx_tx_stat3</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat3.html" title="cvmx_bgx::_cmr::_tx_stat3">cvmx_bgxx_cmrx_tx_stat3_t</a>;
<a name="l03533"></a>03533 <span class="comment"></span>
<a name="l03534"></a>03534 <span class="comment">/**</span>
<a name="l03535"></a>03535 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat4</span>
<a name="l03536"></a>03536 <span class="comment"> */</span>
<a name="l03537"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html">03537</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html" title="cvmx_bgx::_cmr::_tx_stat4">cvmx_bgxx_cmrx_tx_stat4</a> {
<a name="l03538"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a612a7bc0155b6b319a472c0ad9b38825">03538</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a612a7bc0155b6b319a472c0ad9b38825">u64</a>;
<a name="l03539"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html">03539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html">cvmx_bgxx_cmrx_tx_stat4_s</a> {
<a name="l03540"></a>03540 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03541"></a>03541 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html#a78f2eeacbb4b7f1b567b9d1e32381210">reserved_48_63</a>               : 16;
<a name="l03542"></a>03542     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html#a9ecc2e23dfc38bb298bb1f3a0767d376">octs</a>                         : 48; <span class="comment">/**&lt; Number of total octets sent on the interface, excluding PAUSE or PFC control packets</span>
<a name="l03543"></a>03543 <span class="comment">                                                         generated by BGX. Does not count octets from frames that were truncated due to collisions</span>
<a name="l03544"></a>03544 <span class="comment">                                                         in half-duplex mode.</span>
<a name="l03545"></a>03545 <span class="comment">                                                         Octet counts are the sum of all data transmitted on the wire including packet data, pad</span>
<a name="l03546"></a>03546 <span class="comment">                                                         bytes, FCS bytes, and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND</span>
<a name="l03547"></a>03547 <span class="comment">                                                         cycles.</span>
<a name="l03548"></a>03548 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03549"></a>03549 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03550"></a>03550 <span class="preprocessor">#else</span>
<a name="l03551"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html#a9ecc2e23dfc38bb298bb1f3a0767d376">03551</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html#a9ecc2e23dfc38bb298bb1f3a0767d376">octs</a>                         : 48;
<a name="l03552"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html#a78f2eeacbb4b7f1b567b9d1e32381210">03552</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html#a78f2eeacbb4b7f1b567b9d1e32381210">reserved_48_63</a>               : 16;
<a name="l03553"></a>03553 <span class="preprocessor">#endif</span>
<a name="l03554"></a>03554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a78b712e76fbd84b40a269cb8f3a8f20a">s</a>;
<a name="l03555"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a0aa7a4082f668ca4008e30089e4eb7d5">03555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html">cvmx_bgxx_cmrx_tx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a0aa7a4082f668ca4008e30089e4eb7d5">cn73xx</a>;
<a name="l03556"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a987108c6a5ae22764dd8e1674011fd13">03556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html">cvmx_bgxx_cmrx_tx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#a987108c6a5ae22764dd8e1674011fd13">cn78xx</a>;
<a name="l03557"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#ac6244aba4722831c1167b951a24d7441">03557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html">cvmx_bgxx_cmrx_tx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#ac6244aba4722831c1167b951a24d7441">cn78xxp1</a>;
<a name="l03558"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#ad555935f82bf37e8c60f2ad701ea6082">03558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat4_1_1cvmx__bgxx__cmrx__tx__stat4__s.html">cvmx_bgxx_cmrx_tx_stat4_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html#ad555935f82bf37e8c60f2ad701ea6082">cnf75xx</a>;
<a name="l03559"></a>03559 };
<a name="l03560"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa0a0492cc0e383d0c55cf16c1a7897b3">03560</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html" title="cvmx_bgx::_cmr::_tx_stat4">cvmx_bgxx_cmrx_tx_stat4</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat4.html" title="cvmx_bgx::_cmr::_tx_stat4">cvmx_bgxx_cmrx_tx_stat4_t</a>;
<a name="l03561"></a>03561 <span class="comment"></span>
<a name="l03562"></a>03562 <span class="comment">/**</span>
<a name="l03563"></a>03563 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat5</span>
<a name="l03564"></a>03564 <span class="comment"> */</span>
<a name="l03565"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html">03565</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html" title="cvmx_bgx::_cmr::_tx_stat5">cvmx_bgxx_cmrx_tx_stat5</a> {
<a name="l03566"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a5a7bc39e031b115e53fc06b35c94e914">03566</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a5a7bc39e031b115e53fc06b35c94e914">u64</a>;
<a name="l03567"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html">03567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html">cvmx_bgxx_cmrx_tx_stat5_s</a> {
<a name="l03568"></a>03568 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03569"></a>03569 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html#af120537a5ef53d00811e391da88f0dbb">reserved_48_63</a>               : 16;
<a name="l03570"></a>03570     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html#ad4f670c28d30240bac7f246226e0f836">pkts</a>                         : 48; <span class="comment">/**&lt; Number of total frames sent on the interface, excluding PAUSE or PFC control packets</span>
<a name="l03571"></a>03571 <span class="comment">                                                         generated by BGX. Does not count octets from frames that were truncated due to collisions</span>
<a name="l03572"></a>03572 <span class="comment">                                                         in half-duplex mode.</span>
<a name="l03573"></a>03573 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03574"></a>03574 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03575"></a>03575 <span class="preprocessor">#else</span>
<a name="l03576"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html#ad4f670c28d30240bac7f246226e0f836">03576</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html#ad4f670c28d30240bac7f246226e0f836">pkts</a>                         : 48;
<a name="l03577"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html#af120537a5ef53d00811e391da88f0dbb">03577</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html#af120537a5ef53d00811e391da88f0dbb">reserved_48_63</a>               : 16;
<a name="l03578"></a>03578 <span class="preprocessor">#endif</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a25b3b984670e45b50eebd30ca16db20b">s</a>;
<a name="l03580"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a05d27500bc60f9ace268326f0fece0ef">03580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html">cvmx_bgxx_cmrx_tx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a05d27500bc60f9ace268326f0fece0ef">cn73xx</a>;
<a name="l03581"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a609b50b75b8b622a37f886b355dea51e">03581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html">cvmx_bgxx_cmrx_tx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a609b50b75b8b622a37f886b355dea51e">cn78xx</a>;
<a name="l03582"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a9578e750a8daee3b175172e2dca2ab86">03582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html">cvmx_bgxx_cmrx_tx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#a9578e750a8daee3b175172e2dca2ab86">cn78xxp1</a>;
<a name="l03583"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#ada7825c1568bdf36e207738233ff91cd">03583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat5_1_1cvmx__bgxx__cmrx__tx__stat5__s.html">cvmx_bgxx_cmrx_tx_stat5_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html#ada7825c1568bdf36e207738233ff91cd">cnf75xx</a>;
<a name="l03584"></a>03584 };
<a name="l03585"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0d2460e93c542ec56cad59d9d2438df1">03585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html" title="cvmx_bgx::_cmr::_tx_stat5">cvmx_bgxx_cmrx_tx_stat5</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat5.html" title="cvmx_bgx::_cmr::_tx_stat5">cvmx_bgxx_cmrx_tx_stat5_t</a>;
<a name="l03586"></a>03586 <span class="comment"></span>
<a name="l03587"></a>03587 <span class="comment">/**</span>
<a name="l03588"></a>03588 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat6</span>
<a name="l03589"></a>03589 <span class="comment"> */</span>
<a name="l03590"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html">03590</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html" title="cvmx_bgx::_cmr::_tx_stat6">cvmx_bgxx_cmrx_tx_stat6</a> {
<a name="l03591"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a841863edf1c4ef6c0fddc004a2ce8893">03591</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a841863edf1c4ef6c0fddc004a2ce8893">u64</a>;
<a name="l03592"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html">03592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html">cvmx_bgxx_cmrx_tx_stat6_s</a> {
<a name="l03593"></a>03593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03594"></a>03594 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html#a4c4ae1a650665142ca76e82fa68ddff6">reserved_48_63</a>               : 16;
<a name="l03595"></a>03595     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html#a7a18768244b64da9ef3d37e228fc5544">hist0</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count &lt; 64, excluding PAUSE or PFC control packets</span>
<a name="l03596"></a>03596 <span class="comment">                                                         generated by BGX. Packet length is the sum of all data transmitted on the wire for the</span>
<a name="l03597"></a>03597 <span class="comment">                                                         given packet including packet data, pad bytes, FCS bytes, and JAM bytes. The octet counts</span>
<a name="l03598"></a>03598 <span class="comment">                                                         do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03599"></a>03599 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03600"></a>03600 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03601"></a>03601 <span class="preprocessor">#else</span>
<a name="l03602"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html#a7a18768244b64da9ef3d37e228fc5544">03602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html#a7a18768244b64da9ef3d37e228fc5544">hist0</a>                        : 48;
<a name="l03603"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html#a4c4ae1a650665142ca76e82fa68ddff6">03603</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html#a4c4ae1a650665142ca76e82fa68ddff6">reserved_48_63</a>               : 16;
<a name="l03604"></a>03604 <span class="preprocessor">#endif</span>
<a name="l03605"></a>03605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#af8f4c44611102a0a463fe1663f93f63c">s</a>;
<a name="l03606"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a14338c8256e9022b1a468a53603b499d">03606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html">cvmx_bgxx_cmrx_tx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a14338c8256e9022b1a468a53603b499d">cn73xx</a>;
<a name="l03607"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a79600e5785eabe725c70ed27554be051">03607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html">cvmx_bgxx_cmrx_tx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a79600e5785eabe725c70ed27554be051">cn78xx</a>;
<a name="l03608"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a5d9994f47a790bd14af5b1639259bd83">03608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html">cvmx_bgxx_cmrx_tx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a5d9994f47a790bd14af5b1639259bd83">cn78xxp1</a>;
<a name="l03609"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a4f1424186b675cd058448065a28fc392">03609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat6_1_1cvmx__bgxx__cmrx__tx__stat6__s.html">cvmx_bgxx_cmrx_tx_stat6_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html#a4f1424186b675cd058448065a28fc392">cnf75xx</a>;
<a name="l03610"></a>03610 };
<a name="l03611"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a92ed0ba01a7998e7c1aff1a3521ebac0">03611</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html" title="cvmx_bgx::_cmr::_tx_stat6">cvmx_bgxx_cmrx_tx_stat6</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat6.html" title="cvmx_bgx::_cmr::_tx_stat6">cvmx_bgxx_cmrx_tx_stat6_t</a>;
<a name="l03612"></a>03612 <span class="comment"></span>
<a name="l03613"></a>03613 <span class="comment">/**</span>
<a name="l03614"></a>03614 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat7</span>
<a name="l03615"></a>03615 <span class="comment"> */</span>
<a name="l03616"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html">03616</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html" title="cvmx_bgx::_cmr::_tx_stat7">cvmx_bgxx_cmrx_tx_stat7</a> {
<a name="l03617"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a4ea9e3e94276f33a19ff18c27feb1fc1">03617</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a4ea9e3e94276f33a19ff18c27feb1fc1">u64</a>;
<a name="l03618"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html">03618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html">cvmx_bgxx_cmrx_tx_stat7_s</a> {
<a name="l03619"></a>03619 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03620"></a>03620 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html#a0143875cf57de8e3ef5fed445455f080">reserved_48_63</a>               : 16;
<a name="l03621"></a>03621     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html#ad332ac2be3ee1463a0231e4a0c1f00df">hist1</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count of 64, excluding PAUSE or PFC control packets</span>
<a name="l03622"></a>03622 <span class="comment">                                                         generated by BGX. Packet length is the sum of all data transmitted on the wire for the</span>
<a name="l03623"></a>03623 <span class="comment">                                                         given packet including packet data, pad bytes, FCS bytes, and JAM bytes. The octet counts</span>
<a name="l03624"></a>03624 <span class="comment">                                                         do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03625"></a>03625 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03626"></a>03626 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03627"></a>03627 <span class="preprocessor">#else</span>
<a name="l03628"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html#ad332ac2be3ee1463a0231e4a0c1f00df">03628</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html#ad332ac2be3ee1463a0231e4a0c1f00df">hist1</a>                        : 48;
<a name="l03629"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html#a0143875cf57de8e3ef5fed445455f080">03629</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html#a0143875cf57de8e3ef5fed445455f080">reserved_48_63</a>               : 16;
<a name="l03630"></a>03630 <span class="preprocessor">#endif</span>
<a name="l03631"></a>03631 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a0d82ac6930759098be04a41d43b7fb86">s</a>;
<a name="l03632"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a8e68661ba73cb0cbe6411be5e51260cb">03632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html">cvmx_bgxx_cmrx_tx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a8e68661ba73cb0cbe6411be5e51260cb">cn73xx</a>;
<a name="l03633"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a33a06291d018d27a2bed15b5cba81339">03633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html">cvmx_bgxx_cmrx_tx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a33a06291d018d27a2bed15b5cba81339">cn78xx</a>;
<a name="l03634"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a2bdaed77d94672e7611475e17bab6e95">03634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html">cvmx_bgxx_cmrx_tx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a2bdaed77d94672e7611475e17bab6e95">cn78xxp1</a>;
<a name="l03635"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a970cd322f2210086b39891ca1c0c2c1d">03635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat7_1_1cvmx__bgxx__cmrx__tx__stat7__s.html">cvmx_bgxx_cmrx_tx_stat7_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html#a970cd322f2210086b39891ca1c0c2c1d">cnf75xx</a>;
<a name="l03636"></a>03636 };
<a name="l03637"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a4d7b6348457a34980bdba1f16ba2b7c0">03637</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html" title="cvmx_bgx::_cmr::_tx_stat7">cvmx_bgxx_cmrx_tx_stat7</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat7.html" title="cvmx_bgx::_cmr::_tx_stat7">cvmx_bgxx_cmrx_tx_stat7_t</a>;
<a name="l03638"></a>03638 <span class="comment"></span>
<a name="l03639"></a>03639 <span class="comment">/**</span>
<a name="l03640"></a>03640 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat8</span>
<a name="l03641"></a>03641 <span class="comment"> */</span>
<a name="l03642"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html">03642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html" title="cvmx_bgx::_cmr::_tx_stat8">cvmx_bgxx_cmrx_tx_stat8</a> {
<a name="l03643"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#a07ebefa0fed204a294c94dfc5bac3439">03643</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#a07ebefa0fed204a294c94dfc5bac3439">u64</a>;
<a name="l03644"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html">03644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html">cvmx_bgxx_cmrx_tx_stat8_s</a> {
<a name="l03645"></a>03645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03646"></a>03646 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html#a308e63637f1908cab8d839f5def51442">reserved_48_63</a>               : 16;
<a name="l03647"></a>03647     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html#afe242b847b7f9aa3a8dbeeab354e9152">hist2</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count between 65-127. Packet length is the sum of all</span>
<a name="l03648"></a>03648 <span class="comment">                                                         data transmitted on the wire for the given packet including packet data, pad bytes, FCS</span>
<a name="l03649"></a>03649 <span class="comment">                                                         bytes, and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03650"></a>03650 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03651"></a>03651 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03652"></a>03652 <span class="preprocessor">#else</span>
<a name="l03653"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html#afe242b847b7f9aa3a8dbeeab354e9152">03653</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html#afe242b847b7f9aa3a8dbeeab354e9152">hist2</a>                        : 48;
<a name="l03654"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html#a308e63637f1908cab8d839f5def51442">03654</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html#a308e63637f1908cab8d839f5def51442">reserved_48_63</a>               : 16;
<a name="l03655"></a>03655 <span class="preprocessor">#endif</span>
<a name="l03656"></a>03656 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#ac0e2a8e647a6349cd7bed1b948b96e3e">s</a>;
<a name="l03657"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#a150697301c924f5e3e36413c323a6e71">03657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html">cvmx_bgxx_cmrx_tx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#a150697301c924f5e3e36413c323a6e71">cn73xx</a>;
<a name="l03658"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#a74574231e04c23ecfe4644bd78e1942f">03658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html">cvmx_bgxx_cmrx_tx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#a74574231e04c23ecfe4644bd78e1942f">cn78xx</a>;
<a name="l03659"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#ad720b1db07a82c61e5b155c89d67fe94">03659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html">cvmx_bgxx_cmrx_tx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#ad720b1db07a82c61e5b155c89d67fe94">cn78xxp1</a>;
<a name="l03660"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#af5382a3fdc9320f117a5df66c7d22abf">03660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat8_1_1cvmx__bgxx__cmrx__tx__stat8__s.html">cvmx_bgxx_cmrx_tx_stat8_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html#af5382a3fdc9320f117a5df66c7d22abf">cnf75xx</a>;
<a name="l03661"></a>03661 };
<a name="l03662"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a794a897ab219b0bb82b7c92958507216">03662</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html" title="cvmx_bgx::_cmr::_tx_stat8">cvmx_bgxx_cmrx_tx_stat8</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat8.html" title="cvmx_bgx::_cmr::_tx_stat8">cvmx_bgxx_cmrx_tx_stat8_t</a>;
<a name="l03663"></a>03663 <span class="comment"></span>
<a name="l03664"></a>03664 <span class="comment">/**</span>
<a name="l03665"></a>03665 <span class="comment"> * cvmx_bgx#_cmr#_tx_stat9</span>
<a name="l03666"></a>03666 <span class="comment"> */</span>
<a name="l03667"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html">03667</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html" title="cvmx_bgx::_cmr::_tx_stat9">cvmx_bgxx_cmrx_tx_stat9</a> {
<a name="l03668"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a5108fb990333e9c0c90d3e67a709af6e">03668</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a5108fb990333e9c0c90d3e67a709af6e">u64</a>;
<a name="l03669"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html">03669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html">cvmx_bgxx_cmrx_tx_stat9_s</a> {
<a name="l03670"></a>03670 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03671"></a>03671 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html#a5e385355f4177b792ffbe0c31d766b2a">reserved_48_63</a>               : 16;
<a name="l03672"></a>03672     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html#a35d0ee6baf1c51f53eed7b16d6785380">hist3</a>                        : 48; <span class="comment">/**&lt; Number of packets sent with an octet count between 128-255. Packet length is the sum of</span>
<a name="l03673"></a>03673 <span class="comment">                                                         all data transmitted on the wire for the given packet including packet data, pad bytes,</span>
<a name="l03674"></a>03674 <span class="comment">                                                         FCS bytes, and JAM bytes. The octet counts do not include PREAMBLE byte or EXTEND cycles.</span>
<a name="l03675"></a>03675 <span class="comment">                                                         Not cleared on read; cleared on a write with 0x0. Counters will wrap. Cleared if LMAC is</span>
<a name="l03676"></a>03676 <span class="comment">                                                         disabled with BGX()_CMR()_CONFIG[ENABLE]=0. */</span>
<a name="l03677"></a>03677 <span class="preprocessor">#else</span>
<a name="l03678"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html#a35d0ee6baf1c51f53eed7b16d6785380">03678</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html#a35d0ee6baf1c51f53eed7b16d6785380">hist3</a>                        : 48;
<a name="l03679"></a><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html#a5e385355f4177b792ffbe0c31d766b2a">03679</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html#a5e385355f4177b792ffbe0c31d766b2a">reserved_48_63</a>               : 16;
<a name="l03680"></a>03680 <span class="preprocessor">#endif</span>
<a name="l03681"></a>03681 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a169a169292e31d3ad9c7ee3fc92fa462">s</a>;
<a name="l03682"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#aa44c64a62ae3cee1b0fe548c04499423">03682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html">cvmx_bgxx_cmrx_tx_stat9_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#aa44c64a62ae3cee1b0fe548c04499423">cn73xx</a>;
<a name="l03683"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a5edd1b1d6e6911d2c8c17504d9d8779b">03683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html">cvmx_bgxx_cmrx_tx_stat9_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a5edd1b1d6e6911d2c8c17504d9d8779b">cn78xx</a>;
<a name="l03684"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a76710d8328d8f284c3d487a774b006c6">03684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html">cvmx_bgxx_cmrx_tx_stat9_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#a76710d8328d8f284c3d487a774b006c6">cn78xxp1</a>;
<a name="l03685"></a><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#ae93c0776452a3ac1ee9a74c9e9fcd049">03685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmrx__tx__stat9_1_1cvmx__bgxx__cmrx__tx__stat9__s.html">cvmx_bgxx_cmrx_tx_stat9_s</a>      <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html#ae93c0776452a3ac1ee9a74c9e9fcd049">cnf75xx</a>;
<a name="l03686"></a>03686 };
<a name="l03687"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a72c9a57f7b64e4081765da4297c41a21">03687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html" title="cvmx_bgx::_cmr::_tx_stat9">cvmx_bgxx_cmrx_tx_stat9</a> <a class="code" href="unioncvmx__bgxx__cmrx__tx__stat9.html" title="cvmx_bgx::_cmr::_tx_stat9">cvmx_bgxx_cmrx_tx_stat9_t</a>;
<a name="l03688"></a>03688 <span class="comment"></span>
<a name="l03689"></a>03689 <span class="comment">/**</span>
<a name="l03690"></a>03690 <span class="comment"> * cvmx_bgx#_cmr_bad</span>
<a name="l03691"></a>03691 <span class="comment"> */</span>
<a name="l03692"></a><a class="code" href="unioncvmx__bgxx__cmr__bad.html">03692</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__bad.html" title="cvmx_bgx::_cmr_bad">cvmx_bgxx_cmr_bad</a> {
<a name="l03693"></a><a class="code" href="unioncvmx__bgxx__cmr__bad.html#a1284208f98f9377a23ec8cc5136c6c00">03693</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__bad.html#a1284208f98f9377a23ec8cc5136c6c00">u64</a>;
<a name="l03694"></a><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html">03694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html">cvmx_bgxx_cmr_bad_s</a> {
<a name="l03695"></a>03695 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03696"></a>03696 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html#a66df43b8be8cbfa5bd3a83df0f36fd2a">reserved_1_63</a>                : 63;
<a name="l03697"></a>03697     uint64_t <a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html#aca52ef3dd1bd813f920449c509423e4a">rxb_nxl</a>                      : 1;  <span class="comment">/**&lt; Receive side LMAC ID &gt; BGX()_CMR_RX_LMACS. */</span>
<a name="l03698"></a>03698 <span class="preprocessor">#else</span>
<a name="l03699"></a><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html#aca52ef3dd1bd813f920449c509423e4a">03699</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html#aca52ef3dd1bd813f920449c509423e4a">rxb_nxl</a>                      : 1;
<a name="l03700"></a><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html#a66df43b8be8cbfa5bd3a83df0f36fd2a">03700</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html#a66df43b8be8cbfa5bd3a83df0f36fd2a">reserved_1_63</a>                : 63;
<a name="l03701"></a>03701 <span class="preprocessor">#endif</span>
<a name="l03702"></a>03702 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__bad.html#a0ce43cfb65cf747a3da7e9d26fdf31a5">s</a>;
<a name="l03703"></a><a class="code" href="unioncvmx__bgxx__cmr__bad.html#a2cc2d46ac8235c634507477c221df8de">03703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html">cvmx_bgxx_cmr_bad_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__bad.html#a2cc2d46ac8235c634507477c221df8de">cn73xx</a>;
<a name="l03704"></a><a class="code" href="unioncvmx__bgxx__cmr__bad.html#aed2e58ff12e5d9435f55a70c785ee778">03704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html">cvmx_bgxx_cmr_bad_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__bad.html#aed2e58ff12e5d9435f55a70c785ee778">cn78xx</a>;
<a name="l03705"></a><a class="code" href="unioncvmx__bgxx__cmr__bad.html#ac2e535c1e6f64a1f8ed4ab0c3c3a282b">03705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html">cvmx_bgxx_cmr_bad_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__bad.html#ac2e535c1e6f64a1f8ed4ab0c3c3a282b">cn78xxp1</a>;
<a name="l03706"></a><a class="code" href="unioncvmx__bgxx__cmr__bad.html#adecc7c1c9a9501f51cb9905247927744">03706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bad_1_1cvmx__bgxx__cmr__bad__s.html">cvmx_bgxx_cmr_bad_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__bad.html#adecc7c1c9a9501f51cb9905247927744">cnf75xx</a>;
<a name="l03707"></a>03707 };
<a name="l03708"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3fb062584c54106285c91f1a4e94549f">03708</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__bad.html" title="cvmx_bgx::_cmr_bad">cvmx_bgxx_cmr_bad</a> <a class="code" href="unioncvmx__bgxx__cmr__bad.html" title="cvmx_bgx::_cmr_bad">cvmx_bgxx_cmr_bad_t</a>;
<a name="l03709"></a>03709 <span class="comment"></span>
<a name="l03710"></a>03710 <span class="comment">/**</span>
<a name="l03711"></a>03711 <span class="comment"> * cvmx_bgx#_cmr_bist_status</span>
<a name="l03712"></a>03712 <span class="comment"> */</span>
<a name="l03713"></a><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html">03713</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html" title="cvmx_bgx::_cmr_bist_status">cvmx_bgxx_cmr_bist_status</a> {
<a name="l03714"></a><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#a16fb07b3d9dd460b3a93db39d6fa4705">03714</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#a16fb07b3d9dd460b3a93db39d6fa4705">u64</a>;
<a name="l03715"></a><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html">03715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html">cvmx_bgxx_cmr_bist_status_s</a> {
<a name="l03716"></a>03716 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03717"></a>03717 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html#a5f48868114545d3ec00a84911eefc287">reserved_25_63</a>               : 39;
<a name="l03718"></a>03718     uint64_t <a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html#af292f2ccc70da648681251c0cdf594c6">status</a>                       : 25; <span class="comment">/**&lt; &apos;&quot;BIST results. Hardware sets a bit to 1 for memory that fails; 0 indicates pass or never</span>
<a name="l03719"></a>03719 <span class="comment">                                                         run.&apos; */</span>
<a name="l03720"></a>03720 <span class="preprocessor">#else</span>
<a name="l03721"></a><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html#af292f2ccc70da648681251c0cdf594c6">03721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html#af292f2ccc70da648681251c0cdf594c6">status</a>                       : 25;
<a name="l03722"></a><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html#a5f48868114545d3ec00a84911eefc287">03722</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html#a5f48868114545d3ec00a84911eefc287">reserved_25_63</a>               : 39;
<a name="l03723"></a>03723 <span class="preprocessor">#endif</span>
<a name="l03724"></a>03724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#ac8b752c9f6dd58473947b59c9e3168c1">s</a>;
<a name="l03725"></a><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#abe198931d41c3756cee7b42e53fd5625">03725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html">cvmx_bgxx_cmr_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#abe198931d41c3756cee7b42e53fd5625">cn73xx</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#a549f275cc0feeba6e2c3c963b003a886">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html">cvmx_bgxx_cmr_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#a549f275cc0feeba6e2c3c963b003a886">cn78xx</a>;
<a name="l03727"></a><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#ae02080278efe46437462c28500f534d5">03727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html">cvmx_bgxx_cmr_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#ae02080278efe46437462c28500f534d5">cn78xxp1</a>;
<a name="l03728"></a><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#a3a6ba287dd45129a786fc61506e8696d">03728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__bist__status_1_1cvmx__bgxx__cmr__bist__status__s.html">cvmx_bgxx_cmr_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html#a3a6ba287dd45129a786fc61506e8696d">cnf75xx</a>;
<a name="l03729"></a>03729 };
<a name="l03730"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3a5e4cd32e8c67f1d8a2ec95c49d397a">03730</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__bist__status.html" title="cvmx_bgx::_cmr_bist_status">cvmx_bgxx_cmr_bist_status</a> <a class="code" href="unioncvmx__bgxx__cmr__bist__status.html" title="cvmx_bgx::_cmr_bist_status">cvmx_bgxx_cmr_bist_status_t</a>;
<a name="l03731"></a>03731 <span class="comment"></span>
<a name="l03732"></a>03732 <span class="comment">/**</span>
<a name="l03733"></a>03733 <span class="comment"> * cvmx_bgx#_cmr_chan_msk_and</span>
<a name="l03734"></a>03734 <span class="comment"> */</span>
<a name="l03735"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html">03735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html" title="cvmx_bgx::_cmr_chan_msk_and">cvmx_bgxx_cmr_chan_msk_and</a> {
<a name="l03736"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#ab3e887affdec7877db137f5f02a49224">03736</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#ab3e887affdec7877db137f5f02a49224">u64</a>;
<a name="l03737"></a><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html">03737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html">cvmx_bgxx_cmr_chan_msk_and_s</a> {
<a name="l03738"></a>03738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03739"></a>03739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html#a7f49690473e3fdf0f0e82bf0483ba726">msk_and</a>                      : 64; <span class="comment">/**&lt; Assert physical backpressure when the backpressure channel vector combined with [MSK_AND]</span>
<a name="l03740"></a>03740 <span class="comment">                                                         indicates backpressure as follows:</span>
<a name="l03741"></a>03741 <span class="comment">                                                         _ phys_bp_msk_and = [MSK_AND]&lt;x:y&gt; != 0 &amp;&amp; (chan_vector&lt;x:y&gt; &amp; [MSK_AND]&lt;x:y&gt;) ==</span>
<a name="l03742"></a>03742 <span class="comment">                                                         [MSK_AND]&lt;x:y&gt;</span>
<a name="l03743"></a>03743 <span class="comment">                                                         _ phys_bp = phys_bp_msk_or || phys_bp_msk_and</span>
<a name="l03744"></a>03744 <span class="comment">                                                         x/y are as follows:</span>
<a name="l03745"></a>03745 <span class="comment">                                                         _ LMAC 0: &lt;x:y&gt; = &lt;15:0&gt;.</span>
<a name="l03746"></a>03746 <span class="comment">                                                         _ LMAC 1: &lt;x:y&gt; = &lt;31:16&gt;.</span>
<a name="l03747"></a>03747 <span class="comment">                                                         _ LMAC 2: &lt;x:y&gt; = &lt;47:32&gt;.</span>
<a name="l03748"></a>03748 <span class="comment">                                                         _ LMAC 3: &lt;x:y&gt; = &lt;63:48&gt;. */</span>
<a name="l03749"></a>03749 <span class="preprocessor">#else</span>
<a name="l03750"></a><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html#a7f49690473e3fdf0f0e82bf0483ba726">03750</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html#a7f49690473e3fdf0f0e82bf0483ba726">msk_and</a>                      : 64;
<a name="l03751"></a>03751 <span class="preprocessor">#endif</span>
<a name="l03752"></a>03752 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a96abfcf8c2592f91e3c04005a6d018a7">s</a>;
<a name="l03753"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a73181f364cea0d7ab972e263b84da383">03753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html">cvmx_bgxx_cmr_chan_msk_and_s</a>   <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a73181f364cea0d7ab972e263b84da383">cn73xx</a>;
<a name="l03754"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a738c815ec441e0ab1a74818b9e8cbbb9">03754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html">cvmx_bgxx_cmr_chan_msk_and_s</a>   <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a738c815ec441e0ab1a74818b9e8cbbb9">cn78xx</a>;
<a name="l03755"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#ad6b18748356246c686b7b104dfc1e47e">03755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html">cvmx_bgxx_cmr_chan_msk_and_s</a>   <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#ad6b18748356246c686b7b104dfc1e47e">cn78xxp1</a>;
<a name="l03756"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a12e60f89f10cdd6123b3a565cd7ffd46">03756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__and_1_1cvmx__bgxx__cmr__chan__msk__and__s.html">cvmx_bgxx_cmr_chan_msk_and_s</a>   <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html#a12e60f89f10cdd6123b3a565cd7ffd46">cnf75xx</a>;
<a name="l03757"></a>03757 };
<a name="l03758"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a33022b94c534b4fa07e4d92b5f863e66">03758</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html" title="cvmx_bgx::_cmr_chan_msk_and">cvmx_bgxx_cmr_chan_msk_and</a> <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__and.html" title="cvmx_bgx::_cmr_chan_msk_and">cvmx_bgxx_cmr_chan_msk_and_t</a>;
<a name="l03759"></a>03759 <span class="comment"></span>
<a name="l03760"></a>03760 <span class="comment">/**</span>
<a name="l03761"></a>03761 <span class="comment"> * cvmx_bgx#_cmr_chan_msk_or</span>
<a name="l03762"></a>03762 <span class="comment"> */</span>
<a name="l03763"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html">03763</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html" title="cvmx_bgx::_cmr_chan_msk_or">cvmx_bgxx_cmr_chan_msk_or</a> {
<a name="l03764"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a0143ddcaaf65bb360e8b9b2e65a5908b">03764</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a0143ddcaaf65bb360e8b9b2e65a5908b">u64</a>;
<a name="l03765"></a><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html">03765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html">cvmx_bgxx_cmr_chan_msk_or_s</a> {
<a name="l03766"></a>03766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03767"></a>03767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html#a90fefa73e125f836db9a19616aeb5cef">msk_or</a>                       : 64; <span class="comment">/**&lt; Assert physical backpressure when the backpressure channel vector combined with [MSK_OR]</span>
<a name="l03768"></a>03768 <span class="comment">                                                         indicates backpressure as follows:</span>
<a name="l03769"></a>03769 <span class="comment">                                                         _ phys_bp_msk_or = (chan_vector&lt;x:y&gt; &amp; [MSK_OR]&lt;x:y&gt;) != 0</span>
<a name="l03770"></a>03770 <span class="comment">                                                         _ phys_bp = phys_bp_msk_or || phys_bp_msk_and</span>
<a name="l03771"></a>03771 <span class="comment">                                                         x/y are as follows:</span>
<a name="l03772"></a>03772 <span class="comment">                                                         _ LMAC 0: &lt;x:y&gt; = &lt;15:0&gt;.</span>
<a name="l03773"></a>03773 <span class="comment">                                                         _ LMAC 1: &lt;x:y&gt; = &lt;31:16&gt;.</span>
<a name="l03774"></a>03774 <span class="comment">                                                         _ LMAC 2: &lt;x:y&gt; = &lt;47:32&gt;.</span>
<a name="l03775"></a>03775 <span class="comment">                                                         _ LMAC 3: &lt;x:y&gt; = &lt;63:48&gt;. */</span>
<a name="l03776"></a>03776 <span class="preprocessor">#else</span>
<a name="l03777"></a><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html#a90fefa73e125f836db9a19616aeb5cef">03777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html#a90fefa73e125f836db9a19616aeb5cef">msk_or</a>                       : 64;
<a name="l03778"></a>03778 <span class="preprocessor">#endif</span>
<a name="l03779"></a>03779 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#ac910475d6260a82207836ec934a8188a">s</a>;
<a name="l03780"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a2e467b83d5e5f355fd3cef808e451bc8">03780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html">cvmx_bgxx_cmr_chan_msk_or_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a2e467b83d5e5f355fd3cef808e451bc8">cn73xx</a>;
<a name="l03781"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a1e94033534b40786d9824ea1fb4ba614">03781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html">cvmx_bgxx_cmr_chan_msk_or_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a1e94033534b40786d9824ea1fb4ba614">cn78xx</a>;
<a name="l03782"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#affc4cacc501abbe8e8658de37c55d4b8">03782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html">cvmx_bgxx_cmr_chan_msk_or_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#affc4cacc501abbe8e8658de37c55d4b8">cn78xxp1</a>;
<a name="l03783"></a><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a0b00db1da3ea708ada983d96f31e7fd1">03783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__chan__msk__or_1_1cvmx__bgxx__cmr__chan__msk__or__s.html">cvmx_bgxx_cmr_chan_msk_or_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html#a0b00db1da3ea708ada983d96f31e7fd1">cnf75xx</a>;
<a name="l03784"></a>03784 };
<a name="l03785"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a646cacb982de7965a2c38b00f19b57fd">03785</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html" title="cvmx_bgx::_cmr_chan_msk_or">cvmx_bgxx_cmr_chan_msk_or</a> <a class="code" href="unioncvmx__bgxx__cmr__chan__msk__or.html" title="cvmx_bgx::_cmr_chan_msk_or">cvmx_bgxx_cmr_chan_msk_or_t</a>;
<a name="l03786"></a>03786 <span class="comment"></span>
<a name="l03787"></a>03787 <span class="comment">/**</span>
<a name="l03788"></a>03788 <span class="comment"> * cvmx_bgx#_cmr_eco</span>
<a name="l03789"></a>03789 <span class="comment"> */</span>
<a name="l03790"></a><a class="code" href="unioncvmx__bgxx__cmr__eco.html">03790</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__eco.html" title="cvmx_bgx::_cmr_eco">cvmx_bgxx_cmr_eco</a> {
<a name="l03791"></a><a class="code" href="unioncvmx__bgxx__cmr__eco.html#a19e317d8e341c2beea6706dbbdb33244">03791</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__eco.html#a19e317d8e341c2beea6706dbbdb33244">u64</a>;
<a name="l03792"></a><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html">03792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html">cvmx_bgxx_cmr_eco_s</a> {
<a name="l03793"></a>03793 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03794"></a>03794 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html#a2fac1b9f837ee3c4456c967e669a6911">eco_ro</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l03795"></a>03795     uint64_t <a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html#ab9c2a3f34ecf9e03adc1c827aca35683">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l03796"></a>03796 <span class="preprocessor">#else</span>
<a name="l03797"></a><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html#ab9c2a3f34ecf9e03adc1c827aca35683">03797</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html#ab9c2a3f34ecf9e03adc1c827aca35683">eco_rw</a>                       : 32;
<a name="l03798"></a><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html#a2fac1b9f837ee3c4456c967e669a6911">03798</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html#a2fac1b9f837ee3c4456c967e669a6911">eco_ro</a>                       : 32;
<a name="l03799"></a>03799 <span class="preprocessor">#endif</span>
<a name="l03800"></a>03800 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__eco.html#a3fc5d4bcb22e8d3964d220304101316e">s</a>;
<a name="l03801"></a><a class="code" href="unioncvmx__bgxx__cmr__eco.html#abea3fa6e3b26ccd58072c82a1244724e">03801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html">cvmx_bgxx_cmr_eco_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__eco.html#abea3fa6e3b26ccd58072c82a1244724e">cn73xx</a>;
<a name="l03802"></a><a class="code" href="unioncvmx__bgxx__cmr__eco.html#a0b865106a4aff3876b01922b12fdc7ed">03802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html">cvmx_bgxx_cmr_eco_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__eco.html#a0b865106a4aff3876b01922b12fdc7ed">cn78xx</a>;
<a name="l03803"></a><a class="code" href="unioncvmx__bgxx__cmr__eco.html#a71ce2befa0d6bb81e9257b13b1c20eb8">03803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__eco_1_1cvmx__bgxx__cmr__eco__s.html">cvmx_bgxx_cmr_eco_s</a>            <a class="code" href="unioncvmx__bgxx__cmr__eco.html#a71ce2befa0d6bb81e9257b13b1c20eb8">cnf75xx</a>;
<a name="l03804"></a>03804 };
<a name="l03805"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa34c94794cc7df8eec546b96ef046759">03805</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__eco.html" title="cvmx_bgx::_cmr_eco">cvmx_bgxx_cmr_eco</a> <a class="code" href="unioncvmx__bgxx__cmr__eco.html" title="cvmx_bgx::_cmr_eco">cvmx_bgxx_cmr_eco_t</a>;
<a name="l03806"></a>03806 <span class="comment"></span>
<a name="l03807"></a>03807 <span class="comment">/**</span>
<a name="l03808"></a>03808 <span class="comment"> * cvmx_bgx#_cmr_global_config</span>
<a name="l03809"></a>03809 <span class="comment"> *</span>
<a name="l03810"></a>03810 <span class="comment"> * These registers configure the global CMR, PCS, and MAC.</span>
<a name="l03811"></a>03811 <span class="comment"> *</span>
<a name="l03812"></a>03812 <span class="comment"> */</span>
<a name="l03813"></a><a class="code" href="unioncvmx__bgxx__cmr__global__config.html">03813</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__global__config.html" title="cvmx_bgx::_cmr_global_config">cvmx_bgxx_cmr_global_config</a> {
<a name="l03814"></a><a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a8c8273b09f8beafdcff2fc8342f744e5">03814</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a8c8273b09f8beafdcff2fc8342f744e5">u64</a>;
<a name="l03815"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html">03815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html">cvmx_bgxx_cmr_global_config_s</a> {
<a name="l03816"></a>03816 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03817"></a>03817 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ab93089544726375daf89efc6cbe12f77">reserved_5_63</a>                : 59;
<a name="l03818"></a>03818     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ae2f569ae5f57b09670af7508fe1b68c0">cmr_mix1_reset</a>               : 1;  <span class="comment">/**&lt; If the MIX1 block is reset, software also needs to reset the MIX interface in the BGX by</span>
<a name="l03819"></a>03819 <span class="comment">                                                         setting this bit to 1. It resets the MIX interface state in the BGX (mix FIFO and pending</span>
<a name="l03820"></a>03820 <span class="comment">                                                         requests to MIX) and prevents the RXB FIFOs for all LMACs from pushing data to the</span>
<a name="l03821"></a>03821 <span class="comment">                                                         interface. Setting this bit to 0 will not reset the MIX interface. After MIX comes out of</span>
<a name="l03822"></a>03822 <span class="comment">                                                         reset, software should clear this bit. */</span>
<a name="l03823"></a>03823     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a26e69b7e7effc87c58535eaa387daa39">cmr_mix0_reset</a>               : 1;  <span class="comment">/**&lt; If the MIX0 block is reset, software also needs to reset the MIX interface in the BGX by</span>
<a name="l03824"></a>03824 <span class="comment">                                                         setting this bit to 1. It resets the MIX interface state in the BGX (mix FIFO and pending</span>
<a name="l03825"></a>03825 <span class="comment">                                                         requests to MIX) and prevents the RXB FIFOs for all LMACs from pushing data to the</span>
<a name="l03826"></a>03826 <span class="comment">                                                         interface. Setting this bit to 0 will not reset the MIX interface. After MIX comes out of</span>
<a name="l03827"></a>03827 <span class="comment">                                                         reset, software should clear this bit. */</span>
<a name="l03828"></a>03828     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ae759dcb36c257853832c6275f1be632f">cmr_x2p_reset</a>                : 1;  <span class="comment">/**&lt; If the PKI block is reset, software also needs to reset the X2P interface in the BGX by</span>
<a name="l03829"></a>03829 <span class="comment">                                                         setting this bit to 1. It resets the X2P interface state in the BGX (skid FIFO and pending</span>
<a name="l03830"></a>03830 <span class="comment">                                                         requests to PKI) and prevents the RXB FIFOs for all LMACs from pushing data to the</span>
<a name="l03831"></a>03831 <span class="comment">                                                         interface. Setting this bit to 0 does not reset the X2P interface. After PKI comes out of</span>
<a name="l03832"></a>03832 <span class="comment">                                                         reset, software should clear this bit. */</span>
<a name="l03833"></a>03833     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a6d30dd157ec2a7828a468247a5497913">bgx_clk_enable</a>               : 1;  <span class="comment">/**&lt; The global clock enable for BGX. Setting this bit overrides clock enables set by</span>
<a name="l03834"></a>03834 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE] and BGX()_CMR()_CONFIG[LMAC_TYPE], essentially</span>
<a name="l03835"></a>03835 <span class="comment">                                                         turning on clocks for the entire BGX. Setting this bit to 0 results in not overriding</span>
<a name="l03836"></a>03836 <span class="comment">                                                         clock enables set by BGX()_CMR()_CONFIG[ENABLE] and</span>
<a name="l03837"></a>03837 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE]. */</span>
<a name="l03838"></a>03838     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a92b7fcf67ef0dcd2dd2a902bfa742f49">pmux_sds_sel</a>                 : 1;  <span class="comment">/**&lt; SerDes/QLM output select. Must be 0. */</span>
<a name="l03839"></a>03839 <span class="preprocessor">#else</span>
<a name="l03840"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a92b7fcf67ef0dcd2dd2a902bfa742f49">03840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a92b7fcf67ef0dcd2dd2a902bfa742f49">pmux_sds_sel</a>                 : 1;
<a name="l03841"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a6d30dd157ec2a7828a468247a5497913">03841</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a6d30dd157ec2a7828a468247a5497913">bgx_clk_enable</a>               : 1;
<a name="l03842"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ae759dcb36c257853832c6275f1be632f">03842</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ae759dcb36c257853832c6275f1be632f">cmr_x2p_reset</a>                : 1;
<a name="l03843"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a26e69b7e7effc87c58535eaa387daa39">03843</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#a26e69b7e7effc87c58535eaa387daa39">cmr_mix0_reset</a>               : 1;
<a name="l03844"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ae2f569ae5f57b09670af7508fe1b68c0">03844</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ae2f569ae5f57b09670af7508fe1b68c0">cmr_mix1_reset</a>               : 1;
<a name="l03845"></a><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ab93089544726375daf89efc6cbe12f77">03845</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html#ab93089544726375daf89efc6cbe12f77">reserved_5_63</a>                : 59;
<a name="l03846"></a>03846 <span class="preprocessor">#endif</span>
<a name="l03847"></a>03847 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__global__config.html#aed491f33f8b6029636e572725007dc58">s</a>;
<a name="l03848"></a><a class="code" href="unioncvmx__bgxx__cmr__global__config.html#aca87e00cd67913970ae00d42f02adb4d">03848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html">cvmx_bgxx_cmr_global_config_s</a>  <a class="code" href="unioncvmx__bgxx__cmr__global__config.html#aca87e00cd67913970ae00d42f02adb4d">cn73xx</a>;
<a name="l03849"></a><a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a13e352673667d8c45d86f9be960aff59">03849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html">cvmx_bgxx_cmr_global_config_s</a>  <a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a13e352673667d8c45d86f9be960aff59">cn78xx</a>;
<a name="l03850"></a><a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a64af7bb7fa1675b5e9bc2e28a1a05dca">03850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html">cvmx_bgxx_cmr_global_config_s</a>  <a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a64af7bb7fa1675b5e9bc2e28a1a05dca">cn78xxp1</a>;
<a name="l03851"></a><a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a4bd61957ffbfc7adde4afbb91c3442c5">03851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__global__config_1_1cvmx__bgxx__cmr__global__config__s.html">cvmx_bgxx_cmr_global_config_s</a>  <a class="code" href="unioncvmx__bgxx__cmr__global__config.html#a4bd61957ffbfc7adde4afbb91c3442c5">cnf75xx</a>;
<a name="l03852"></a>03852 };
<a name="l03853"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5111c7c30e8bc0271b9fa155c718e39b">03853</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__global__config.html" title="cvmx_bgx::_cmr_global_config">cvmx_bgxx_cmr_global_config</a> <a class="code" href="unioncvmx__bgxx__cmr__global__config.html" title="cvmx_bgx::_cmr_global_config">cvmx_bgxx_cmr_global_config_t</a>;
<a name="l03854"></a>03854 <span class="comment"></span>
<a name="l03855"></a>03855 <span class="comment">/**</span>
<a name="l03856"></a>03856 <span class="comment"> * cvmx_bgx#_cmr_mem_ctrl</span>
<a name="l03857"></a>03857 <span class="comment"> */</span>
<a name="l03858"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html">03858</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html" title="cvmx_bgx::_cmr_mem_ctrl">cvmx_bgxx_cmr_mem_ctrl</a> {
<a name="l03859"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a672c10dcd602ffde3bd23f180c91dde6">03859</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a672c10dcd602ffde3bd23f180c91dde6">u64</a>;
<a name="l03860"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html">03860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html">cvmx_bgxx_cmr_mem_ctrl_s</a> {
<a name="l03861"></a>03861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03862"></a>03862 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a8888de252aa550c67f3ccbd57206ed22">reserved_24_63</a>               : 40;
<a name="l03863"></a>03863     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a2694a93e0bd6cf1113240832aecdff83">txb_skid_synd</a>                : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit for TXB SKID FIFO. */</span>
<a name="l03864"></a>03864     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a33c25ad1cb79dbc6a82b8cede12632a6">txb_skid_cor_dis</a>             : 1;  <span class="comment">/**&lt; ECC-correction disable for the TXB SKID FIFO. */</span>
<a name="l03865"></a>03865     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#aa29b7dfe4f39340359d89f246b749c4f">txb_fif_bk1_syn</a>              : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for TXB main bank1. */</span>
<a name="l03866"></a>03866     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a148d7c53b2183fc5bd6cd3d2b488fac8">txb_fif_bk1_cdis</a>             : 1;  <span class="comment">/**&lt; ECC-correction disable for the TXB main bank1. */</span>
<a name="l03867"></a>03867     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a70b6ffe9de93bd64a6e29660f4d7e16f">txb_fif_bk0_syn</a>              : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for TXB main bank0. */</span>
<a name="l03868"></a>03868     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a356df6f2b0e0fdc3528b23f49a44bbb5">txb_fif_bk0_cdis</a>             : 1;  <span class="comment">/**&lt; ECC-correction disable for the TXB main bank0. */</span>
<a name="l03869"></a>03869     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ab69a8b4c25f57858d62d5326de82d46e">rxb_skid_synd</a>                : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for RXB SKID FIFO. */</span>
<a name="l03870"></a>03870     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a93a78d01e692432e71c33c3854efdb16">rxb_skid_cor_dis</a>             : 1;  <span class="comment">/**&lt; ECC-correction disable for the RXB SKID FIFO. */</span>
<a name="l03871"></a>03871     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a7daa535429085d98ab86d97bb41dd4b9">rxb_fif_bk1_syn1</a>             : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for RXB main bank1 srf1. */</span>
<a name="l03872"></a>03872     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a788bf2d32010f92be608341a3ebadffd">rxb_fif_bk1_cdis1</a>            : 1;  <span class="comment">/**&lt; ECC-correction disable for the RXB main bank1 srf1. */</span>
<a name="l03873"></a>03873     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ac17b0474e1deb14cce30b958fe4dbe1b">rxb_fif_bk1_syn0</a>             : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for RXB main bank1 srf0. */</span>
<a name="l03874"></a>03874     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a7b26134edc09e8e498e7ef5ab879f2ef">rxb_fif_bk1_cdis0</a>            : 1;  <span class="comment">/**&lt; ECC-correction disable for the RXB main bank1 srf0. */</span>
<a name="l03875"></a>03875     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ad9fdcb6bc30287fd8c1f904bc1883f1c">rxb_fif_bk0_syn1</a>             : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for RXB main bank0 srf1. */</span>
<a name="l03876"></a>03876     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a3fccacfd99b894aa3c53560a749a76c4">rxb_fif_bk0_cdis1</a>            : 1;  <span class="comment">/**&lt; ECC-correction disable for the RXB main bank0 srf1. */</span>
<a name="l03877"></a>03877     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a706ead2172aca32031590b4dc5c649f2">rxb_fif_bk0_syn0</a>             : 2;  <span class="comment">/**&lt; Syndrome to flip and generate single-bit/double-bit error for RXB main bank0 srf0. */</span>
<a name="l03878"></a>03878     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#adaab8110b3b87b010806f222be71944e">rxb_fif_bk0_cdis0</a>            : 1;  <span class="comment">/**&lt; ECC-correction disable for the RXB main bank0 srf0. */</span>
<a name="l03879"></a>03879 <span class="preprocessor">#else</span>
<a name="l03880"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#adaab8110b3b87b010806f222be71944e">03880</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#adaab8110b3b87b010806f222be71944e">rxb_fif_bk0_cdis0</a>            : 1;
<a name="l03881"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a706ead2172aca32031590b4dc5c649f2">03881</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a706ead2172aca32031590b4dc5c649f2">rxb_fif_bk0_syn0</a>             : 2;
<a name="l03882"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a3fccacfd99b894aa3c53560a749a76c4">03882</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a3fccacfd99b894aa3c53560a749a76c4">rxb_fif_bk0_cdis1</a>            : 1;
<a name="l03883"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ad9fdcb6bc30287fd8c1f904bc1883f1c">03883</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ad9fdcb6bc30287fd8c1f904bc1883f1c">rxb_fif_bk0_syn1</a>             : 2;
<a name="l03884"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a7b26134edc09e8e498e7ef5ab879f2ef">03884</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a7b26134edc09e8e498e7ef5ab879f2ef">rxb_fif_bk1_cdis0</a>            : 1;
<a name="l03885"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ac17b0474e1deb14cce30b958fe4dbe1b">03885</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ac17b0474e1deb14cce30b958fe4dbe1b">rxb_fif_bk1_syn0</a>             : 2;
<a name="l03886"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a788bf2d32010f92be608341a3ebadffd">03886</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a788bf2d32010f92be608341a3ebadffd">rxb_fif_bk1_cdis1</a>            : 1;
<a name="l03887"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a7daa535429085d98ab86d97bb41dd4b9">03887</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a7daa535429085d98ab86d97bb41dd4b9">rxb_fif_bk1_syn1</a>             : 2;
<a name="l03888"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a93a78d01e692432e71c33c3854efdb16">03888</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a93a78d01e692432e71c33c3854efdb16">rxb_skid_cor_dis</a>             : 1;
<a name="l03889"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ab69a8b4c25f57858d62d5326de82d46e">03889</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#ab69a8b4c25f57858d62d5326de82d46e">rxb_skid_synd</a>                : 2;
<a name="l03890"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a356df6f2b0e0fdc3528b23f49a44bbb5">03890</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a356df6f2b0e0fdc3528b23f49a44bbb5">txb_fif_bk0_cdis</a>             : 1;
<a name="l03891"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a70b6ffe9de93bd64a6e29660f4d7e16f">03891</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a70b6ffe9de93bd64a6e29660f4d7e16f">txb_fif_bk0_syn</a>              : 2;
<a name="l03892"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a148d7c53b2183fc5bd6cd3d2b488fac8">03892</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a148d7c53b2183fc5bd6cd3d2b488fac8">txb_fif_bk1_cdis</a>             : 1;
<a name="l03893"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#aa29b7dfe4f39340359d89f246b749c4f">03893</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#aa29b7dfe4f39340359d89f246b749c4f">txb_fif_bk1_syn</a>              : 2;
<a name="l03894"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a33c25ad1cb79dbc6a82b8cede12632a6">03894</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a33c25ad1cb79dbc6a82b8cede12632a6">txb_skid_cor_dis</a>             : 1;
<a name="l03895"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a2694a93e0bd6cf1113240832aecdff83">03895</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a2694a93e0bd6cf1113240832aecdff83">txb_skid_synd</a>                : 2;
<a name="l03896"></a><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a8888de252aa550c67f3ccbd57206ed22">03896</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html#a8888de252aa550c67f3ccbd57206ed22">reserved_24_63</a>               : 40;
<a name="l03897"></a>03897 <span class="preprocessor">#endif</span>
<a name="l03898"></a>03898 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#ad6fa608965dec52b210b638b34e3a24d">s</a>;
<a name="l03899"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a2b5c18b7ba01e58bd5312ded995650f3">03899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html">cvmx_bgxx_cmr_mem_ctrl_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a2b5c18b7ba01e58bd5312ded995650f3">cn73xx</a>;
<a name="l03900"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a817bc56b817129dc3108bddac8e915f9">03900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html">cvmx_bgxx_cmr_mem_ctrl_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a817bc56b817129dc3108bddac8e915f9">cn78xx</a>;
<a name="l03901"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a5e8e997579e0e65cfb38ac51950202e5">03901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html">cvmx_bgxx_cmr_mem_ctrl_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a5e8e997579e0e65cfb38ac51950202e5">cn78xxp1</a>;
<a name="l03902"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a653a97af2af8ed590de39b8911050b44">03902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__ctrl_1_1cvmx__bgxx__cmr__mem__ctrl__s.html">cvmx_bgxx_cmr_mem_ctrl_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html#a653a97af2af8ed590de39b8911050b44">cnf75xx</a>;
<a name="l03903"></a>03903 };
<a name="l03904"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a618dbc43e39d0fbf3ba045aac89ac762">03904</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html" title="cvmx_bgx::_cmr_mem_ctrl">cvmx_bgxx_cmr_mem_ctrl</a> <a class="code" href="unioncvmx__bgxx__cmr__mem__ctrl.html" title="cvmx_bgx::_cmr_mem_ctrl">cvmx_bgxx_cmr_mem_ctrl_t</a>;
<a name="l03905"></a>03905 <span class="comment"></span>
<a name="l03906"></a>03906 <span class="comment">/**</span>
<a name="l03907"></a>03907 <span class="comment"> * cvmx_bgx#_cmr_mem_int</span>
<a name="l03908"></a>03908 <span class="comment"> */</span>
<a name="l03909"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html">03909</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html" title="cvmx_bgx::_cmr_mem_int">cvmx_bgxx_cmr_mem_int</a> {
<a name="l03910"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a51dca755e8a89f0dab6bb89eebc8d1ed">03910</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a51dca755e8a89f0dab6bb89eebc8d1ed">u64</a>;
<a name="l03911"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html">03911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html">cvmx_bgxx_cmr_mem_int_s</a> {
<a name="l03912"></a>03912 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03913"></a>03913 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a64c5bab9ea3de46977a4dc1596f43626">reserved_18_63</a>               : 46;
<a name="l03914"></a>03914     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#aad7e379cd3c394383ba025f8158bf049">smu_in_overfl</a>                : 1;  <span class="comment">/**&lt; RX SMU INFIFO overflow. */</span>
<a name="l03915"></a>03915     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#ae8728030a65c828be47a40c4eb450a77">gmp_in_overfl</a>                : 1;  <span class="comment">/**&lt; RX GMP INFIFO overflow. */</span>
<a name="l03916"></a>03916     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a31143c1272a240a6a6e87c16ae137f90">txb_skid_sbe</a>                 : 1;  <span class="comment">/**&lt; TXB SKID FIFO single-bit error. */</span>
<a name="l03917"></a>03917     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a97831005de1f57221956425432d1fcb9">txb_skid_dbe</a>                 : 1;  <span class="comment">/**&lt; TXB SKID FIFO double-bit error. */</span>
<a name="l03918"></a>03918     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a0057f671f1e524c290539cc57fdf1998">txb_fif_bk1_sbe</a>              : 1;  <span class="comment">/**&lt; TXB Main FIFO Bank1 single-bit error. */</span>
<a name="l03919"></a>03919     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a02be41cb2e012ad0cf47bad0d6eb0077">txb_fif_bk1_dbe</a>              : 1;  <span class="comment">/**&lt; TXB Main FIFO Bank1 double-bit error. */</span>
<a name="l03920"></a>03920     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a649f1a9862fd195ad0291138debff52f">txb_fif_bk0_sbe</a>              : 1;  <span class="comment">/**&lt; TXB Main FIFO Bank0 single-bit error. */</span>
<a name="l03921"></a>03921     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a648275cd2dd6454f33326a9afc8f469b">txb_fif_bk0_dbe</a>              : 1;  <span class="comment">/**&lt; TXB Main FIFO Bank0 double-bit error. */</span>
<a name="l03922"></a>03922     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a6069057a0541ebac32fa78d952867cf8">rxb_skid_sbe</a>                 : 1;  <span class="comment">/**&lt; RXB SKID FIFO single-bit error. */</span>
<a name="l03923"></a>03923     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#adf3aea1bfd8acfee4c181e77928ac5e3">rxb_skid_dbe</a>                 : 1;  <span class="comment">/**&lt; RXB SKID FIFO double-bit error. */</span>
<a name="l03924"></a>03924     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a48acdc1792961748e0875773bc825f17">rxb_fif_bk1_sbe1</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank1 srf1 single-bit error. */</span>
<a name="l03925"></a>03925     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a9d8ae7f4db3e9a74f2eb1c5466764195">rxb_fif_bk1_dbe1</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank1 srf1 double-bit error. */</span>
<a name="l03926"></a>03926     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#acaa6b493ce66f152758193264c7c8563">rxb_fif_bk1_sbe0</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank1 srf0 single-bit error. */</span>
<a name="l03927"></a>03927     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a623a4c621ee573016ba0e2e6a4958c33">rxb_fif_bk1_dbe0</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank1 srf0 double-bit error. */</span>
<a name="l03928"></a>03928     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a33aaca6a22ce2dc6b5ed396855a1cafe">rxb_fif_bk0_sbe1</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank0 srf1 single-bit error. */</span>
<a name="l03929"></a>03929     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a4e20c81dd86b3c86675f509215c660ba">rxb_fif_bk0_dbe1</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank0 srf1 double-bit error. */</span>
<a name="l03930"></a>03930     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#acda48a63eed15b8afd3790f98f13e82a">rxb_fif_bk0_sbe0</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank0 srf0 single-bit error. */</span>
<a name="l03931"></a>03931     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#abc7e35edf3cff686685bcb9034cce47a">rxb_fif_bk0_dbe0</a>             : 1;  <span class="comment">/**&lt; RXB main FIFO bank0 srf0 double-bit error. */</span>
<a name="l03932"></a>03932 <span class="preprocessor">#else</span>
<a name="l03933"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#abc7e35edf3cff686685bcb9034cce47a">03933</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#abc7e35edf3cff686685bcb9034cce47a">rxb_fif_bk0_dbe0</a>             : 1;
<a name="l03934"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#acda48a63eed15b8afd3790f98f13e82a">03934</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#acda48a63eed15b8afd3790f98f13e82a">rxb_fif_bk0_sbe0</a>             : 1;
<a name="l03935"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a4e20c81dd86b3c86675f509215c660ba">03935</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a4e20c81dd86b3c86675f509215c660ba">rxb_fif_bk0_dbe1</a>             : 1;
<a name="l03936"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a33aaca6a22ce2dc6b5ed396855a1cafe">03936</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a33aaca6a22ce2dc6b5ed396855a1cafe">rxb_fif_bk0_sbe1</a>             : 1;
<a name="l03937"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a623a4c621ee573016ba0e2e6a4958c33">03937</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a623a4c621ee573016ba0e2e6a4958c33">rxb_fif_bk1_dbe0</a>             : 1;
<a name="l03938"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#acaa6b493ce66f152758193264c7c8563">03938</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#acaa6b493ce66f152758193264c7c8563">rxb_fif_bk1_sbe0</a>             : 1;
<a name="l03939"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a9d8ae7f4db3e9a74f2eb1c5466764195">03939</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a9d8ae7f4db3e9a74f2eb1c5466764195">rxb_fif_bk1_dbe1</a>             : 1;
<a name="l03940"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a48acdc1792961748e0875773bc825f17">03940</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a48acdc1792961748e0875773bc825f17">rxb_fif_bk1_sbe1</a>             : 1;
<a name="l03941"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#adf3aea1bfd8acfee4c181e77928ac5e3">03941</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#adf3aea1bfd8acfee4c181e77928ac5e3">rxb_skid_dbe</a>                 : 1;
<a name="l03942"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a6069057a0541ebac32fa78d952867cf8">03942</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a6069057a0541ebac32fa78d952867cf8">rxb_skid_sbe</a>                 : 1;
<a name="l03943"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a648275cd2dd6454f33326a9afc8f469b">03943</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a648275cd2dd6454f33326a9afc8f469b">txb_fif_bk0_dbe</a>              : 1;
<a name="l03944"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a649f1a9862fd195ad0291138debff52f">03944</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a649f1a9862fd195ad0291138debff52f">txb_fif_bk0_sbe</a>              : 1;
<a name="l03945"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a02be41cb2e012ad0cf47bad0d6eb0077">03945</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a02be41cb2e012ad0cf47bad0d6eb0077">txb_fif_bk1_dbe</a>              : 1;
<a name="l03946"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a0057f671f1e524c290539cc57fdf1998">03946</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a0057f671f1e524c290539cc57fdf1998">txb_fif_bk1_sbe</a>              : 1;
<a name="l03947"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a97831005de1f57221956425432d1fcb9">03947</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a97831005de1f57221956425432d1fcb9">txb_skid_dbe</a>                 : 1;
<a name="l03948"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a31143c1272a240a6a6e87c16ae137f90">03948</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a31143c1272a240a6a6e87c16ae137f90">txb_skid_sbe</a>                 : 1;
<a name="l03949"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#ae8728030a65c828be47a40c4eb450a77">03949</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#ae8728030a65c828be47a40c4eb450a77">gmp_in_overfl</a>                : 1;
<a name="l03950"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#aad7e379cd3c394383ba025f8158bf049">03950</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#aad7e379cd3c394383ba025f8158bf049">smu_in_overfl</a>                : 1;
<a name="l03951"></a><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a64c5bab9ea3de46977a4dc1596f43626">03951</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html#a64c5bab9ea3de46977a4dc1596f43626">reserved_18_63</a>               : 46;
<a name="l03952"></a>03952 <span class="preprocessor">#endif</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#ad5ab386c450ecefcbf33e1c92daf40f6">s</a>;
<a name="l03954"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#ae3f170c296508d7c278dfedb50e381f5">03954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html">cvmx_bgxx_cmr_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#ae3f170c296508d7c278dfedb50e381f5">cn73xx</a>;
<a name="l03955"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a8ad4e898a25903b638e56a5d02e703c1">03955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html">cvmx_bgxx_cmr_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a8ad4e898a25903b638e56a5d02e703c1">cn78xx</a>;
<a name="l03956"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a835d8a5702887e9b881a1f9d55b42798">03956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html">cvmx_bgxx_cmr_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a835d8a5702887e9b881a1f9d55b42798">cn78xxp1</a>;
<a name="l03957"></a><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a88c7c181d15fd064afc3f3da3c7d4be5">03957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__mem__int_1_1cvmx__bgxx__cmr__mem__int__s.html">cvmx_bgxx_cmr_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html#a88c7c181d15fd064afc3f3da3c7d4be5">cnf75xx</a>;
<a name="l03958"></a>03958 };
<a name="l03959"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a34c60df2e4f55d4234d50b9568d2a750">03959</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__mem__int.html" title="cvmx_bgx::_cmr_mem_int">cvmx_bgxx_cmr_mem_int</a> <a class="code" href="unioncvmx__bgxx__cmr__mem__int.html" title="cvmx_bgx::_cmr_mem_int">cvmx_bgxx_cmr_mem_int_t</a>;
<a name="l03960"></a>03960 <span class="comment"></span>
<a name="l03961"></a>03961 <span class="comment">/**</span>
<a name="l03962"></a>03962 <span class="comment"> * cvmx_bgx#_cmr_nxc_adr</span>
<a name="l03963"></a>03963 <span class="comment"> */</span>
<a name="l03964"></a><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html">03964</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html" title="cvmx_bgx::_cmr_nxc_adr">cvmx_bgxx_cmr_nxc_adr</a> {
<a name="l03965"></a><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a487eefff43fa3014b4e5341faad82107">03965</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a487eefff43fa3014b4e5341faad82107">u64</a>;
<a name="l03966"></a><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html">03966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html">cvmx_bgxx_cmr_nxc_adr_s</a> {
<a name="l03967"></a>03967 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03968"></a>03968 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#a6dcfea513f3c28ac189736bf43d56f1b">reserved_16_63</a>               : 48;
<a name="l03969"></a>03969     uint64_t <a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#a007d7cbd1ca5551163bffb5acbf6ff60">lmac_id</a>                      : 4;  <span class="comment">/**&lt; Logged LMAC ID associated with NXC exceptions. */</span>
<a name="l03970"></a>03970     uint64_t <a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#ad1a268d4fbfc6787606a2e1a986015b2">channel</a>                      : 12; <span class="comment">/**&lt; Logged channel for NXC exceptions. */</span>
<a name="l03971"></a>03971 <span class="preprocessor">#else</span>
<a name="l03972"></a><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#ad1a268d4fbfc6787606a2e1a986015b2">03972</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#ad1a268d4fbfc6787606a2e1a986015b2">channel</a>                      : 12;
<a name="l03973"></a><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#a007d7cbd1ca5551163bffb5acbf6ff60">03973</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#a007d7cbd1ca5551163bffb5acbf6ff60">lmac_id</a>                      : 4;
<a name="l03974"></a><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#a6dcfea513f3c28ac189736bf43d56f1b">03974</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html#a6dcfea513f3c28ac189736bf43d56f1b">reserved_16_63</a>               : 48;
<a name="l03975"></a>03975 <span class="preprocessor">#endif</span>
<a name="l03976"></a>03976 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a4f29653a9685deb4f6564f4033014183">s</a>;
<a name="l03977"></a><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a9d2eaef3d6699a212df358b77919f117">03977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html">cvmx_bgxx_cmr_nxc_adr_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a9d2eaef3d6699a212df358b77919f117">cn73xx</a>;
<a name="l03978"></a><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a711ce4154dcc725aeeae290eabb380b9">03978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html">cvmx_bgxx_cmr_nxc_adr_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a711ce4154dcc725aeeae290eabb380b9">cn78xx</a>;
<a name="l03979"></a><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a596a8edcdca0ea7d51f009faee981b22">03979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html">cvmx_bgxx_cmr_nxc_adr_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a596a8edcdca0ea7d51f009faee981b22">cn78xxp1</a>;
<a name="l03980"></a><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a8a6023d5754e0ebd40fee512613a88cb">03980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__nxc__adr_1_1cvmx__bgxx__cmr__nxc__adr__s.html">cvmx_bgxx_cmr_nxc_adr_s</a>        <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html#a8a6023d5754e0ebd40fee512613a88cb">cnf75xx</a>;
<a name="l03981"></a>03981 };
<a name="l03982"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3ad21e4d888e9b8760538b4d868a6b8c">03982</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html" title="cvmx_bgx::_cmr_nxc_adr">cvmx_bgxx_cmr_nxc_adr</a> <a class="code" href="unioncvmx__bgxx__cmr__nxc__adr.html" title="cvmx_bgx::_cmr_nxc_adr">cvmx_bgxx_cmr_nxc_adr_t</a>;
<a name="l03983"></a>03983 <span class="comment"></span>
<a name="l03984"></a>03984 <span class="comment">/**</span>
<a name="l03985"></a>03985 <span class="comment"> * cvmx_bgx#_cmr_rx_adr#_cam</span>
<a name="l03986"></a>03986 <span class="comment"> *</span>
<a name="l03987"></a>03987 <span class="comment"> * These registers provide access to the 32 DMAC CAM entries in BGX.</span>
<a name="l03988"></a>03988 <span class="comment"> *</span>
<a name="l03989"></a>03989 <span class="comment"> */</span>
<a name="l03990"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html">03990</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html" title="cvmx_bgx::_cmr_rx_adr::_cam">cvmx_bgxx_cmr_rx_adrx_cam</a> {
<a name="l03991"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#af5af6fb72b23b233c1ba36417b542440">03991</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#af5af6fb72b23b233c1ba36417b542440">u64</a>;
<a name="l03992"></a><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html">03992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html">cvmx_bgxx_cmr_rx_adrx_cam_s</a> {
<a name="l03993"></a>03993 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a2b103679e052f5da331c82ef1eacc03e">reserved_54_63</a>               : 10;
<a name="l03995"></a>03995     uint64_t <span class="keywordtype">id</span>                           : 2;  <span class="comment">/**&lt; Logical MAC ID that this DMAC CAM address applies to. BGX has 32 DMAC CAM entries that can</span>
<a name="l03996"></a>03996 <span class="comment">                                                         be accessed with these registers. These 32 DMAC entries can be used by</span>
<a name="l03997"></a>03997 <span class="comment">                                                         any of the four SGMII MACs or the 10G/40G MACs using these register bits.</span>
<a name="l03998"></a>03998 <span class="comment">                                                         A typical configuration is to provide eight CAM entries per LMAC ID, which is configured</span>
<a name="l03999"></a>03999 <span class="comment">                                                         using the following settings:</span>
<a name="l04000"></a>04000 <span class="comment">                                                         * LMAC interface 0: BGX()_CMR_RX_ADR(0..7)_CAM[ID] = 0x0.</span>
<a name="l04001"></a>04001 <span class="comment">                                                         * LMAC interface 1: BGX()_CMR_RX_ADR(8..15)_CAM[ID] = 0x1.</span>
<a name="l04002"></a>04002 <span class="comment">                                                         * LMAC interface 2: BGX()_CMR_RX_ADR(16..23)_CAM[ID] = 0x2.</span>
<a name="l04003"></a>04003 <span class="comment">                                                         * LMAC interface 3: BGX()_CMR_RX_ADR(24..31)_CAM[ID] = 0x3. */</span>
<a name="l04004"></a>04004     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a9eeaa8ee130193cd4056e58b4f7ffd60">reserved_49_51</a>               : 3;
<a name="l04005"></a>04005     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#ad05b33517e79f2c20b225b8d25243628">en</a>                           : 1;  <span class="comment">/**&lt; CAM entry enable for this DMAC address.</span>
<a name="l04006"></a>04006 <span class="comment">                                                         1 = Include this address in the matching algorithm.</span>
<a name="l04007"></a>04007 <span class="comment">                                                         0 = Don&apos;t include this address in the matching algorithm. */</span>
<a name="l04008"></a>04008     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a007ce363bf2d2eebebdeeb55e3ec8c46">adr</a>                          : 48; <span class="comment">/**&lt; DMAC address in the CAM used for matching. Specified in network byte order, i.e.</span>
<a name="l04009"></a>04009 <span class="comment">                                                         ADR&lt;47:40&gt; is for the first DMAC byte on the wire. The CAM matches against unicast or</span>
<a name="l04010"></a>04010 <span class="comment">                                                         multicast DMAC addresses. All BGX()_CMR_RX_ADR()_CAM CSRs can be used in any of the LMAC</span>
<a name="l04011"></a>04011 <span class="comment">                                                         combinations such that any BGX MAC can use any of the 32 common DMAC entries. */</span>
<a name="l04012"></a>04012 <span class="preprocessor">#else</span>
<a name="l04013"></a><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a007ce363bf2d2eebebdeeb55e3ec8c46">04013</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a007ce363bf2d2eebebdeeb55e3ec8c46">adr</a>                          : 48;
<a name="l04014"></a><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#ad05b33517e79f2c20b225b8d25243628">04014</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#ad05b33517e79f2c20b225b8d25243628">en</a>                           : 1;
<a name="l04015"></a><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a9eeaa8ee130193cd4056e58b4f7ffd60">04015</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a9eeaa8ee130193cd4056e58b4f7ffd60">reserved_49_51</a>               : 3;
<a name="l04016"></a><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#af04b19ef28b8539056337408972d8406">04016</a>     uint64_t <span class="keywordtype">id</span>                           : 2;
<a name="l04017"></a><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a2b103679e052f5da331c82ef1eacc03e">04017</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html#a2b103679e052f5da331c82ef1eacc03e">reserved_54_63</a>               : 10;
<a name="l04018"></a>04018 <span class="preprocessor">#endif</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#a6b7a4405bfbb034093685ff4719444d3">s</a>;
<a name="l04020"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#ad4d64ecbef1af9ae9b532a6d6779dffd">04020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html">cvmx_bgxx_cmr_rx_adrx_cam_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#ad4d64ecbef1af9ae9b532a6d6779dffd">cn73xx</a>;
<a name="l04021"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#ad387c73c6622d67e4e2d76df393ca6cc">04021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html">cvmx_bgxx_cmr_rx_adrx_cam_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#ad387c73c6622d67e4e2d76df393ca6cc">cn78xx</a>;
<a name="l04022"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#a46039f94ad09b4a7018ea53b78e7f63b">04022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html">cvmx_bgxx_cmr_rx_adrx_cam_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#a46039f94ad09b4a7018ea53b78e7f63b">cn78xxp1</a>;
<a name="l04023"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#a8f7f155a5532acd76fbe1ea7a071ed1a">04023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__adrx__cam_1_1cvmx__bgxx__cmr__rx__adrx__cam__s.html">cvmx_bgxx_cmr_rx_adrx_cam_s</a>    <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html#a8f7f155a5532acd76fbe1ea7a071ed1a">cnf75xx</a>;
<a name="l04024"></a>04024 };
<a name="l04025"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a24e64f5681de765804ceccc305c73fa1">04025</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html" title="cvmx_bgx::_cmr_rx_adr::_cam">cvmx_bgxx_cmr_rx_adrx_cam</a> <a class="code" href="unioncvmx__bgxx__cmr__rx__adrx__cam.html" title="cvmx_bgx::_cmr_rx_adr::_cam">cvmx_bgxx_cmr_rx_adrx_cam_t</a>;
<a name="l04026"></a>04026 <span class="comment"></span>
<a name="l04027"></a>04027 <span class="comment">/**</span>
<a name="l04028"></a>04028 <span class="comment"> * cvmx_bgx#_cmr_rx_lmacs</span>
<a name="l04029"></a>04029 <span class="comment"> */</span>
<a name="l04030"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html">04030</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html" title="cvmx_bgx::_cmr_rx_lmacs">cvmx_bgxx_cmr_rx_lmacs</a> {
<a name="l04031"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a29247744ee15c6b212147086f320fdce">04031</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a29247744ee15c6b212147086f320fdce">u64</a>;
<a name="l04032"></a><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html">04032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html">cvmx_bgxx_cmr_rx_lmacs_s</a> {
<a name="l04033"></a>04033 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04034"></a>04034 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html#aea8b25e8964b4cb64638c05c400c88e6">reserved_3_63</a>                : 61;
<a name="l04035"></a>04035     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html#abe3d18f2c6409ff0e1e50e3d8797adfd">lmacs</a>                        : 3;  <span class="comment">/**&lt; Number of LMACS. Specifies the number of LMACs that can be enabled.</span>
<a name="l04036"></a>04036 <span class="comment">                                                         This determines the logical RX buffer size per LMAC and the maximum</span>
<a name="l04037"></a>04037 <span class="comment">                                                         LMAC ID that can be used:</span>
<a name="l04038"></a>04038 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l04039"></a>04039 <span class="comment">                                                         0x1 = 64 KB per LMAC, maximum LMAC ID is 0.</span>
<a name="l04040"></a>04040 <span class="comment">                                                         0x2 = 32 KB per LMAC, maximum LMAC ID is 1.</span>
<a name="l04041"></a>04041 <span class="comment">                                                         0x3 = 16 KB per LMAC, maximum LMAC ID is 2.</span>
<a name="l04042"></a>04042 <span class="comment">                                                         0x4 = 16 KB per LMAC, maximum LMAC ID is 3.</span>
<a name="l04043"></a>04043 <span class="comment">                                                         0x5-0x7 = Reserved.</span>
<a name="l04044"></a>04044 <span class="comment">                                                         Note the maximum LMAC ID is determined by the smaller of</span>
<a name="l04045"></a>04045 <span class="comment">                                                         BGX()_CMR_RX_LMACS[LMACS] and BGX()_CMR_TX_LMACS[LMACS]. The two fields</span>
<a name="l04046"></a>04046 <span class="comment">                                                         should be set to the same value for normal operation. */</span>
<a name="l04047"></a>04047 <span class="preprocessor">#else</span>
<a name="l04048"></a><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html#abe3d18f2c6409ff0e1e50e3d8797adfd">04048</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html#abe3d18f2c6409ff0e1e50e3d8797adfd">lmacs</a>                        : 3;
<a name="l04049"></a><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html#aea8b25e8964b4cb64638c05c400c88e6">04049</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html#aea8b25e8964b4cb64638c05c400c88e6">reserved_3_63</a>                : 61;
<a name="l04050"></a>04050 <span class="preprocessor">#endif</span>
<a name="l04051"></a>04051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a96cffacf0fc8835dcbb277cf045181d9">s</a>;
<a name="l04052"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a4c88189b59856efac1c3a662915447b4">04052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html">cvmx_bgxx_cmr_rx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a4c88189b59856efac1c3a662915447b4">cn73xx</a>;
<a name="l04053"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a627615e1b63d779c915ddb91454b2592">04053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html">cvmx_bgxx_cmr_rx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a627615e1b63d779c915ddb91454b2592">cn78xx</a>;
<a name="l04054"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a699c6ee0e01c5d749a05d317b79e5c70">04054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html">cvmx_bgxx_cmr_rx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a699c6ee0e01c5d749a05d317b79e5c70">cn78xxp1</a>;
<a name="l04055"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a35ea1e5a82fa51af8eb926c37d17a22b">04055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__lmacs_1_1cvmx__bgxx__cmr__rx__lmacs__s.html">cvmx_bgxx_cmr_rx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html#a35ea1e5a82fa51af8eb926c37d17a22b">cnf75xx</a>;
<a name="l04056"></a>04056 };
<a name="l04057"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aacac8bdb5778871fe3df284aa2c6d48a">04057</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html" title="cvmx_bgx::_cmr_rx_lmacs">cvmx_bgxx_cmr_rx_lmacs</a> <a class="code" href="unioncvmx__bgxx__cmr__rx__lmacs.html" title="cvmx_bgx::_cmr_rx_lmacs">cvmx_bgxx_cmr_rx_lmacs_t</a>;
<a name="l04058"></a>04058 <span class="comment"></span>
<a name="l04059"></a>04059 <span class="comment">/**</span>
<a name="l04060"></a>04060 <span class="comment"> * cvmx_bgx#_cmr_rx_ovr_bp</span>
<a name="l04061"></a>04061 <span class="comment"> *</span>
<a name="l04062"></a>04062 <span class="comment"> * BGX()_CMR_RX_OVR_BP[EN&lt;0&gt;] must be set to one and BGX()_CMR_RX_OVR_BP[BP&lt;0&gt;] must be</span>
<a name="l04063"></a>04063 <span class="comment"> * cleared to zero (to forcibly disable hardware-automatic 802.3 PAUSE packet generation) with</span>
<a name="l04064"></a>04064 <span class="comment"> * the HiGig2 Protocol when BGX()_SMU()_HG2_CONTROL[HG2TX_EN]=0. (The HiGig2 protocol is</span>
<a name="l04065"></a>04065 <span class="comment"> * indicated by BGX()_SMU()_TX_CTL[HG_EN]=1 and BGX()_SMU()_RX_UDD_SKP[LEN]=16).</span>
<a name="l04066"></a>04066 <span class="comment"> * Hardware can only auto-generate backpressure through HiGig2 messages (optionally, when</span>
<a name="l04067"></a>04067 <span class="comment"> * BGX()_SMU()_HG2_CONTROL[HG2TX_EN]=1) with the HiGig2 protocol.</span>
<a name="l04068"></a>04068 <span class="comment"> */</span>
<a name="l04069"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html">04069</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html" title="cvmx_bgx::_cmr_rx_ovr_bp">cvmx_bgxx_cmr_rx_ovr_bp</a> {
<a name="l04070"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#a4a90e8223f20445a5cd36ed274d9aa1b">04070</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#a4a90e8223f20445a5cd36ed274d9aa1b">u64</a>;
<a name="l04071"></a><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html">04071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html">cvmx_bgxx_cmr_rx_ovr_bp_s</a> {
<a name="l04072"></a>04072 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04073"></a>04073 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#adc884f04578986793bb43e8eaa03dc7d">reserved_12_63</a>               : 52;
<a name="l04074"></a>04074     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#aae1036c87e6e8ad59c1b4e0bbd37c876">en</a>                           : 4;  <span class="comment">/**&lt; Per-LMAC enable backpressure override.</span>
<a name="l04075"></a>04075 <span class="comment">                                                         0 = Don&apos;t enable.</span>
<a name="l04076"></a>04076 <span class="comment">                                                         1 = Enable override.</span>
<a name="l04077"></a>04077 <span class="comment">                                                         Bit&lt;8&gt; represents LMAC 0, ..., bit&lt;11&gt; represents LMAC 3. */</span>
<a name="l04078"></a>04078     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#a7806c01a05d1b8c7509e83497b305147">bp</a>                           : 4;  <span class="comment">/**&lt; Per-LMAC backpressure status to use:</span>
<a name="l04079"></a>04079 <span class="comment">                                                         0 = LMAC is available.</span>
<a name="l04080"></a>04080 <span class="comment">                                                         1 = LMAC should be backpressured.</span>
<a name="l04081"></a>04081 <span class="comment">                                                         Bit&lt;4&gt; represents LMAC 0, ..., bit&lt;7&gt; represents LMAC 3. */</span>
<a name="l04082"></a>04082     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#a826e3a146677f0a8c58a6ba0ba1266bd">ign_fifo_bp</a>                  : 4;  <span class="comment">/**&lt; Ignore BGX()_CMR()_RX_BP_ON[MARK] when computing backpressure. CMR does not backpressure</span>
<a name="l04083"></a>04083 <span class="comment">                                                         the</span>
<a name="l04084"></a>04084 <span class="comment">                                                         MAC due to the FIFO length passing BGX()_CMR()_RX_BP_ON[MARK]. */</span>
<a name="l04085"></a>04085 <span class="preprocessor">#else</span>
<a name="l04086"></a><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#a826e3a146677f0a8c58a6ba0ba1266bd">04086</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#a826e3a146677f0a8c58a6ba0ba1266bd">ign_fifo_bp</a>                  : 4;
<a name="l04087"></a><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#a7806c01a05d1b8c7509e83497b305147">04087</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#a7806c01a05d1b8c7509e83497b305147">bp</a>                           : 4;
<a name="l04088"></a><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#aae1036c87e6e8ad59c1b4e0bbd37c876">04088</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#aae1036c87e6e8ad59c1b4e0bbd37c876">en</a>                           : 4;
<a name="l04089"></a><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#adc884f04578986793bb43e8eaa03dc7d">04089</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html#adc884f04578986793bb43e8eaa03dc7d">reserved_12_63</a>               : 52;
<a name="l04090"></a>04090 <span class="preprocessor">#endif</span>
<a name="l04091"></a>04091 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#aef5e361c05a5397b29d9891759e8b6a1">s</a>;
<a name="l04092"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#a001869e8deb4f1c93b7b0d30459dfdbd">04092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html">cvmx_bgxx_cmr_rx_ovr_bp_s</a>      <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#a001869e8deb4f1c93b7b0d30459dfdbd">cn73xx</a>;
<a name="l04093"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#ad4b1d53dc3d2fefea9053ceb737491a5">04093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html">cvmx_bgxx_cmr_rx_ovr_bp_s</a>      <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#ad4b1d53dc3d2fefea9053ceb737491a5">cn78xx</a>;
<a name="l04094"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#a01692cd563bcac33ef6cb1e7278b6c0d">04094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html">cvmx_bgxx_cmr_rx_ovr_bp_s</a>      <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#a01692cd563bcac33ef6cb1e7278b6c0d">cn78xxp1</a>;
<a name="l04095"></a><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#ab551d505d9bd97992ab5ccd860c946a5">04095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__rx__ovr__bp_1_1cvmx__bgxx__cmr__rx__ovr__bp__s.html">cvmx_bgxx_cmr_rx_ovr_bp_s</a>      <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html#ab551d505d9bd97992ab5ccd860c946a5">cnf75xx</a>;
<a name="l04096"></a>04096 };
<a name="l04097"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a575e467e541aeddb4126f98ddb85c791">04097</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html" title="cvmx_bgx::_cmr_rx_ovr_bp">cvmx_bgxx_cmr_rx_ovr_bp</a> <a class="code" href="unioncvmx__bgxx__cmr__rx__ovr__bp.html" title="cvmx_bgx::_cmr_rx_ovr_bp">cvmx_bgxx_cmr_rx_ovr_bp_t</a>;
<a name="l04098"></a>04098 <span class="comment"></span>
<a name="l04099"></a>04099 <span class="comment">/**</span>
<a name="l04100"></a>04100 <span class="comment"> * cvmx_bgx#_cmr_tx_lmacs</span>
<a name="l04101"></a>04101 <span class="comment"> *</span>
<a name="l04102"></a>04102 <span class="comment"> * This register sets the number of LMACs allowed on the TX interface. The value is important for</span>
<a name="l04103"></a>04103 <span class="comment"> * defining the partitioning of the transmit FIFO.</span>
<a name="l04104"></a>04104 <span class="comment"> */</span>
<a name="l04105"></a><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html">04105</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html" title="cvmx_bgx::_cmr_tx_lmacs">cvmx_bgxx_cmr_tx_lmacs</a> {
<a name="l04106"></a><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a3d3bf19332dc27504174fc052ab2e3a1">04106</a>     uint64_t <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a3d3bf19332dc27504174fc052ab2e3a1">u64</a>;
<a name="l04107"></a><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html">04107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html">cvmx_bgxx_cmr_tx_lmacs_s</a> {
<a name="l04108"></a>04108 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04109"></a>04109 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html#aa16ed1c75919dd9f18683a227cca92cd">reserved_3_63</a>                : 61;
<a name="l04110"></a>04110     uint64_t <a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html#a8717ad2d09e832b255983138263c0001">lmacs</a>                        : 3;  <span class="comment">/**&lt; Number of LMACS: Specifies the number of LMACs that can be enabled.</span>
<a name="l04111"></a>04111 <span class="comment">                                                         This determines the logical TX buffer size per LMAC and the maximum</span>
<a name="l04112"></a>04112 <span class="comment">                                                         LMAC ID that can be used:</span>
<a name="l04113"></a>04113 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l04114"></a>04114 <span class="comment">                                                         0x1 = 32 KB per LMAC, maximum LMAC ID is 0.</span>
<a name="l04115"></a>04115 <span class="comment">                                                         0x2 = 16 KB per LMAC, maximum LMAC ID is 1.</span>
<a name="l04116"></a>04116 <span class="comment">                                                         0x3 = 8 KB per LMAC, maximum LMAC ID is 2.</span>
<a name="l04117"></a>04117 <span class="comment">                                                         0x4 = 8 KB per LMAC, maximum LMAC ID is 3.</span>
<a name="l04118"></a>04118 <span class="comment">                                                         0x5-0x7 = Reserved.</span>
<a name="l04119"></a>04119 <span class="comment">                                                         The maximum LMAC ID is determined by the smaller of BGX()_CMR_RX_LMACS[LMACS]</span>
<a name="l04120"></a>04120 <span class="comment">                                                         and BGX()_CMR_TX_LMACS[LMACS]. The two fields should be set to the same value for</span>
<a name="l04121"></a>04121 <span class="comment">                                                         normal operation.&apos; */</span>
<a name="l04122"></a>04122 <span class="preprocessor">#else</span>
<a name="l04123"></a><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html#a8717ad2d09e832b255983138263c0001">04123</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html#a8717ad2d09e832b255983138263c0001">lmacs</a>                        : 3;
<a name="l04124"></a><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html#aa16ed1c75919dd9f18683a227cca92cd">04124</a>     uint64_t <a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html#aa16ed1c75919dd9f18683a227cca92cd">reserved_3_63</a>                : 61;
<a name="l04125"></a>04125 <span class="preprocessor">#endif</span>
<a name="l04126"></a>04126 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a65e38baec966333ff8890ffc3f1f2e46">s</a>;
<a name="l04127"></a><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a339d52498c34332bc5c648bb0a7d415f">04127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html">cvmx_bgxx_cmr_tx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a339d52498c34332bc5c648bb0a7d415f">cn73xx</a>;
<a name="l04128"></a><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a80977cd3ab481fc58bc40331056dbd04">04128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html">cvmx_bgxx_cmr_tx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a80977cd3ab481fc58bc40331056dbd04">cn78xx</a>;
<a name="l04129"></a><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a6053fb18d1e351006cb4c2491cfe23e4">04129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html">cvmx_bgxx_cmr_tx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a6053fb18d1e351006cb4c2491cfe23e4">cn78xxp1</a>;
<a name="l04130"></a><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a330a1574e331515a3bca5fe5283250cf">04130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__cmr__tx__lmacs_1_1cvmx__bgxx__cmr__tx__lmacs__s.html">cvmx_bgxx_cmr_tx_lmacs_s</a>       <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html#a330a1574e331515a3bca5fe5283250cf">cnf75xx</a>;
<a name="l04131"></a>04131 };
<a name="l04132"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac0cd44541e8c3ac0591913148b2c581d">04132</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html" title="cvmx_bgx::_cmr_tx_lmacs">cvmx_bgxx_cmr_tx_lmacs</a> <a class="code" href="unioncvmx__bgxx__cmr__tx__lmacs.html" title="cvmx_bgx::_cmr_tx_lmacs">cvmx_bgxx_cmr_tx_lmacs_t</a>;
<a name="l04133"></a>04133 <span class="comment"></span>
<a name="l04134"></a>04134 <span class="comment">/**</span>
<a name="l04135"></a>04135 <span class="comment"> * cvmx_bgx#_gmp_gmi_prt#_cfg</span>
<a name="l04136"></a>04136 <span class="comment"> *</span>
<a name="l04137"></a>04137 <span class="comment"> * This register controls the configuration of the LMAC.</span>
<a name="l04138"></a>04138 <span class="comment"> *</span>
<a name="l04139"></a>04139 <span class="comment"> */</span>
<a name="l04140"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html">04140</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html" title="cvmx_bgx::_gmp_gmi_prt::_cfg">cvmx_bgxx_gmp_gmi_prtx_cfg</a> {
<a name="l04141"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a3ec9557cd96015ce913c23617f5dadbc">04141</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a3ec9557cd96015ce913c23617f5dadbc">u64</a>;
<a name="l04142"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html">04142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html">cvmx_bgxx_gmp_gmi_prtx_cfg_s</a> {
<a name="l04143"></a>04143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04144"></a>04144 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a1ea259f11a539b211f9f7181cd57946f">reserved_14_63</a>               : 50;
<a name="l04145"></a>04145     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ab24920429495329f6972ffe445a7c2e5">tx_idle</a>                      : 1;  <span class="comment">/**&lt; TX machine is idle. */</span>
<a name="l04146"></a>04146     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a6d32e59ea384c84af5846b88e7163ccc">rx_idle</a>                      : 1;  <span class="comment">/**&lt; RX machine is idle. */</span>
<a name="l04147"></a>04147     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ae628dbe9ecb21f3b07e0bbac1544b392">reserved_9_11</a>                : 3;
<a name="l04148"></a>04148     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a312ef4da791477d905d0950b4f054aee">speed_msb</a>                    : 1;  <span class="comment">/**&lt; Link speed MSB (SGMII/1000Base-X only). See [SPEED]. */</span>
<a name="l04149"></a>04149     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a061852b0f4b71baffb6458db032ddfb0">reserved_4_7</a>                 : 4;
<a name="l04150"></a>04150     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ae800cfc630cd3e7b6e1860cb341f95e0">slottime</a>                     : 1;  <span class="comment">/**&lt; Slot time for half-duplex operation</span>
<a name="l04151"></a>04151 <span class="comment">                                                         (SGMII/1000Base-X only):</span>
<a name="l04152"></a>04152 <span class="comment">                                                         0 = 512 bit times (10/100 Mb/s operation).</span>
<a name="l04153"></a>04153 <span class="comment">                                                         1 = 4096 bit times (1000 Mb/s operation). */</span>
<a name="l04154"></a>04154     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#abf15e4caab7275f88937c1443a786486">duplex</a>                       : 1;  <span class="comment">/**&lt; Duplex mode</span>
<a name="l04155"></a>04155 <span class="comment">                                                         (SGMII/1000Base-X only):</span>
<a name="l04156"></a>04156 <span class="comment">                                                         0 = half-duplex (collisions/extensions/bursts).</span>
<a name="l04157"></a>04157 <span class="comment">                                                         1 = full-duplex. */</span>
<a name="l04158"></a>04158     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ad74921490358fa2a672a43cee98a85d3">speed</a>                        : 1;  <span class="comment">/**&lt; Link Speed LSB (SGMII/1000Base-X only):</span>
<a name="l04159"></a>04159 <span class="comment">                                                         _ [SPEED_MSB,SPEED] = 0x0: 100 Mb/s operation.</span>
<a name="l04160"></a>04160 <span class="comment">                                                         _ [SPEED_MSB,SPEED] = 0x1: 1000 Mb/s operation.</span>
<a name="l04161"></a>04161 <span class="comment">                                                         _ [SPEED_MSB,SPEED] = 0x2: 10 Mb/s operation.</span>
<a name="l04162"></a>04162 <span class="comment">                                                         _ [SPEED_MSB,SPEED] = 0x3: Reserved. */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#aacc570d22a8e3df338f9eb458feb8bc8">reserved_0_0</a>                 : 1;
<a name="l04164"></a>04164 <span class="preprocessor">#else</span>
<a name="l04165"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#aacc570d22a8e3df338f9eb458feb8bc8">04165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#aacc570d22a8e3df338f9eb458feb8bc8">reserved_0_0</a>                 : 1;
<a name="l04166"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ad74921490358fa2a672a43cee98a85d3">04166</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ad74921490358fa2a672a43cee98a85d3">speed</a>                        : 1;
<a name="l04167"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#abf15e4caab7275f88937c1443a786486">04167</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#abf15e4caab7275f88937c1443a786486">duplex</a>                       : 1;
<a name="l04168"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ae800cfc630cd3e7b6e1860cb341f95e0">04168</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ae800cfc630cd3e7b6e1860cb341f95e0">slottime</a>                     : 1;
<a name="l04169"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a061852b0f4b71baffb6458db032ddfb0">04169</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a061852b0f4b71baffb6458db032ddfb0">reserved_4_7</a>                 : 4;
<a name="l04170"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a312ef4da791477d905d0950b4f054aee">04170</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a312ef4da791477d905d0950b4f054aee">speed_msb</a>                    : 1;
<a name="l04171"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ae628dbe9ecb21f3b07e0bbac1544b392">04171</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ae628dbe9ecb21f3b07e0bbac1544b392">reserved_9_11</a>                : 3;
<a name="l04172"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a6d32e59ea384c84af5846b88e7163ccc">04172</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a6d32e59ea384c84af5846b88e7163ccc">rx_idle</a>                      : 1;
<a name="l04173"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ab24920429495329f6972ffe445a7c2e5">04173</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#ab24920429495329f6972ffe445a7c2e5">tx_idle</a>                      : 1;
<a name="l04174"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a1ea259f11a539b211f9f7181cd57946f">04174</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html#a1ea259f11a539b211f9f7181cd57946f">reserved_14_63</a>               : 50;
<a name="l04175"></a>04175 <span class="preprocessor">#endif</span>
<a name="l04176"></a>04176 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a6ef326db1a61f6e0e733581559abec41">s</a>;
<a name="l04177"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#ad028de6c32b12f9b146097918d9a153d">04177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html">cvmx_bgxx_gmp_gmi_prtx_cfg_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#ad028de6c32b12f9b146097918d9a153d">cn73xx</a>;
<a name="l04178"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a4970bd59fa19f4ddd6154aa3cf472ae1">04178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html">cvmx_bgxx_gmp_gmi_prtx_cfg_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a4970bd59fa19f4ddd6154aa3cf472ae1">cn78xx</a>;
<a name="l04179"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a7ca1de57b230c026bcb63bb45960b971">04179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html">cvmx_bgxx_gmp_gmi_prtx_cfg_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a7ca1de57b230c026bcb63bb45960b971">cn78xxp1</a>;
<a name="l04180"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a41b05262612adc9009af37d46920cab1">04180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__prtx__cfg_1_1cvmx__bgxx__gmp__gmi__prtx__cfg__s.html">cvmx_bgxx_gmp_gmi_prtx_cfg_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html#a41b05262612adc9009af37d46920cab1">cnf75xx</a>;
<a name="l04181"></a>04181 };
<a name="l04182"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa4bab2c35a06dc238098b801bc7adb79">04182</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html" title="cvmx_bgx::_gmp_gmi_prt::_cfg">cvmx_bgxx_gmp_gmi_prtx_cfg</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__prtx__cfg.html" title="cvmx_bgx::_gmp_gmi_prt::_cfg">cvmx_bgxx_gmp_gmi_prtx_cfg_t</a>;
<a name="l04183"></a>04183 <span class="comment"></span>
<a name="l04184"></a>04184 <span class="comment">/**</span>
<a name="l04185"></a>04185 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_decision</span>
<a name="l04186"></a>04186 <span class="comment"> *</span>
<a name="l04187"></a>04187 <span class="comment"> * This register specifies the byte count used to determine when to accept or to filter a packet.</span>
<a name="l04188"></a>04188 <span class="comment"> * As each byte in a packet is received by GMI, the L2 byte count is compared against</span>
<a name="l04189"></a>04189 <span class="comment"> * [CNT]. In normal operation, the L2 header begins after the</span>
<a name="l04190"></a>04190 <span class="comment"> * PREAMBLE + SFD (BGX()_GMP_GMI_RX()_FRM_CTL[PRE_CHK] = 1) and any optional UDD skip</span>
<a name="l04191"></a>04191 <span class="comment"> * data (BGX()_GMP_GMI_RX()_UDD_SKP[LEN]).</span>
<a name="l04192"></a>04192 <span class="comment"> */</span>
<a name="l04193"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html">04193</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html" title="cvmx_bgx::_gmp_gmi_rx::_decision">cvmx_bgxx_gmp_gmi_rxx_decision</a> {
<a name="l04194"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#a34da8ee6f981cbc62539785c62851d58">04194</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#a34da8ee6f981cbc62539785c62851d58">u64</a>;
<a name="l04195"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html">04195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html">cvmx_bgxx_gmp_gmi_rxx_decision_s</a> {
<a name="l04196"></a>04196 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04197"></a>04197 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html#a0326df58537ea6e3c9ccf080383b3710">reserved_5_63</a>                : 59;
<a name="l04198"></a>04198     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html#a43489d6b4bcf8e2dcc531f66e952f9fe">cnt</a>                          : 5;  <span class="comment">/**&lt; The byte count used to decide when to accept or filter a packet. */</span>
<a name="l04199"></a>04199 <span class="preprocessor">#else</span>
<a name="l04200"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html#a43489d6b4bcf8e2dcc531f66e952f9fe">04200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html#a43489d6b4bcf8e2dcc531f66e952f9fe">cnt</a>                          : 5;
<a name="l04201"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html#a0326df58537ea6e3c9ccf080383b3710">04201</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html#a0326df58537ea6e3c9ccf080383b3710">reserved_5_63</a>                : 59;
<a name="l04202"></a>04202 <span class="preprocessor">#endif</span>
<a name="l04203"></a>04203 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#adeea6882383dea338ab0f70fe4955f5e">s</a>;
<a name="l04204"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#add4907cd8e26c527d18b7a4347f53aae">04204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html">cvmx_bgxx_gmp_gmi_rxx_decision_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#add4907cd8e26c527d18b7a4347f53aae">cn73xx</a>;
<a name="l04205"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#ae3f024ed345c7554d0a031accc3970dc">04205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html">cvmx_bgxx_gmp_gmi_rxx_decision_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#ae3f024ed345c7554d0a031accc3970dc">cn78xx</a>;
<a name="l04206"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#a241eb2cf100c6325cf56f2628f0a5fd3">04206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html">cvmx_bgxx_gmp_gmi_rxx_decision_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#a241eb2cf100c6325cf56f2628f0a5fd3">cn78xxp1</a>;
<a name="l04207"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#ab5feee4d2a63d8280588cae3eab40668">04207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__decision_1_1cvmx__bgxx__gmp__gmi__rxx__decision__s.html">cvmx_bgxx_gmp_gmi_rxx_decision_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html#ab5feee4d2a63d8280588cae3eab40668">cnf75xx</a>;
<a name="l04208"></a>04208 };
<a name="l04209"></a><a class="code" href="cvmx-bgxx-defs_8h.html#afc5808f24bfe5583792e28140e8a6af9">04209</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html" title="cvmx_bgx::_gmp_gmi_rx::_decision">cvmx_bgxx_gmp_gmi_rxx_decision</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__decision.html" title="cvmx_bgx::_gmp_gmi_rx::_decision">cvmx_bgxx_gmp_gmi_rxx_decision_t</a>;
<a name="l04210"></a>04210 <span class="comment"></span>
<a name="l04211"></a>04211 <span class="comment">/**</span>
<a name="l04212"></a>04212 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_frm_chk</span>
<a name="l04213"></a>04213 <span class="comment"> */</span>
<a name="l04214"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html">04214</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html" title="cvmx_bgx::_gmp_gmi_rx::_frm_chk">cvmx_bgxx_gmp_gmi_rxx_frm_chk</a> {
<a name="l04215"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#abbcbd5c0aa4277bcccefe0008d52fe79">04215</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#abbcbd5c0aa4277bcccefe0008d52fe79">u64</a>;
<a name="l04216"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html">04216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_chk_s</a> {
<a name="l04217"></a>04217 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04218"></a>04218 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a132db4198867e18d8f9a8e3ed7ff6f7a">reserved_9_63</a>                : 55;
<a name="l04219"></a>04219     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a0df939e74514aa33894fa2bc24134979">skperr</a>                       : 1;  <span class="comment">/**&lt; Skipper error. */</span>
<a name="l04220"></a>04220     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a250549693e3d244404603972f21d17c0">rcverr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with data-reception error. */</span>
<a name="l04221"></a>04221     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#ac113ee43a1c02c7439d2986ac913899a">reserved_5_6</a>                 : 2;
<a name="l04222"></a>04222     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a0a386523251ac29a1475ef702b954c8d">fcserr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with FCS/CRC error. */</span>
<a name="l04223"></a>04223     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a1ef42ccd9c3495198d8a01ef61e4fab9">jabber</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; sys_length. */</span>
<a name="l04224"></a>04224     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a5e946c7c22c9e61ee7318d1ed9c4d3b3">reserved_2_2</a>                 : 1;
<a name="l04225"></a>04225     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a4b4a60dd05f8a6b6dbc57ef5b394931e">carext</a>                       : 1;  <span class="comment">/**&lt; Carrier extend error. SGMII/1000Base-X only. */</span>
<a name="l04226"></a>04226     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a392595ad201ae3b7c22d2ca969890cda">minerr</a>                       : 1;  <span class="comment">/**&lt; PAUSE frame was received with length &lt; minFrameSize. */</span>
<a name="l04227"></a>04227 <span class="preprocessor">#else</span>
<a name="l04228"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a392595ad201ae3b7c22d2ca969890cda">04228</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a392595ad201ae3b7c22d2ca969890cda">minerr</a>                       : 1;
<a name="l04229"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a4b4a60dd05f8a6b6dbc57ef5b394931e">04229</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a4b4a60dd05f8a6b6dbc57ef5b394931e">carext</a>                       : 1;
<a name="l04230"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a5e946c7c22c9e61ee7318d1ed9c4d3b3">04230</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a5e946c7c22c9e61ee7318d1ed9c4d3b3">reserved_2_2</a>                 : 1;
<a name="l04231"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a1ef42ccd9c3495198d8a01ef61e4fab9">04231</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a1ef42ccd9c3495198d8a01ef61e4fab9">jabber</a>                       : 1;
<a name="l04232"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a0a386523251ac29a1475ef702b954c8d">04232</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a0a386523251ac29a1475ef702b954c8d">fcserr</a>                       : 1;
<a name="l04233"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#ac113ee43a1c02c7439d2986ac913899a">04233</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#ac113ee43a1c02c7439d2986ac913899a">reserved_5_6</a>                 : 2;
<a name="l04234"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a250549693e3d244404603972f21d17c0">04234</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a250549693e3d244404603972f21d17c0">rcverr</a>                       : 1;
<a name="l04235"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a0df939e74514aa33894fa2bc24134979">04235</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a0df939e74514aa33894fa2bc24134979">skperr</a>                       : 1;
<a name="l04236"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a132db4198867e18d8f9a8e3ed7ff6f7a">04236</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html#a132db4198867e18d8f9a8e3ed7ff6f7a">reserved_9_63</a>                : 55;
<a name="l04237"></a>04237 <span class="preprocessor">#endif</span>
<a name="l04238"></a>04238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#aa516dd3b1d0bd38381d20eb32a439294">s</a>;
<a name="l04239"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a6c492998338cbf19fd6fa8f26b5f5cac">04239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_chk_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a6c492998338cbf19fd6fa8f26b5f5cac">cn73xx</a>;
<a name="l04240"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a61902b8bc8932a30ec049b1a92a4b63b">04240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_chk_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a61902b8bc8932a30ec049b1a92a4b63b">cn78xx</a>;
<a name="l04241"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a0ea661e974681a9da7aa293bb1fb5dd1">04241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_chk_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a0ea661e974681a9da7aa293bb1fb5dd1">cn78xxp1</a>;
<a name="l04242"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a80e4f116d22f0fac2e413965175132d7">04242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__chk_1_1cvmx__bgxx__gmp__gmi__rxx__frm__chk__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_chk_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html#a80e4f116d22f0fac2e413965175132d7">cnf75xx</a>;
<a name="l04243"></a>04243 };
<a name="l04244"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a62bf58c68f3d0f3ba4be2f16f7b4c0dc">04244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html" title="cvmx_bgx::_gmp_gmi_rx::_frm_chk">cvmx_bgxx_gmp_gmi_rxx_frm_chk</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__chk.html" title="cvmx_bgx::_gmp_gmi_rx::_frm_chk">cvmx_bgxx_gmp_gmi_rxx_frm_chk_t</a>;
<a name="l04245"></a>04245 <span class="comment"></span>
<a name="l04246"></a>04246 <span class="comment">/**</span>
<a name="l04247"></a>04247 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_frm_ctl</span>
<a name="l04248"></a>04248 <span class="comment"> *</span>
<a name="l04249"></a>04249 <span class="comment"> * This register controls the handling of the frames.</span>
<a name="l04250"></a>04250 <span class="comment"> * The [CTL_BCK] and [CTL_DRP] bits control how the hardware handles incoming PAUSE packets. The</span>
<a name="l04251"></a>04251 <span class="comment"> * most</span>
<a name="l04252"></a>04252 <span class="comment"> * common modes of operation:</span>
<a name="l04253"></a>04253 <span class="comment"> * _ [CTL_BCK] = 1, [CTL_DRP] = 1: hardware handles everything.</span>
<a name="l04254"></a>04254 <span class="comment"> * _ [CTL_BCK] = 0, [CTL_DRP] = 0: software sees all PAUSE frames.</span>
<a name="l04255"></a>04255 <span class="comment"> * _ [CTL_BCK] = 0, [CTL_DRP] = 1: all PAUSE frames are completely ignored.</span>
<a name="l04256"></a>04256 <span class="comment"> *</span>
<a name="l04257"></a>04257 <span class="comment"> * These control bits should be set to [CTL_BCK] = 0, [CTL_DRP] = 0 in half-duplex mode. Since</span>
<a name="l04258"></a>04258 <span class="comment"> * PAUSE</span>
<a name="l04259"></a>04259 <span class="comment"> * packets only apply to full duplex operation, any PAUSE packet would constitute an exception</span>
<a name="l04260"></a>04260 <span class="comment"> * which should be handled by the processing cores. PAUSE packets should not be forwarded.</span>
<a name="l04261"></a>04261 <span class="comment"> */</span>
<a name="l04262"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html">04262</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html" title="cvmx_bgx::_gmp_gmi_rx::_frm_ctl">cvmx_bgxx_gmp_gmi_rxx_frm_ctl</a> {
<a name="l04263"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a7cb71546cd535e5a1dc5f05ba5e6e85f">04263</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a7cb71546cd535e5a1dc5f05ba5e6e85f">u64</a>;
<a name="l04264"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html">04264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_ctl_s</a> {
<a name="l04265"></a>04265 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04266"></a>04266 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a467f87e99b0c421341525faddb4757d7">reserved_13_63</a>               : 51;
<a name="l04267"></a>04267     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a600684bec2f891f1107f6d5f353b89ce">ptp_mode</a>                     : 1;  <span class="comment">/**&lt; Timestamp mode. When [PTP_MODE] is set, a 64-bit timestamp is prepended to every incoming</span>
<a name="l04268"></a>04268 <span class="comment">                                                         packet.</span>
<a name="l04269"></a>04269 <span class="comment">                                                         The timestamp bytes are added to the packet in such a way as to not modify the packet&apos;s</span>
<a name="l04270"></a>04270 <span class="comment">                                                         receive byte count. This implies that the BGX()_GMP_GMI_RX()_JABBER,</span>
<a name="l04271"></a>04271 <span class="comment">                                                         BGX()_GMP_GMI_RX()_DECISION, BGX()_GMP_GMI_RX()_UDD_SKP, and</span>
<a name="l04272"></a>04272 <span class="comment">                                                         BGX()_CMR()_RX_STAT0..BGX()_CMR()_RX_STAT8</span>
<a name="l04273"></a>04273 <span class="comment">                                                         do not require any adjustment as they operate on the received</span>
<a name="l04274"></a>04274 <span class="comment">                                                         packet size. When the packet reaches PKI, its size reflects the additional bytes and is</span>
<a name="l04275"></a>04275 <span class="comment">                                                         subject to the following restrictions:</span>
<a name="l04276"></a>04276 <span class="comment">                                                         If [PTP_MODE] = 1 and [PRE_CHK] = 1, [PRE_STRP] must be 1.</span>
<a name="l04277"></a>04277 <span class="comment">                                                         If [PTP_MODE] = 1:</span>
<a name="l04278"></a>04278 <span class="comment">                                                         * PKI_CL()_PKIND()_SKIP[FCS_SKIP,INST_SKIP] should be increased by 8.</span>
<a name="l04279"></a>04279 <span class="comment">                                                         * PKI_CL()_PKIND()_CFG[HG_EN] should be 0.</span>
<a name="l04280"></a>04280 <span class="comment">                                                         * PKI_FRM_LEN_CHK()[MAXLEN] should be increased by 8.</span>
<a name="l04281"></a>04281 <span class="comment">                                                         * PKI_FRM_LEN_CHK()[MINLEN] should be increased by 8.</span>
<a name="l04282"></a>04282 <span class="comment">                                                         * PKI_TAG_INC()_MASK[EN] should be adjusted. */</span>
<a name="l04283"></a>04283     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a861af40d813114cdc830987f87acd5c1">reserved_11_11</a>               : 1;
<a name="l04284"></a>04284     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a245bfbf6bc65de2bd63c74e935a415f4">null_dis</a>                     : 1;  <span class="comment">/**&lt; When set, do not modify the MOD bits on NULL ticks due to partial packets. */</span>
<a name="l04285"></a>04285     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#aa5c4a9f63f1a7306976c832394164793">pre_align</a>                    : 1;  <span class="comment">/**&lt; When set, PREAMBLE parser aligns the SFD byte regardless of the number of previous</span>
<a name="l04286"></a>04286 <span class="comment">                                                         PREAMBLE nibbles. In this mode, [PRE_STRP] should be set to account for the variable</span>
<a name="l04287"></a>04287 <span class="comment">                                                         nature of the PREAMBLE. [PRE_CHK] must be set to enable this and all PREAMBLE features.</span>
<a name="l04288"></a>04288 <span class="comment">                                                         SGMII at 10/100Mbs only. */</span>
<a name="l04289"></a>04289     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ab82171b81b7c3d956d919cdc1741115d">reserved_7_8</a>                 : 2;
<a name="l04290"></a>04290     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a202643dc338a80e819150ff8c8e16fe9">pre_free</a>                     : 1;  <span class="comment">/**&lt; When set, PREAMBLE checking is less strict. GMI will begin the frame at the first SFD.</span>
<a name="l04291"></a>04291 <span class="comment">                                                         [PRE_CHK] must be set to enable this and all PREAMBLE features. SGMII/1000Base-X only. */</span>
<a name="l04292"></a>04292     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ae1f4032518a54eda935d03de8bfde053">ctl_smac</a>                     : 1;  <span class="comment">/**&lt; Control PAUSE frames can match station SMAC. */</span>
<a name="l04293"></a>04293     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a5f3525321ed96db7946b531050932a6f">ctl_mcst</a>                     : 1;  <span class="comment">/**&lt; Control PAUSE frames can match globally assigned multicast address. */</span>
<a name="l04294"></a>04294     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a46dd2e1f597cd83dc19df19861d91dc8">ctl_bck</a>                      : 1;  <span class="comment">/**&lt; Forward PAUSE information to TX block. */</span>
<a name="l04295"></a>04295     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ad2505eee4dac0329050526030afcd786">ctl_drp</a>                      : 1;  <span class="comment">/**&lt; Drop control-PAUSE frames. */</span>
<a name="l04296"></a>04296     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a7c6a384150b5843dd85e4997f1bf20df">pre_strp</a>                     : 1;  <span class="comment">/**&lt; Strip off the preamble (when present).</span>
<a name="l04297"></a>04297 <span class="comment">                                                         0 = PREAMBLE + SFD is sent to core as part of frame.</span>
<a name="l04298"></a>04298 <span class="comment">                                                         1 = PREAMBLE + SFD is dropped.</span>
<a name="l04299"></a>04299 <span class="comment">                                                         [PRE_CHK] must be set to enable this and all PREAMBLE features.</span>
<a name="l04300"></a>04300 <span class="comment">                                                         If [PTP_MODE]=1 and [PRE_CHK]=1, [PRE_STRP] must be 1.</span>
<a name="l04301"></a>04301 <span class="comment">                                                         When [PRE_CHK] is set (indicating that the PREAMBLE will be sent), [PRE_STRP] determines</span>
<a name="l04302"></a>04302 <span class="comment">                                                         if</span>
<a name="l04303"></a>04303 <span class="comment">                                                         the PREAMBLE+SFD bytes are thrown away or sent to the core as part of the packet. In</span>
<a name="l04304"></a>04304 <span class="comment">                                                         either mode, the PREAMBLE+SFD bytes are not counted toward the packet size when checking</span>
<a name="l04305"></a>04305 <span class="comment">                                                         against the MIN and MAX bounds. Furthermore, the bytes are skipped when locating the start</span>
<a name="l04306"></a>04306 <span class="comment">                                                         of the L2 header for DMAC and control frame recognition. */</span>
<a name="l04307"></a>04307     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a01ae9e9a8082e785505eb0c6094fa000">pre_chk</a>                      : 1;  <span class="comment">/**&lt; Check the preamble for correctness. This port is configured to send a valid 802.3 PREAMBLE</span>
<a name="l04308"></a>04308 <span class="comment">                                                         to begin every frame. GMI checks that a valid PREAMBLE is received (based on [PRE_FREE]).</span>
<a name="l04309"></a>04309 <span class="comment">                                                         When a problem does occur within the PREAMBLE sequence, the frame is marked as bad and not</span>
<a name="l04310"></a>04310 <span class="comment">                                                         sent into the core. The BGX()_SMU()_RX_INT[PCTERR] interrupt is also raised.</span>
<a name="l04311"></a>04311 <span class="comment">                                                         When BGX()_SMU()_TX_CTL[HG_EN] is set, [PRE_CHK] must be 0. If [PTP_MODE] = 1 and</span>
<a name="l04312"></a>04312 <span class="comment">                                                         [PRE_CHK] = 1, [PRE_STRP] must be 1. */</span>
<a name="l04313"></a>04313 <span class="preprocessor">#else</span>
<a name="l04314"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a01ae9e9a8082e785505eb0c6094fa000">04314</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a01ae9e9a8082e785505eb0c6094fa000">pre_chk</a>                      : 1;
<a name="l04315"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a7c6a384150b5843dd85e4997f1bf20df">04315</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a7c6a384150b5843dd85e4997f1bf20df">pre_strp</a>                     : 1;
<a name="l04316"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ad2505eee4dac0329050526030afcd786">04316</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ad2505eee4dac0329050526030afcd786">ctl_drp</a>                      : 1;
<a name="l04317"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a46dd2e1f597cd83dc19df19861d91dc8">04317</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a46dd2e1f597cd83dc19df19861d91dc8">ctl_bck</a>                      : 1;
<a name="l04318"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a5f3525321ed96db7946b531050932a6f">04318</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a5f3525321ed96db7946b531050932a6f">ctl_mcst</a>                     : 1;
<a name="l04319"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ae1f4032518a54eda935d03de8bfde053">04319</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ae1f4032518a54eda935d03de8bfde053">ctl_smac</a>                     : 1;
<a name="l04320"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a202643dc338a80e819150ff8c8e16fe9">04320</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a202643dc338a80e819150ff8c8e16fe9">pre_free</a>                     : 1;
<a name="l04321"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ab82171b81b7c3d956d919cdc1741115d">04321</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#ab82171b81b7c3d956d919cdc1741115d">reserved_7_8</a>                 : 2;
<a name="l04322"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#aa5c4a9f63f1a7306976c832394164793">04322</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#aa5c4a9f63f1a7306976c832394164793">pre_align</a>                    : 1;
<a name="l04323"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a245bfbf6bc65de2bd63c74e935a415f4">04323</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a245bfbf6bc65de2bd63c74e935a415f4">null_dis</a>                     : 1;
<a name="l04324"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a861af40d813114cdc830987f87acd5c1">04324</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a861af40d813114cdc830987f87acd5c1">reserved_11_11</a>               : 1;
<a name="l04325"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a600684bec2f891f1107f6d5f353b89ce">04325</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a600684bec2f891f1107f6d5f353b89ce">ptp_mode</a>                     : 1;
<a name="l04326"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a467f87e99b0c421341525faddb4757d7">04326</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html#a467f87e99b0c421341525faddb4757d7">reserved_13_63</a>               : 51;
<a name="l04327"></a>04327 <span class="preprocessor">#endif</span>
<a name="l04328"></a>04328 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a7c811d4e2d548f739c94ece1a459ad2a">s</a>;
<a name="l04329"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a6c785b2e9c1e0ea9e9d83e9576b5045c">04329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a6c785b2e9c1e0ea9e9d83e9576b5045c">cn73xx</a>;
<a name="l04330"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a1e556813e6b6a8feca148cbdb4561cb1">04330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#a1e556813e6b6a8feca148cbdb4561cb1">cn78xx</a>;
<a name="l04331"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#aa06025ed4fbe7893ff7111451ad0169c">04331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#aa06025ed4fbe7893ff7111451ad0169c">cn78xxp1</a>;
<a name="l04332"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#ab2d6fb4a7065df01076579fc8c71d3ca">04332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__frm__ctl_1_1cvmx__bgxx__gmp__gmi__rxx__frm__ctl__s.html">cvmx_bgxx_gmp_gmi_rxx_frm_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html#ab2d6fb4a7065df01076579fc8c71d3ca">cnf75xx</a>;
<a name="l04333"></a>04333 };
<a name="l04334"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad082edccb574a57d42a14305be525eda">04334</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html" title="cvmx_bgx::_gmp_gmi_rx::_frm_ctl">cvmx_bgxx_gmp_gmi_rxx_frm_ctl</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__frm__ctl.html" title="cvmx_bgx::_gmp_gmi_rx::_frm_ctl">cvmx_bgxx_gmp_gmi_rxx_frm_ctl_t</a>;
<a name="l04335"></a>04335 <span class="comment"></span>
<a name="l04336"></a>04336 <span class="comment">/**</span>
<a name="l04337"></a>04337 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_ifg</span>
<a name="l04338"></a>04338 <span class="comment"> *</span>
<a name="l04339"></a>04339 <span class="comment"> * This register specifies the minimum number of interframe-gap (IFG) cycles between packets.</span>
<a name="l04340"></a>04340 <span class="comment"> *</span>
<a name="l04341"></a>04341 <span class="comment"> */</span>
<a name="l04342"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html">04342</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html" title="cvmx_bgx::_gmp_gmi_rx::_ifg">cvmx_bgxx_gmp_gmi_rxx_ifg</a> {
<a name="l04343"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a59c93477c7f62c8793ae42a6443540df">04343</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a59c93477c7f62c8793ae42a6443540df">u64</a>;
<a name="l04344"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html">04344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html">cvmx_bgxx_gmp_gmi_rxx_ifg_s</a> {
<a name="l04345"></a>04345 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04346"></a>04346 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html#abc3d2dd45261fc6f0f9eb9173bb79ede">reserved_4_63</a>                : 60;
<a name="l04347"></a>04347     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html#af8786be063326c41b4f14b01fa5f86bc">ifg</a>                          : 4;  <span class="comment">/**&lt; Min IFG (in IFG * 8 bits) between packets used to determine IFGERR. Normally IFG is 96</span>
<a name="l04348"></a>04348 <span class="comment">                                                         bits. Values 0x1 or smaller are illegal.</span>
<a name="l04349"></a>04349 <span class="comment">                                                         Note that in some operating modes, IFG cycles can be inserted or removed in order to</span>
<a name="l04350"></a>04350 <span class="comment">                                                         achieve clock rate adaptation. For these reasons, the default value is slightly</span>
<a name="l04351"></a>04351 <span class="comment">                                                         conservative and does not check up to the full 96 bits of IFG.</span>
<a name="l04352"></a>04352 <span class="comment">                                                         (SGMII/1000Base-X only) */</span>
<a name="l04353"></a>04353 <span class="preprocessor">#else</span>
<a name="l04354"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html#af8786be063326c41b4f14b01fa5f86bc">04354</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html#af8786be063326c41b4f14b01fa5f86bc">ifg</a>                          : 4;
<a name="l04355"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html#abc3d2dd45261fc6f0f9eb9173bb79ede">04355</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html#abc3d2dd45261fc6f0f9eb9173bb79ede">reserved_4_63</a>                : 60;
<a name="l04356"></a>04356 <span class="preprocessor">#endif</span>
<a name="l04357"></a>04357 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a22b0669b180a35019d0c37427a44d047">s</a>;
<a name="l04358"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#af7c2309eebf4fac40b8bce8fa947eecf">04358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html">cvmx_bgxx_gmp_gmi_rxx_ifg_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#af7c2309eebf4fac40b8bce8fa947eecf">cn73xx</a>;
<a name="l04359"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a4eef2a8bc5129079b22a18905cbbc496">04359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html">cvmx_bgxx_gmp_gmi_rxx_ifg_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a4eef2a8bc5129079b22a18905cbbc496">cn78xx</a>;
<a name="l04360"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#aafef45cc5ce777adc86a2a6f71cf14e7">04360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html">cvmx_bgxx_gmp_gmi_rxx_ifg_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#aafef45cc5ce777adc86a2a6f71cf14e7">cn78xxp1</a>;
<a name="l04361"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a137504413d28ddda2c6e96512fa504a0">04361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__ifg_1_1cvmx__bgxx__gmp__gmi__rxx__ifg__s.html">cvmx_bgxx_gmp_gmi_rxx_ifg_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html#a137504413d28ddda2c6e96512fa504a0">cnf75xx</a>;
<a name="l04362"></a>04362 };
<a name="l04363"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a01e079cd16be68323f6074664fe09083">04363</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html" title="cvmx_bgx::_gmp_gmi_rx::_ifg">cvmx_bgxx_gmp_gmi_rxx_ifg</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__ifg.html" title="cvmx_bgx::_gmp_gmi_rx::_ifg">cvmx_bgxx_gmp_gmi_rxx_ifg_t</a>;
<a name="l04364"></a>04364 <span class="comment"></span>
<a name="l04365"></a>04365 <span class="comment">/**</span>
<a name="l04366"></a>04366 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_int</span>
<a name="l04367"></a>04367 <span class="comment"> *</span>
<a name="l04368"></a>04368 <span class="comment"> * &apos;&quot;These registers allow interrupts to be sent to the control processor.</span>
<a name="l04369"></a>04369 <span class="comment"> * * Exception conditions &lt;10:0&gt; can also set the rcv/opcode in the received packet&apos;s work-queue</span>
<a name="l04370"></a>04370 <span class="comment"> * entry. BGX()_GMP_GMI_RX()_FRM_CHK provides a bit mask for configuring which conditions</span>
<a name="l04371"></a>04371 <span class="comment"> * set the error.</span>
<a name="l04372"></a>04372 <span class="comment"> * In half duplex operation, the expectation is that collisions will appear as either MINERR or</span>
<a name="l04373"></a>04373 <span class="comment"> * CAREXT errors.&apos;</span>
<a name="l04374"></a>04374 <span class="comment"> */</span>
<a name="l04375"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html">04375</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html" title="cvmx_bgx::_gmp_gmi_rx::_int">cvmx_bgxx_gmp_gmi_rxx_int</a> {
<a name="l04376"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#aa6d85587f947d1324a9d2dad3425e034">04376</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#aa6d85587f947d1324a9d2dad3425e034">u64</a>;
<a name="l04377"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html">04377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html">cvmx_bgxx_gmp_gmi_rxx_int_s</a> {
<a name="l04378"></a>04378 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04379"></a>04379 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a5dbe046a289655362c132a4cb18bcef0">reserved_12_63</a>               : 52;
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a7d4828b1cf7a42531a4395d5bcfc1798">ifgerr</a>                       : 1;  <span class="comment">/**&lt; Interframe gap violation. Does not necessarily indicate a failure. SGMII/1000Base-X only. */</span>
<a name="l04381"></a>04381     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a2ddb1b2362bfdd0ec5d82e5a017d5dc1">coldet</a>                       : 1;  <span class="comment">/**&lt; Collision detection. Collisions can only occur in half-duplex mode. A collision is assumed</span>
<a name="l04382"></a>04382 <span class="comment">                                                         by the receiver when the slottime (BGX()_GMP_GMI_PRT()_CFG[SLOTTIME]) is not</span>
<a name="l04383"></a>04383 <span class="comment">                                                         satisfied. In 10/100 mode, this will result in a frame &lt; SLOTTIME. In 1000 mode, it could</span>
<a name="l04384"></a>04384 <span class="comment">                                                         result either in frame &lt; SLOTTIME or a carrier extend error with the SLOTTIME. These</span>
<a name="l04385"></a>04385 <span class="comment">                                                         conditions are visible by 1) transfer ended before slottime - COLDET or 2) carrier extend</span>
<a name="l04386"></a>04386 <span class="comment">                                                         error - CAREXT. */</span>
<a name="l04387"></a>04387     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a46d2e365dd4a1449902077bb0a78de5f">falerr</a>                       : 1;  <span class="comment">/**&lt; False-carrier error, or carrier-extend error after slottime is satisfied. SGMII/1000Base-X only. */</span>
<a name="l04388"></a>04388     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a6e6b008ee94445b12a1cd1e5cecd0bfb">rsverr</a>                       : 1;  <span class="comment">/**&lt; Reserved opcode. */</span>
<a name="l04389"></a>04389     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a5a5339054b1bbd7b53686cdb1c82f7c7">pcterr</a>                       : 1;  <span class="comment">/**&lt; Bad preamble/protocol error. Checks that the frame begins with a valid PREAMBLE sequence.</span>
<a name="l04390"></a>04390 <span class="comment">                                                         Does not check the number of PREAMBLE cycles. */</span>
<a name="l04391"></a>04391     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ae61b4ee786c448a50ed991e6788e01a3">ovrerr</a>                       : 1;  <span class="comment">/**&lt; Internal data aggregation overflow. This interrupt should never assert. SGMII/1000Base-X only. */</span>
<a name="l04392"></a>04392     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#aaef0e79d96a932343bc121131777ac10">skperr</a>                       : 1;  <span class="comment">/**&lt; Skipper error. */</span>
<a name="l04393"></a>04393     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a4cf8957a8881ca77b2ccd57ddef328a5">rcverr</a>                       : 1;  <span class="comment">/**&lt; Data-reception error. Frame was received with data-reception error. */</span>
<a name="l04394"></a>04394     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ac56dfa39969ab9ed839dcf6e29a8d56e">fcserr</a>                       : 1;  <span class="comment">/**&lt; FCS/CRC error. Frame was received with FCS/CRC error. */</span>
<a name="l04395"></a>04395     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#abf27f3a7470abb4fcb4018df5973267c">jabber</a>                       : 1;  <span class="comment">/**&lt; System-length error: frame was received with length &gt; sys_length.</span>
<a name="l04396"></a>04396 <span class="comment">                                                         An RX Jabber error indicates that a packet was received which is longer than the maximum</span>
<a name="l04397"></a>04397 <span class="comment">                                                         allowed packet as defined by the system. GMI truncates the packet at the JABBER count.</span>
<a name="l04398"></a>04398 <span class="comment">                                                         Failure to do so could lead to system instability. */</span>
<a name="l04399"></a>04399     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#affef2d952f615f503f0c3cb7b63badde">carext</a>                       : 1;  <span class="comment">/**&lt; Carrier-extend error. (SGMII/1000Base-X only) */</span>
<a name="l04400"></a>04400     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ac996f605c9467c140020acab4d3bef2d">minerr</a>                       : 1;  <span class="comment">/**&lt; PAUSE frame was received with length &lt; minFrameSize. Frame length checks are typically</span>
<a name="l04401"></a>04401 <span class="comment">                                                         handled in PKI, but PAUSE frames are normally discarded before being inspected by PKI.</span>
<a name="l04402"></a>04402 <span class="comment">                                                         Total frame DA+SA+TL+DATA+PAD+FCS &lt; 64. */</span>
<a name="l04403"></a>04403 <span class="preprocessor">#else</span>
<a name="l04404"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ac996f605c9467c140020acab4d3bef2d">04404</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ac996f605c9467c140020acab4d3bef2d">minerr</a>                       : 1;
<a name="l04405"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#affef2d952f615f503f0c3cb7b63badde">04405</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#affef2d952f615f503f0c3cb7b63badde">carext</a>                       : 1;
<a name="l04406"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#abf27f3a7470abb4fcb4018df5973267c">04406</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#abf27f3a7470abb4fcb4018df5973267c">jabber</a>                       : 1;
<a name="l04407"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ac56dfa39969ab9ed839dcf6e29a8d56e">04407</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ac56dfa39969ab9ed839dcf6e29a8d56e">fcserr</a>                       : 1;
<a name="l04408"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a4cf8957a8881ca77b2ccd57ddef328a5">04408</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a4cf8957a8881ca77b2ccd57ddef328a5">rcverr</a>                       : 1;
<a name="l04409"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#aaef0e79d96a932343bc121131777ac10">04409</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#aaef0e79d96a932343bc121131777ac10">skperr</a>                       : 1;
<a name="l04410"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ae61b4ee786c448a50ed991e6788e01a3">04410</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#ae61b4ee786c448a50ed991e6788e01a3">ovrerr</a>                       : 1;
<a name="l04411"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a5a5339054b1bbd7b53686cdb1c82f7c7">04411</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a5a5339054b1bbd7b53686cdb1c82f7c7">pcterr</a>                       : 1;
<a name="l04412"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a6e6b008ee94445b12a1cd1e5cecd0bfb">04412</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a6e6b008ee94445b12a1cd1e5cecd0bfb">rsverr</a>                       : 1;
<a name="l04413"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a46d2e365dd4a1449902077bb0a78de5f">04413</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a46d2e365dd4a1449902077bb0a78de5f">falerr</a>                       : 1;
<a name="l04414"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a2ddb1b2362bfdd0ec5d82e5a017d5dc1">04414</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a2ddb1b2362bfdd0ec5d82e5a017d5dc1">coldet</a>                       : 1;
<a name="l04415"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a7d4828b1cf7a42531a4395d5bcfc1798">04415</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a7d4828b1cf7a42531a4395d5bcfc1798">ifgerr</a>                       : 1;
<a name="l04416"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a5dbe046a289655362c132a4cb18bcef0">04416</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html#a5dbe046a289655362c132a4cb18bcef0">reserved_12_63</a>               : 52;
<a name="l04417"></a>04417 <span class="preprocessor">#endif</span>
<a name="l04418"></a>04418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#a52403bfdcbc765f763f42b89ddb94f7c">s</a>;
<a name="l04419"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#adcf410213c91829ecf80d431d8c3b5af">04419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html">cvmx_bgxx_gmp_gmi_rxx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#adcf410213c91829ecf80d431d8c3b5af">cn73xx</a>;
<a name="l04420"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#ab84e9bd48325961727df4e0d3e8d7214">04420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html">cvmx_bgxx_gmp_gmi_rxx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#ab84e9bd48325961727df4e0d3e8d7214">cn78xx</a>;
<a name="l04421"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#ab3a732f811498dcf04ce6fe0ac7a26b3">04421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html">cvmx_bgxx_gmp_gmi_rxx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#ab3a732f811498dcf04ce6fe0ac7a26b3">cn78xxp1</a>;
<a name="l04422"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#a4868a5b7908decceebd0463d9f900264">04422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__int_1_1cvmx__bgxx__gmp__gmi__rxx__int__s.html">cvmx_bgxx_gmp_gmi_rxx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html#a4868a5b7908decceebd0463d9f900264">cnf75xx</a>;
<a name="l04423"></a>04423 };
<a name="l04424"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5e48fc2d42f55fc402dcf3cdf9e13f28">04424</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html" title="cvmx_bgx::_gmp_gmi_rx::_int">cvmx_bgxx_gmp_gmi_rxx_int</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__int.html" title="cvmx_bgx::_gmp_gmi_rx::_int">cvmx_bgxx_gmp_gmi_rxx_int_t</a>;
<a name="l04425"></a>04425 <span class="comment"></span>
<a name="l04426"></a>04426 <span class="comment">/**</span>
<a name="l04427"></a>04427 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_jabber</span>
<a name="l04428"></a>04428 <span class="comment"> *</span>
<a name="l04429"></a>04429 <span class="comment"> * This register specifies the maximum size for packets, beyond which the GMI truncates.</span>
<a name="l04430"></a>04430 <span class="comment"> *</span>
<a name="l04431"></a>04431 <span class="comment"> */</span>
<a name="l04432"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html">04432</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html" title="cvmx_bgx::_gmp_gmi_rx::_jabber">cvmx_bgxx_gmp_gmi_rxx_jabber</a> {
<a name="l04433"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#a7cce1631ae77ffb5617fe8657fbb596c">04433</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#a7cce1631ae77ffb5617fe8657fbb596c">u64</a>;
<a name="l04434"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html">04434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html">cvmx_bgxx_gmp_gmi_rxx_jabber_s</a> {
<a name="l04435"></a>04435 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04436"></a>04436 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html#ad6f4a1731d8ac7d64afbe1965cda7812">reserved_16_63</a>               : 48;
<a name="l04437"></a>04437     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html#acab478be46952e22686844e58e5b397e">cnt</a>                          : 16; <span class="comment">/**&lt; Byte count for jabber check. Failing packets set the JABBER interrupt and are optionally</span>
<a name="l04438"></a>04438 <span class="comment">                                                         sent with opcode = JABBER. GMI truncates the packet to [CNT] bytes.</span>
<a name="l04439"></a>04439 <span class="comment">                                                         [CNT] must be 8-byte aligned such that CNT&lt;2:0&gt; = 000. */</span>
<a name="l04440"></a>04440 <span class="preprocessor">#else</span>
<a name="l04441"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html#acab478be46952e22686844e58e5b397e">04441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html#acab478be46952e22686844e58e5b397e">cnt</a>                          : 16;
<a name="l04442"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html#ad6f4a1731d8ac7d64afbe1965cda7812">04442</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html#ad6f4a1731d8ac7d64afbe1965cda7812">reserved_16_63</a>               : 48;
<a name="l04443"></a>04443 <span class="preprocessor">#endif</span>
<a name="l04444"></a>04444 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#a6b2efa4c902c58547778363121f6f1d7">s</a>;
<a name="l04445"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#ae53e58ca1a446dedfef0d218f33d8d48">04445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html">cvmx_bgxx_gmp_gmi_rxx_jabber_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#ae53e58ca1a446dedfef0d218f33d8d48">cn73xx</a>;
<a name="l04446"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#a74ee250acffe1f70efd10e13b7358c33">04446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html">cvmx_bgxx_gmp_gmi_rxx_jabber_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#a74ee250acffe1f70efd10e13b7358c33">cn78xx</a>;
<a name="l04447"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#aeffd7f357e3de273df8ecee11c62427b">04447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html">cvmx_bgxx_gmp_gmi_rxx_jabber_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#aeffd7f357e3de273df8ecee11c62427b">cn78xxp1</a>;
<a name="l04448"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#af33a84b0727539319c8fe6d99d2942f2">04448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__jabber_1_1cvmx__bgxx__gmp__gmi__rxx__jabber__s.html">cvmx_bgxx_gmp_gmi_rxx_jabber_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html#af33a84b0727539319c8fe6d99d2942f2">cnf75xx</a>;
<a name="l04449"></a>04449 };
<a name="l04450"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae0587b7e89fb19da4bccba6ab0c8f7d6">04450</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html" title="cvmx_bgx::_gmp_gmi_rx::_jabber">cvmx_bgxx_gmp_gmi_rxx_jabber</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__jabber.html" title="cvmx_bgx::_gmp_gmi_rx::_jabber">cvmx_bgxx_gmp_gmi_rxx_jabber_t</a>;
<a name="l04451"></a>04451 <span class="comment"></span>
<a name="l04452"></a>04452 <span class="comment">/**</span>
<a name="l04453"></a>04453 <span class="comment"> * cvmx_bgx#_gmp_gmi_rx#_udd_skp</span>
<a name="l04454"></a>04454 <span class="comment"> *</span>
<a name="l04455"></a>04455 <span class="comment"> * This register specifies the amount of user-defined data (UDD) added before the start of the</span>
<a name="l04456"></a>04456 <span class="comment"> * L2C data.</span>
<a name="l04457"></a>04457 <span class="comment"> */</span>
<a name="l04458"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html">04458</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html" title="cvmx_bgx::_gmp_gmi_rx::_udd_skp">cvmx_bgxx_gmp_gmi_rxx_udd_skp</a> {
<a name="l04459"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a4501033ce4fce2a7fe7cbdb0fbc4aa1f">04459</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a4501033ce4fce2a7fe7cbdb0fbc4aa1f">u64</a>;
<a name="l04460"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html">04460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html">cvmx_bgxx_gmp_gmi_rxx_udd_skp_s</a> {
<a name="l04461"></a>04461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04462"></a>04462 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#ac08b0dc46cf280698252e4355a540f76">reserved_9_63</a>                : 55;
<a name="l04463"></a>04463     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#ab11db93cef0cf5f97375b5c77a1e052e">fcssel</a>                       : 1;  <span class="comment">/**&lt; Include the skip bytes in the FCS calculation.</span>
<a name="l04464"></a>04464 <span class="comment">                                                         0 = All skip bytes are included in FCS.</span>
<a name="l04465"></a>04465 <span class="comment">                                                         1 = The skip bytes are not included in FCS.</span>
<a name="l04466"></a>04466 <span class="comment">                                                         The skip bytes are part of the packet and are</span>
<a name="l04467"></a>04467 <span class="comment">                                                         handled by PKI. The system can determine if the UDD bytes are included in the FCS check by</span>
<a name="l04468"></a>04468 <span class="comment">                                                         using [FCSSEL], if the FCS check is enabled. */</span>
<a name="l04469"></a>04469     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#a66d926397f3dd27c566a0a025624dc63">reserved_7_7</a>                 : 1;
<a name="l04470"></a>04470     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#a52a1697d563d356331e00035845af4c3">len</a>                          : 7;  <span class="comment">/**&lt; Amount of user-defined data before the start of the L2C data, in bytes.</span>
<a name="l04471"></a>04471 <span class="comment">                                                         Setting to 0 means L2C comes first; maximum value is 64.</span>
<a name="l04472"></a>04472 <span class="comment">                                                         LEN must be 0x0 in half-duplex operation.</span>
<a name="l04473"></a>04473 <span class="comment">                                                         If LEN != 0, then BGX()_GMP_GMI_RX()_FRM_CHK[MINERR] will be disabled and</span>
<a name="l04474"></a>04474 <span class="comment">                                                         BGX()_GMP_GMI_RX()_INT[MINERR] will be zero. */</span>
<a name="l04475"></a>04475 <span class="preprocessor">#else</span>
<a name="l04476"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#a52a1697d563d356331e00035845af4c3">04476</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#a52a1697d563d356331e00035845af4c3">len</a>                          : 7;
<a name="l04477"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#a66d926397f3dd27c566a0a025624dc63">04477</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#a66d926397f3dd27c566a0a025624dc63">reserved_7_7</a>                 : 1;
<a name="l04478"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#ab11db93cef0cf5f97375b5c77a1e052e">04478</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#ab11db93cef0cf5f97375b5c77a1e052e">fcssel</a>                       : 1;
<a name="l04479"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#ac08b0dc46cf280698252e4355a540f76">04479</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html#ac08b0dc46cf280698252e4355a540f76">reserved_9_63</a>                : 55;
<a name="l04480"></a>04480 <span class="preprocessor">#endif</span>
<a name="l04481"></a>04481 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a3a90713f6863802dc94a655e8f7de407">s</a>;
<a name="l04482"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a1660d41359b50c5a27d6ca3f4c835d75">04482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html">cvmx_bgxx_gmp_gmi_rxx_udd_skp_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a1660d41359b50c5a27d6ca3f4c835d75">cn73xx</a>;
<a name="l04483"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#abc31620a2b1dec5c450e788b10007f18">04483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html">cvmx_bgxx_gmp_gmi_rxx_udd_skp_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#abc31620a2b1dec5c450e788b10007f18">cn78xx</a>;
<a name="l04484"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a7731931cc36718feae64daa7a322065f">04484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html">cvmx_bgxx_gmp_gmi_rxx_udd_skp_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a7731931cc36718feae64daa7a322065f">cn78xxp1</a>;
<a name="l04485"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a7a37c5dfdf23c0e7ab357d602047425f">04485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__rxx__udd__skp_1_1cvmx__bgxx__gmp__gmi__rxx__udd__skp__s.html">cvmx_bgxx_gmp_gmi_rxx_udd_skp_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html#a7a37c5dfdf23c0e7ab357d602047425f">cnf75xx</a>;
<a name="l04486"></a>04486 };
<a name="l04487"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9ce7d137f0545176e727c188addccdaf">04487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html" title="cvmx_bgx::_gmp_gmi_rx::_udd_skp">cvmx_bgxx_gmp_gmi_rxx_udd_skp</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__rxx__udd__skp.html" title="cvmx_bgx::_gmp_gmi_rx::_udd_skp">cvmx_bgxx_gmp_gmi_rxx_udd_skp_t</a>;
<a name="l04488"></a>04488 <span class="comment"></span>
<a name="l04489"></a>04489 <span class="comment">/**</span>
<a name="l04490"></a>04490 <span class="comment"> * cvmx_bgx#_gmp_gmi_smac#</span>
<a name="l04491"></a>04491 <span class="comment"> */</span>
<a name="l04492"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html">04492</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html" title="cvmx_bgx::_gmp_gmi_smac#">cvmx_bgxx_gmp_gmi_smacx</a> {
<a name="l04493"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#a0203a781d40a4f438ea7cb8ac2142b0c">04493</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#a0203a781d40a4f438ea7cb8ac2142b0c">u64</a>;
<a name="l04494"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html">04494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html">cvmx_bgxx_gmp_gmi_smacx_s</a> {
<a name="l04495"></a>04495 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04496"></a>04496 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html#a650c97a46d461b04c33e4b868c12ee3f">reserved_48_63</a>               : 16;
<a name="l04497"></a>04497     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html#a39cdfd8573b2f8d85f43e809a622aa2d">smac</a>                         : 48; <span class="comment">/**&lt; The SMAC field is used for generating and accepting control PAUSE packets. */</span>
<a name="l04498"></a>04498 <span class="preprocessor">#else</span>
<a name="l04499"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html#a39cdfd8573b2f8d85f43e809a622aa2d">04499</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html#a39cdfd8573b2f8d85f43e809a622aa2d">smac</a>                         : 48;
<a name="l04500"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html#a650c97a46d461b04c33e4b868c12ee3f">04500</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html#a650c97a46d461b04c33e4b868c12ee3f">reserved_48_63</a>               : 16;
<a name="l04501"></a>04501 <span class="preprocessor">#endif</span>
<a name="l04502"></a>04502 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#adab15c3cee6765e5ca5e39ccc41c1565">s</a>;
<a name="l04503"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#a5ae47bff27a27153c4eef6a94ceb69d6">04503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html">cvmx_bgxx_gmp_gmi_smacx_s</a>      <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#a5ae47bff27a27153c4eef6a94ceb69d6">cn73xx</a>;
<a name="l04504"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#abc3c8e9596c8852b516318dec80547ca">04504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html">cvmx_bgxx_gmp_gmi_smacx_s</a>      <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#abc3c8e9596c8852b516318dec80547ca">cn78xx</a>;
<a name="l04505"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#ab04610ef10eccc1ab04e7e70e4d7589a">04505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html">cvmx_bgxx_gmp_gmi_smacx_s</a>      <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#ab04610ef10eccc1ab04e7e70e4d7589a">cn78xxp1</a>;
<a name="l04506"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#affb95d54ac0d1b0e6afea766f4b9db4e">04506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__smacx_1_1cvmx__bgxx__gmp__gmi__smacx__s.html">cvmx_bgxx_gmp_gmi_smacx_s</a>      <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html#affb95d54ac0d1b0e6afea766f4b9db4e">cnf75xx</a>;
<a name="l04507"></a>04507 };
<a name="l04508"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad89c2fdb790b6a6b6f175bb3ebf431c6">04508</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html" title="cvmx_bgx::_gmp_gmi_smac#">cvmx_bgxx_gmp_gmi_smacx</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__smacx.html" title="cvmx_bgx::_gmp_gmi_smac#">cvmx_bgxx_gmp_gmi_smacx_t</a>;
<a name="l04509"></a>04509 <span class="comment"></span>
<a name="l04510"></a>04510 <span class="comment">/**</span>
<a name="l04511"></a>04511 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_append</span>
<a name="l04512"></a>04512 <span class="comment"> */</span>
<a name="l04513"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html">04513</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html" title="cvmx_bgx::_gmp_gmi_tx::_append">cvmx_bgxx_gmp_gmi_txx_append</a> {
<a name="l04514"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a74d88309aef9fdac998794c3559c411c">04514</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a74d88309aef9fdac998794c3559c411c">u64</a>;
<a name="l04515"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html">04515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html">cvmx_bgxx_gmp_gmi_txx_append_s</a> {
<a name="l04516"></a>04516 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04517"></a>04517 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a2858cfa739d6aec39bc6610444a238c9">reserved_4_63</a>                : 60;
<a name="l04518"></a>04518     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a45a06d88eea767d1af5ff47f01895ff0">force_fcs</a>                    : 1;  <span class="comment">/**&lt; Append the Ethernet FCS on each PAUSE packet. */</span>
<a name="l04519"></a>04519     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#aa8ae15a8465ef301aae2f91500bdf44f">fcs</a>                          : 1;  <span class="comment">/**&lt; Append the Ethernet FCS on each packet. */</span>
<a name="l04520"></a>04520     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#af2000251000289e3522f2fb2337ea59d">pad</a>                          : 1;  <span class="comment">/**&lt; Append PAD bytes such that minimum-sized packet is transmitted. */</span>
<a name="l04521"></a>04521     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a70358628b619e69c3e66cf98c8f98733">preamble</a>                     : 1;  <span class="comment">/**&lt; Prepend the Ethernet preamble on each transfer. */</span>
<a name="l04522"></a>04522 <span class="preprocessor">#else</span>
<a name="l04523"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a70358628b619e69c3e66cf98c8f98733">04523</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a70358628b619e69c3e66cf98c8f98733">preamble</a>                     : 1;
<a name="l04524"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#af2000251000289e3522f2fb2337ea59d">04524</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#af2000251000289e3522f2fb2337ea59d">pad</a>                          : 1;
<a name="l04525"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#aa8ae15a8465ef301aae2f91500bdf44f">04525</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#aa8ae15a8465ef301aae2f91500bdf44f">fcs</a>                          : 1;
<a name="l04526"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a45a06d88eea767d1af5ff47f01895ff0">04526</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a45a06d88eea767d1af5ff47f01895ff0">force_fcs</a>                    : 1;
<a name="l04527"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a2858cfa739d6aec39bc6610444a238c9">04527</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html#a2858cfa739d6aec39bc6610444a238c9">reserved_4_63</a>                : 60;
<a name="l04528"></a>04528 <span class="preprocessor">#endif</span>
<a name="l04529"></a>04529 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#ab436f3ec3157ecc298cdf26879b1d828">s</a>;
<a name="l04530"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a849062baa656586f6eb7f89b805b64cc">04530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html">cvmx_bgxx_gmp_gmi_txx_append_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a849062baa656586f6eb7f89b805b64cc">cn73xx</a>;
<a name="l04531"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#aa8347765bca9a08b6e250ed424082ff4">04531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html">cvmx_bgxx_gmp_gmi_txx_append_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#aa8347765bca9a08b6e250ed424082ff4">cn78xx</a>;
<a name="l04532"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a9434b1bf6394105ca445a71e0b037c87">04532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html">cvmx_bgxx_gmp_gmi_txx_append_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a9434b1bf6394105ca445a71e0b037c87">cn78xxp1</a>;
<a name="l04533"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a011813ec0ea912d99fbe0fcdaf5906cf">04533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__append_1_1cvmx__bgxx__gmp__gmi__txx__append__s.html">cvmx_bgxx_gmp_gmi_txx_append_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html#a011813ec0ea912d99fbe0fcdaf5906cf">cnf75xx</a>;
<a name="l04534"></a>04534 };
<a name="l04535"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a08a07828da3be9679264a0739b52bf54">04535</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html" title="cvmx_bgx::_gmp_gmi_tx::_append">cvmx_bgxx_gmp_gmi_txx_append</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__append.html" title="cvmx_bgx::_gmp_gmi_tx::_append">cvmx_bgxx_gmp_gmi_txx_append_t</a>;
<a name="l04536"></a>04536 <span class="comment"></span>
<a name="l04537"></a>04537 <span class="comment">/**</span>
<a name="l04538"></a>04538 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_burst</span>
<a name="l04539"></a>04539 <span class="comment"> */</span>
<a name="l04540"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html">04540</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html" title="cvmx_bgx::_gmp_gmi_tx::_burst">cvmx_bgxx_gmp_gmi_txx_burst</a> {
<a name="l04541"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#aeea1379089829acfa5592a42d7a20f62">04541</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#aeea1379089829acfa5592a42d7a20f62">u64</a>;
<a name="l04542"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html">04542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html">cvmx_bgxx_gmp_gmi_txx_burst_s</a> {
<a name="l04543"></a>04543 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04544"></a>04544 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html#ad259761b5bb9388e51aad4fa1a748aca">reserved_16_63</a>               : 48;
<a name="l04545"></a>04545     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html#a0839dda7f91a8764e1f565d8fb264bbd">burst</a>                        : 16; <span class="comment">/**&lt; Burst (refer to 802.3 to set correctly). Only valid for 1000Mb/s half-duplex operation as</span>
<a name="l04546"></a>04546 <span class="comment">                                                         follows:</span>
<a name="l04547"></a>04547 <span class="comment">                                                         half duplex/1000Mb/s: 0x2000</span>
<a name="l04548"></a>04548 <span class="comment">                                                         all other modes: 0x0</span>
<a name="l04549"></a>04549 <span class="comment">                                                         SGMII/1000Base-X only. */</span>
<a name="l04550"></a>04550 <span class="preprocessor">#else</span>
<a name="l04551"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html#a0839dda7f91a8764e1f565d8fb264bbd">04551</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html#a0839dda7f91a8764e1f565d8fb264bbd">burst</a>                        : 16;
<a name="l04552"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html#ad259761b5bb9388e51aad4fa1a748aca">04552</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html#ad259761b5bb9388e51aad4fa1a748aca">reserved_16_63</a>               : 48;
<a name="l04553"></a>04553 <span class="preprocessor">#endif</span>
<a name="l04554"></a>04554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#add45978f3912f78cbcc2fc4d93dc07f1">s</a>;
<a name="l04555"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#a21fb6a5495c1d3bd58d821d524541811">04555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html">cvmx_bgxx_gmp_gmi_txx_burst_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#a21fb6a5495c1d3bd58d821d524541811">cn73xx</a>;
<a name="l04556"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#ac8c5c7b699c48b5f1f00372a530322f1">04556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html">cvmx_bgxx_gmp_gmi_txx_burst_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#ac8c5c7b699c48b5f1f00372a530322f1">cn78xx</a>;
<a name="l04557"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#ad3aeb34b5a796c357ec9d678c69aa1f2">04557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html">cvmx_bgxx_gmp_gmi_txx_burst_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#ad3aeb34b5a796c357ec9d678c69aa1f2">cn78xxp1</a>;
<a name="l04558"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#a72ccb9627cae2d2c037b82520e6045de">04558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__burst_1_1cvmx__bgxx__gmp__gmi__txx__burst__s.html">cvmx_bgxx_gmp_gmi_txx_burst_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html#a72ccb9627cae2d2c037b82520e6045de">cnf75xx</a>;
<a name="l04559"></a>04559 };
<a name="l04560"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0447b2b39acaaedd91a336c29b63adc9">04560</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html" title="cvmx_bgx::_gmp_gmi_tx::_burst">cvmx_bgxx_gmp_gmi_txx_burst</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__burst.html" title="cvmx_bgx::_gmp_gmi_tx::_burst">cvmx_bgxx_gmp_gmi_txx_burst_t</a>;
<a name="l04561"></a>04561 <span class="comment"></span>
<a name="l04562"></a>04562 <span class="comment">/**</span>
<a name="l04563"></a>04563 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_ctl</span>
<a name="l04564"></a>04564 <span class="comment"> */</span>
<a name="l04565"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html">04565</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html" title="cvmx_bgx::_gmp_gmi_tx::_ctl">cvmx_bgxx_gmp_gmi_txx_ctl</a> {
<a name="l04566"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a8c4a4f05196c401b43513b5a3852df5d">04566</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a8c4a4f05196c401b43513b5a3852df5d">u64</a>;
<a name="l04567"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html">04567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_ctl_s</a> {
<a name="l04568"></a>04568 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04569"></a>04569 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#acb6bb0b57aae97e775e8c506a2241dd5">reserved_2_63</a>                : 62;
<a name="l04570"></a>04570     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#afd732b538530b3a7e3095a11ab82df63">xsdef_en</a>                     : 1;  <span class="comment">/**&lt; Enables the excessive-deferral check for statistics and interrupts. SGMII/1000Base-X half-</span>
<a name="l04571"></a>04571 <span class="comment">                                                         duplex only. */</span>
<a name="l04572"></a>04572     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#a23ad8c420dc6a02c3c130255351971e5">xscol_en</a>                     : 1;  <span class="comment">/**&lt; Enables the excessive-collision check for statistics and interrupts. SGMII/1000Base-X</span>
<a name="l04573"></a>04573 <span class="comment">                                                         half-duplex only. */</span>
<a name="l04574"></a>04574 <span class="preprocessor">#else</span>
<a name="l04575"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#a23ad8c420dc6a02c3c130255351971e5">04575</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#a23ad8c420dc6a02c3c130255351971e5">xscol_en</a>                     : 1;
<a name="l04576"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#afd732b538530b3a7e3095a11ab82df63">04576</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#afd732b538530b3a7e3095a11ab82df63">xsdef_en</a>                     : 1;
<a name="l04577"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#acb6bb0b57aae97e775e8c506a2241dd5">04577</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html#acb6bb0b57aae97e775e8c506a2241dd5">reserved_2_63</a>                : 62;
<a name="l04578"></a>04578 <span class="preprocessor">#endif</span>
<a name="l04579"></a>04579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#abcc544391fbe143c0e85bb53dcd1ed0a">s</a>;
<a name="l04580"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#ad2791f207f4864b16ef9435bce260f55">04580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#ad2791f207f4864b16ef9435bce260f55">cn73xx</a>;
<a name="l04581"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a61a3cb74b440e6b377f16560b088424d">04581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a61a3cb74b440e6b377f16560b088424d">cn78xx</a>;
<a name="l04582"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a39940c431255f33f29406144fe0ff598">04582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a39940c431255f33f29406144fe0ff598">cn78xxp1</a>;
<a name="l04583"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a18924d65adeb420636b13bafebddfee4">04583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__ctl_1_1cvmx__bgxx__gmp__gmi__txx__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html#a18924d65adeb420636b13bafebddfee4">cnf75xx</a>;
<a name="l04584"></a>04584 };
<a name="l04585"></a><a class="code" href="cvmx-bgxx-defs_8h.html#abea456af0d51286c1d431d3216e62959">04585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html" title="cvmx_bgx::_gmp_gmi_tx::_ctl">cvmx_bgxx_gmp_gmi_txx_ctl</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__ctl.html" title="cvmx_bgx::_gmp_gmi_tx::_ctl">cvmx_bgxx_gmp_gmi_txx_ctl_t</a>;
<a name="l04586"></a>04586 <span class="comment"></span>
<a name="l04587"></a>04587 <span class="comment">/**</span>
<a name="l04588"></a>04588 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_int</span>
<a name="l04589"></a>04589 <span class="comment"> */</span>
<a name="l04590"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html">04590</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html" title="cvmx_bgx::_gmp_gmi_tx::_int">cvmx_bgxx_gmp_gmi_txx_int</a> {
<a name="l04591"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#ac4b8b94851bfa7eef51fa55aa64fa6e4">04591</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#ac4b8b94851bfa7eef51fa55aa64fa6e4">u64</a>;
<a name="l04592"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html">04592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html">cvmx_bgxx_gmp_gmi_txx_int_s</a> {
<a name="l04593"></a>04593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04594"></a>04594 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a9a2daa641f3e7a702dfe00bd417f9ee3">reserved_5_63</a>                : 59;
<a name="l04595"></a>04595     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a36abb3722628ee04d251df675a1c47d4">ptp_lost</a>                     : 1;  <span class="comment">/**&lt; A packet with a PTP request was not able to be sent due to XSCOL. */</span>
<a name="l04596"></a>04596     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a64b11f414112d8511a1384eba995c343">late_col</a>                     : 1;  <span class="comment">/**&lt; TX late collision. (SGMII/1000BASE-X half-duplex only) */</span>
<a name="l04597"></a>04597     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#acc7a3e931c5f7afebb030fce94c29044">xsdef</a>                        : 1;  <span class="comment">/**&lt; TX excessive deferral. (SGMII/1000BASE-X half-duplex only) */</span>
<a name="l04598"></a>04598     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a779d3c90c509fc368d762d812a0867c8">xscol</a>                        : 1;  <span class="comment">/**&lt; TX excessive collisions. (SGMII/1000BASE-X half-duplex only) */</span>
<a name="l04599"></a>04599     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#abdbad95fdff5b8e4513eca74cbc73b87">undflw</a>                       : 1;  <span class="comment">/**&lt; TX underflow. */</span>
<a name="l04600"></a>04600 <span class="preprocessor">#else</span>
<a name="l04601"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#abdbad95fdff5b8e4513eca74cbc73b87">04601</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#abdbad95fdff5b8e4513eca74cbc73b87">undflw</a>                       : 1;
<a name="l04602"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a779d3c90c509fc368d762d812a0867c8">04602</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a779d3c90c509fc368d762d812a0867c8">xscol</a>                        : 1;
<a name="l04603"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#acc7a3e931c5f7afebb030fce94c29044">04603</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#acc7a3e931c5f7afebb030fce94c29044">xsdef</a>                        : 1;
<a name="l04604"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a64b11f414112d8511a1384eba995c343">04604</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a64b11f414112d8511a1384eba995c343">late_col</a>                     : 1;
<a name="l04605"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a36abb3722628ee04d251df675a1c47d4">04605</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a36abb3722628ee04d251df675a1c47d4">ptp_lost</a>                     : 1;
<a name="l04606"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a9a2daa641f3e7a702dfe00bd417f9ee3">04606</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html#a9a2daa641f3e7a702dfe00bd417f9ee3">reserved_5_63</a>                : 59;
<a name="l04607"></a>04607 <span class="preprocessor">#endif</span>
<a name="l04608"></a>04608 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#a165d2d6fcece2d84add5ed5dab3bf76c">s</a>;
<a name="l04609"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#aeab7bf3822d84680bbbb724a4f9114e9">04609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html">cvmx_bgxx_gmp_gmi_txx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#aeab7bf3822d84680bbbb724a4f9114e9">cn73xx</a>;
<a name="l04610"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#a5fee88050d6ed35f05749e437f624c19">04610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html">cvmx_bgxx_gmp_gmi_txx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#a5fee88050d6ed35f05749e437f624c19">cn78xx</a>;
<a name="l04611"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#a9cf57923fe195611fdf8086dba73611a">04611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html">cvmx_bgxx_gmp_gmi_txx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#a9cf57923fe195611fdf8086dba73611a">cn78xxp1</a>;
<a name="l04612"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#ab778b476566242a4433f49f5a865e7a0">04612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__int_1_1cvmx__bgxx__gmp__gmi__txx__int__s.html">cvmx_bgxx_gmp_gmi_txx_int_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html#ab778b476566242a4433f49f5a865e7a0">cnf75xx</a>;
<a name="l04613"></a>04613 };
<a name="l04614"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a42d58d6f99d410bef5225468b8ec83a2">04614</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html" title="cvmx_bgx::_gmp_gmi_tx::_int">cvmx_bgxx_gmp_gmi_txx_int</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__int.html" title="cvmx_bgx::_gmp_gmi_tx::_int">cvmx_bgxx_gmp_gmi_txx_int_t</a>;
<a name="l04615"></a>04615 <span class="comment"></span>
<a name="l04616"></a>04616 <span class="comment">/**</span>
<a name="l04617"></a>04617 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_min_pkt</span>
<a name="l04618"></a>04618 <span class="comment"> */</span>
<a name="l04619"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html">04619</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html" title="cvmx_bgx::_gmp_gmi_tx::_min_pkt">cvmx_bgxx_gmp_gmi_txx_min_pkt</a> {
<a name="l04620"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#a413379f99f0fb5eafd667cc67b5d607a">04620</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#a413379f99f0fb5eafd667cc67b5d607a">u64</a>;
<a name="l04621"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html">04621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html">cvmx_bgxx_gmp_gmi_txx_min_pkt_s</a> {
<a name="l04622"></a>04622 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04623"></a>04623 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html#a4f1f66f999ef99449c9d808b9036c551">reserved_8_63</a>                : 56;
<a name="l04624"></a>04624     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html#aa56201de1734fb74498ed2f4fa121e10">min_size</a>                     : 8;  <span class="comment">/**&lt; Minimum frame size in bytes before the FCS is applied.</span>
<a name="l04625"></a>04625 <span class="comment">                                                         Padding is only appended when BGX()_GMP_GMI_TX()_APPEND[PAD] for the corresponding</span>
<a name="l04626"></a>04626 <span class="comment">                                                         LMAC is set.</span>
<a name="l04627"></a>04627 <span class="comment">                                                         In SGMII mode, packets are padded to [MIN_SIZE]+1. The reset value pads to 60 bytes. */</span>
<a name="l04628"></a>04628 <span class="preprocessor">#else</span>
<a name="l04629"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html#aa56201de1734fb74498ed2f4fa121e10">04629</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html#aa56201de1734fb74498ed2f4fa121e10">min_size</a>                     : 8;
<a name="l04630"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html#a4f1f66f999ef99449c9d808b9036c551">04630</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html#a4f1f66f999ef99449c9d808b9036c551">reserved_8_63</a>                : 56;
<a name="l04631"></a>04631 <span class="preprocessor">#endif</span>
<a name="l04632"></a>04632 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#ab5093bd6f76a9bdf087e62b759e481f0">s</a>;
<a name="l04633"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#ab7c885bba6073255829d6a52a3a757f2">04633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html">cvmx_bgxx_gmp_gmi_txx_min_pkt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#ab7c885bba6073255829d6a52a3a757f2">cn73xx</a>;
<a name="l04634"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#aa81caff6c026bc5a913d63dece921909">04634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html">cvmx_bgxx_gmp_gmi_txx_min_pkt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#aa81caff6c026bc5a913d63dece921909">cn78xx</a>;
<a name="l04635"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#a71b22dca537943fa5138531f662240cd">04635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html">cvmx_bgxx_gmp_gmi_txx_min_pkt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#a71b22dca537943fa5138531f662240cd">cn78xxp1</a>;
<a name="l04636"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#a31c18ee734f2987449f33ae53e3106c5">04636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__min__pkt_1_1cvmx__bgxx__gmp__gmi__txx__min__pkt__s.html">cvmx_bgxx_gmp_gmi_txx_min_pkt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html#a31c18ee734f2987449f33ae53e3106c5">cnf75xx</a>;
<a name="l04637"></a>04637 };
<a name="l04638"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7f921642d7151d92faaf219f43b20632">04638</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html" title="cvmx_bgx::_gmp_gmi_tx::_min_pkt">cvmx_bgxx_gmp_gmi_txx_min_pkt</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__min__pkt.html" title="cvmx_bgx::_gmp_gmi_tx::_min_pkt">cvmx_bgxx_gmp_gmi_txx_min_pkt_t</a>;
<a name="l04639"></a>04639 <span class="comment"></span>
<a name="l04640"></a>04640 <span class="comment">/**</span>
<a name="l04641"></a>04641 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_pause_pkt_interval</span>
<a name="l04642"></a>04642 <span class="comment"> *</span>
<a name="l04643"></a>04643 <span class="comment"> * This register specifies how often PAUSE packets are sent.</span>
<a name="l04644"></a>04644 <span class="comment"> *</span>
<a name="l04645"></a>04645 <span class="comment"> */</span>
<a name="l04646"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html">04646</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_pkt_interval">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval</a> {
<a name="l04647"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a57a3c44cc211d9ffb8da4a426d153283">04647</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a57a3c44cc211d9ffb8da4a426d153283">u64</a>;
<a name="l04648"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html">04648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval_s</a> {
<a name="l04649"></a>04649 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04650"></a>04650 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html#aaa23a3ad1d067a9783ba2cc9964bd936">reserved_16_63</a>               : 48;
<a name="l04651"></a>04651     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html#a58c82d5a239b2ff06e60bbbe6ee01e59">interval</a>                     : 16; <span class="comment">/**&lt; Arbitrate for a 802.3 PAUSE packet every (INTERVAL * 512) bit-times.</span>
<a name="l04652"></a>04652 <span class="comment">                                                         Normally, 0 &lt; INTERVAL &lt; BGX()_GMP_GMI_TX()_PAUSE_PKT_TIME[PTIME].</span>
<a name="l04653"></a>04653 <span class="comment">                                                         INTERVAL = 0 only sends a single PAUSE packet for each backpressure event.</span>
<a name="l04654"></a>04654 <span class="comment">                                                         BGX()_GMP_GMI_TX()_PAUSE_ZERO[SEND] must be 1 when INTERVAL = 0. */</span>
<a name="l04655"></a>04655 <span class="preprocessor">#else</span>
<a name="l04656"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html#a58c82d5a239b2ff06e60bbbe6ee01e59">04656</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html#a58c82d5a239b2ff06e60bbbe6ee01e59">interval</a>                     : 16;
<a name="l04657"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html#aaa23a3ad1d067a9783ba2cc9964bd936">04657</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html#aaa23a3ad1d067a9783ba2cc9964bd936">reserved_16_63</a>               : 48;
<a name="l04658"></a>04658 <span class="preprocessor">#endif</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a2ac9135aa4ae44346200a5d75ab628be">s</a>;
<a name="l04660"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a2a538a3994e55eea125d97bdc31b436d">04660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a2a538a3994e55eea125d97bdc31b436d">cn73xx</a>;
<a name="l04661"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#aa43a8f13491bfd01777b3a51f05724b4">04661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#aa43a8f13491bfd01777b3a51f05724b4">cn78xx</a>;
<a name="l04662"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a2f646613f7e183efbbcae79742499ed2">04662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a2f646613f7e183efbbcae79742499ed2">cn78xxp1</a>;
<a name="l04663"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a73b55c0bdc6d9ed379a3ee76f18b98e2">04663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__interval_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__interval__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html#a73b55c0bdc6d9ed379a3ee76f18b98e2">cnf75xx</a>;
<a name="l04664"></a>04664 };
<a name="l04665"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a266a549625fe148d6a2d6416b7bf4d83">04665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_pkt_interval">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__interval.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_pkt_interval">cvmx_bgxx_gmp_gmi_txx_pause_pkt_interval_t</a>;
<a name="l04666"></a>04666 <span class="comment"></span>
<a name="l04667"></a>04667 <span class="comment">/**</span>
<a name="l04668"></a>04668 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_pause_pkt_time</span>
<a name="l04669"></a>04669 <span class="comment"> */</span>
<a name="l04670"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html">04670</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_pkt_time">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time</a> {
<a name="l04671"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#ac3bc5a4aff979fa193e73539ae62731a">04671</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#ac3bc5a4aff979fa193e73539ae62731a">u64</a>;
<a name="l04672"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html">04672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time_s</a> {
<a name="l04673"></a>04673 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04674"></a>04674 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html#ae4285670f4e9c7b787ce493526c7a55a">reserved_16_63</a>               : 48;
<a name="l04675"></a>04675     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html#a2ab353aa23923e6454524e64c6f49bec">ptime</a>                        : 16; <span class="comment">/**&lt; Provides the pause_time field placed in outbound 802.3 PAUSE packets</span>
<a name="l04676"></a>04676 <span class="comment">                                                         in 512 bit-times. Normally, [PTIME] &gt;</span>
<a name="l04677"></a>04677 <span class="comment">                                                         BGX()_GMP_GMI_TX()_PAUSE_PKT_INTERVAL[INTERVAL]. For programming information see</span>
<a name="l04678"></a>04678 <span class="comment">                                                         BGX()_GMP_GMI_TX()_PAUSE_PKT_INTERVAL. */</span>
<a name="l04679"></a>04679 <span class="preprocessor">#else</span>
<a name="l04680"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html#a2ab353aa23923e6454524e64c6f49bec">04680</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html#a2ab353aa23923e6454524e64c6f49bec">ptime</a>                        : 16;
<a name="l04681"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html#ae4285670f4e9c7b787ce493526c7a55a">04681</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html#ae4285670f4e9c7b787ce493526c7a55a">reserved_16_63</a>               : 48;
<a name="l04682"></a>04682 <span class="preprocessor">#endif</span>
<a name="l04683"></a>04683 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a4d25f4e654bdb7bd45082354b2cd2757">s</a>;
<a name="l04684"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#aee6764390a13db3edd29ec425a285889">04684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#aee6764390a13db3edd29ec425a285889">cn73xx</a>;
<a name="l04685"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a8fffd269644f9def453d62094accef52">04685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a8fffd269644f9def453d62094accef52">cn78xx</a>;
<a name="l04686"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a4e50918c8424e3a40f4982b29e33c78d">04686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a4e50918c8424e3a40f4982b29e33c78d">cn78xxp1</a>;
<a name="l04687"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a6a01219c8115c1f741ccba25b568f6ca">04687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__pkt__time_1_1cvmx__bgxx__gmp__gmi__txx__pause__pkt__time__s.html">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html#a6a01219c8115c1f741ccba25b568f6ca">cnf75xx</a>;
<a name="l04688"></a>04688 };
<a name="l04689"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8f67a515cb508a902cf188c682f1ed84">04689</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_pkt_time">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__pkt__time.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_pkt_time">cvmx_bgxx_gmp_gmi_txx_pause_pkt_time_t</a>;
<a name="l04690"></a>04690 <span class="comment"></span>
<a name="l04691"></a>04691 <span class="comment">/**</span>
<a name="l04692"></a>04692 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_pause_togo</span>
<a name="l04693"></a>04693 <span class="comment"> */</span>
<a name="l04694"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html">04694</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_togo">cvmx_bgxx_gmp_gmi_txx_pause_togo</a> {
<a name="l04695"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#a6d57b6b1877a6d7c3b4fd1538e3d18d3">04695</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#a6d57b6b1877a6d7c3b4fd1538e3d18d3">u64</a>;
<a name="l04696"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html">04696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html">cvmx_bgxx_gmp_gmi_txx_pause_togo_s</a> {
<a name="l04697"></a>04697 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04698"></a>04698 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html#a0251fe041341cc83e1c8538fa6c28b18">reserved_16_63</a>               : 48;
<a name="l04699"></a>04699     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html#aa89d1f28aede7e280860efb36003b0f3">ptime</a>                        : 16; <span class="comment">/**&lt; Amount of time remaining to backpressure, from the standard 802.3 PAUSE timer. */</span>
<a name="l04700"></a>04700 <span class="preprocessor">#else</span>
<a name="l04701"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html#aa89d1f28aede7e280860efb36003b0f3">04701</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html#aa89d1f28aede7e280860efb36003b0f3">ptime</a>                        : 16;
<a name="l04702"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html#a0251fe041341cc83e1c8538fa6c28b18">04702</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html#a0251fe041341cc83e1c8538fa6c28b18">reserved_16_63</a>               : 48;
<a name="l04703"></a>04703 <span class="preprocessor">#endif</span>
<a name="l04704"></a>04704 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#a4e1d963c8811b70657690023bb08ed48">s</a>;
<a name="l04705"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#af3484482763360226695a24419084a68">04705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html">cvmx_bgxx_gmp_gmi_txx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#af3484482763360226695a24419084a68">cn73xx</a>;
<a name="l04706"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#a96ce1467f078a4ea72a2947758856cbb">04706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html">cvmx_bgxx_gmp_gmi_txx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#a96ce1467f078a4ea72a2947758856cbb">cn78xx</a>;
<a name="l04707"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#ab8ade6f180d58cbc0c5ba12b643a42f4">04707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html">cvmx_bgxx_gmp_gmi_txx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#ab8ade6f180d58cbc0c5ba12b643a42f4">cn78xxp1</a>;
<a name="l04708"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#aa9830012bf67b86571d6d1658f888a96">04708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__togo_1_1cvmx__bgxx__gmp__gmi__txx__pause__togo__s.html">cvmx_bgxx_gmp_gmi_txx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html#aa9830012bf67b86571d6d1658f888a96">cnf75xx</a>;
<a name="l04709"></a>04709 };
<a name="l04710"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a92c59b16a7238218770e39e6e45b5fd0">04710</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_togo">cvmx_bgxx_gmp_gmi_txx_pause_togo</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__togo.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_togo">cvmx_bgxx_gmp_gmi_txx_pause_togo_t</a>;
<a name="l04711"></a>04711 <span class="comment"></span>
<a name="l04712"></a>04712 <span class="comment">/**</span>
<a name="l04713"></a>04713 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_pause_zero</span>
<a name="l04714"></a>04714 <span class="comment"> */</span>
<a name="l04715"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html">04715</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_zero">cvmx_bgxx_gmp_gmi_txx_pause_zero</a> {
<a name="l04716"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#afb6be64ba2b98127d369a1a5cb7ddca1">04716</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#afb6be64ba2b98127d369a1a5cb7ddca1">u64</a>;
<a name="l04717"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html">04717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html">cvmx_bgxx_gmp_gmi_txx_pause_zero_s</a> {
<a name="l04718"></a>04718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04719"></a>04719 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html#ad2feae30ad48dd62fa870db2766deaa0">reserved_1_63</a>                : 63;
<a name="l04720"></a>04720     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html#ac591b32411641bc2567f8fea75ea907f">send</a>                         : 1;  <span class="comment">/**&lt; Send PAUSE-zero enable.When this bit is set, and the backpressure condition is clear, it</span>
<a name="l04721"></a>04721 <span class="comment">                                                         allows sending a PAUSE packet with pause_time of 0 to enable the channel. */</span>
<a name="l04722"></a>04722 <span class="preprocessor">#else</span>
<a name="l04723"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html#ac591b32411641bc2567f8fea75ea907f">04723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html#ac591b32411641bc2567f8fea75ea907f">send</a>                         : 1;
<a name="l04724"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html#ad2feae30ad48dd62fa870db2766deaa0">04724</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html#ad2feae30ad48dd62fa870db2766deaa0">reserved_1_63</a>                : 63;
<a name="l04725"></a>04725 <span class="preprocessor">#endif</span>
<a name="l04726"></a>04726 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#a57ae571847873152541a5aaa11e5ecdf">s</a>;
<a name="l04727"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#a8d742ecebd2fd92fd0c3220d5f929541">04727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html">cvmx_bgxx_gmp_gmi_txx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#a8d742ecebd2fd92fd0c3220d5f929541">cn73xx</a>;
<a name="l04728"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#af814580a29d008ad6864de3e3cc5d5dc">04728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html">cvmx_bgxx_gmp_gmi_txx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#af814580a29d008ad6864de3e3cc5d5dc">cn78xx</a>;
<a name="l04729"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#af7969d3eb3c8ed8f964f28db513f05a2">04729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html">cvmx_bgxx_gmp_gmi_txx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#af7969d3eb3c8ed8f964f28db513f05a2">cn78xxp1</a>;
<a name="l04730"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#ad407e1ff8b56d26f00fe960b98e87aa4">04730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__pause__zero_1_1cvmx__bgxx__gmp__gmi__txx__pause__zero__s.html">cvmx_bgxx_gmp_gmi_txx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html#ad407e1ff8b56d26f00fe960b98e87aa4">cnf75xx</a>;
<a name="l04731"></a>04731 };
<a name="l04732"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a82c0ce9c17eda8ab5e0822931b0e828f">04732</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_zero">cvmx_bgxx_gmp_gmi_txx_pause_zero</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__pause__zero.html" title="cvmx_bgx::_gmp_gmi_tx::_pause_zero">cvmx_bgxx_gmp_gmi_txx_pause_zero_t</a>;
<a name="l04733"></a>04733 <span class="comment"></span>
<a name="l04734"></a>04734 <span class="comment">/**</span>
<a name="l04735"></a>04735 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_sgmii_ctl</span>
<a name="l04736"></a>04736 <span class="comment"> */</span>
<a name="l04737"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html">04737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html" title="cvmx_bgx::_gmp_gmi_tx::_sgmii_ctl">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl</a> {
<a name="l04738"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a555325be529bae6c7b165033593fc151">04738</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a555325be529bae6c7b165033593fc151">u64</a>;
<a name="l04739"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html">04739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl_s</a> {
<a name="l04740"></a>04740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04741"></a>04741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html#a7d19f329540ea767756d7b8805093421">reserved_1_63</a>                : 63;
<a name="l04742"></a>04742     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html#a87167d92c8998f646bbf10dc03584743">align</a>                        : 1;  <span class="comment">/**&lt; Align the transmission to even cycles: (SGMII/1000BASE-X half-duplex only)</span>
<a name="l04743"></a>04743 <span class="comment">                                                         Recommended value is: ALIGN = !BGX()_GMP_GMI_TX()_APPEND[PREAMBLE].</span>
<a name="l04744"></a>04744 <span class="comment">                                                         (See Transmit Conversion to Code groups, Transmit Conversion to Code Groups for a complete</span>
<a name="l04745"></a>04745 <span class="comment">                                                         discussion.)</span>
<a name="l04746"></a>04746 <span class="comment">                                                         _ 0 = Data can be sent on any cycle. In this mode, the interface functions at maximum</span>
<a name="l04747"></a>04747 <span class="comment">                                                         bandwidth. It is possible for the TX PCS machine to drop the first byte of the TX frame.</span>
<a name="l04748"></a>04748 <span class="comment">                                                         When BGX()_GMP_GMI_TX()_APPEND[PREAMBLE] is set, the first byte is a preamble</span>
<a name="l04749"></a>04749 <span class="comment">                                                         byte, which can be dropped to compensate for an extended IPG.</span>
<a name="l04750"></a>04750 <span class="comment">                                                         _ 1 = Data is only sent on even cycles. In this mode, there can be bandwidth implications</span>
<a name="l04751"></a>04751 <span class="comment">                                                         when sending odd-byte packets as the IPG can extend an extra cycle. There will be no loss</span>
<a name="l04752"></a>04752 <span class="comment">                                                         of data. */</span>
<a name="l04753"></a>04753 <span class="preprocessor">#else</span>
<a name="l04754"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html#a87167d92c8998f646bbf10dc03584743">04754</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html#a87167d92c8998f646bbf10dc03584743">align</a>                        : 1;
<a name="l04755"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html#a7d19f329540ea767756d7b8805093421">04755</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html#a7d19f329540ea767756d7b8805093421">reserved_1_63</a>                : 63;
<a name="l04756"></a>04756 <span class="preprocessor">#endif</span>
<a name="l04757"></a>04757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a05b883f479e23dcef2c586c926638e26">s</a>;
<a name="l04758"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#ac05186cd4a8c552c29dc9dff9fbb5f1e">04758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#ac05186cd4a8c552c29dc9dff9fbb5f1e">cn73xx</a>;
<a name="l04759"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#ae80ad314ced55829acfc7475d325a73a">04759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#ae80ad314ced55829acfc7475d325a73a">cn78xx</a>;
<a name="l04760"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a61881b4b51aa5e16450e01168b56d99c">04760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a61881b4b51aa5e16450e01168b56d99c">cn78xxp1</a>;
<a name="l04761"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a871041e70cac6fbb44419ffac2895914">04761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__sgmii__ctl_1_1cvmx__bgxx__gmp__gmi__txx__sgmii__ctl__s.html">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html#a871041e70cac6fbb44419ffac2895914">cnf75xx</a>;
<a name="l04762"></a>04762 };
<a name="l04763"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aff47662db7059b2aea19a6542bfde13c">04763</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html" title="cvmx_bgx::_gmp_gmi_tx::_sgmii_ctl">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__sgmii__ctl.html" title="cvmx_bgx::_gmp_gmi_tx::_sgmii_ctl">cvmx_bgxx_gmp_gmi_txx_sgmii_ctl_t</a>;
<a name="l04764"></a>04764 <span class="comment"></span>
<a name="l04765"></a>04765 <span class="comment">/**</span>
<a name="l04766"></a>04766 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_slot</span>
<a name="l04767"></a>04767 <span class="comment"> */</span>
<a name="l04768"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html">04768</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html" title="cvmx_bgx::_gmp_gmi_tx::_slot">cvmx_bgxx_gmp_gmi_txx_slot</a> {
<a name="l04769"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#a1d0f43aa2c039f895485b8b0b4ad7255">04769</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#a1d0f43aa2c039f895485b8b0b4ad7255">u64</a>;
<a name="l04770"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html">04770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html">cvmx_bgxx_gmp_gmi_txx_slot_s</a> {
<a name="l04771"></a>04771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html#a6586c81b3a6b5b5f5a5a8ab3d593d6a4">reserved_10_63</a>               : 54;
<a name="l04773"></a>04773     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html#a53df53ad4ce5d4c57e318fb366b21431">slot</a>                         : 10; <span class="comment">/**&lt; Slottime (refer to Std 802.3 to set correctly):</span>
<a name="l04774"></a>04774 <span class="comment">                                                         10/100 Mbs: Set SLOT to 0x40.</span>
<a name="l04775"></a>04775 <span class="comment">                                                         1000 Mbs: Set SLOT to 0x200.</span>
<a name="l04776"></a>04776 <span class="comment">                                                         SGMII/1000Base-X only. */</span>
<a name="l04777"></a>04777 <span class="preprocessor">#else</span>
<a name="l04778"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html#a53df53ad4ce5d4c57e318fb366b21431">04778</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html#a53df53ad4ce5d4c57e318fb366b21431">slot</a>                         : 10;
<a name="l04779"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html#a6586c81b3a6b5b5f5a5a8ab3d593d6a4">04779</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html#a6586c81b3a6b5b5f5a5a8ab3d593d6a4">reserved_10_63</a>               : 54;
<a name="l04780"></a>04780 <span class="preprocessor">#endif</span>
<a name="l04781"></a>04781 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#af0a71134290cdfd53646f19b3d36a533">s</a>;
<a name="l04782"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#abf48158506007c6f6a7579b71644494e">04782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html">cvmx_bgxx_gmp_gmi_txx_slot_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#abf48158506007c6f6a7579b71644494e">cn73xx</a>;
<a name="l04783"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#ac09a4a917e4c7bd86768092c241cb5d1">04783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html">cvmx_bgxx_gmp_gmi_txx_slot_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#ac09a4a917e4c7bd86768092c241cb5d1">cn78xx</a>;
<a name="l04784"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#a20a473482e2a7204da682f8d84391e2b">04784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html">cvmx_bgxx_gmp_gmi_txx_slot_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#a20a473482e2a7204da682f8d84391e2b">cn78xxp1</a>;
<a name="l04785"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#a98bdfd8e74b7a932be0ae64a2700f0d8">04785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__slot_1_1cvmx__bgxx__gmp__gmi__txx__slot__s.html">cvmx_bgxx_gmp_gmi_txx_slot_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html#a98bdfd8e74b7a932be0ae64a2700f0d8">cnf75xx</a>;
<a name="l04786"></a>04786 };
<a name="l04787"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7a00668dc172fb84f3572b2c6106f4d3">04787</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html" title="cvmx_bgx::_gmp_gmi_tx::_slot">cvmx_bgxx_gmp_gmi_txx_slot</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__slot.html" title="cvmx_bgx::_gmp_gmi_tx::_slot">cvmx_bgxx_gmp_gmi_txx_slot_t</a>;
<a name="l04788"></a>04788 <span class="comment"></span>
<a name="l04789"></a>04789 <span class="comment">/**</span>
<a name="l04790"></a>04790 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_soft_pause</span>
<a name="l04791"></a>04791 <span class="comment"> */</span>
<a name="l04792"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html">04792</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html" title="cvmx_bgx::_gmp_gmi_tx::_soft_pause">cvmx_bgxx_gmp_gmi_txx_soft_pause</a> {
<a name="l04793"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#aa6551bbc7163e6e01625a31308de8b68">04793</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#aa6551bbc7163e6e01625a31308de8b68">u64</a>;
<a name="l04794"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html">04794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html">cvmx_bgxx_gmp_gmi_txx_soft_pause_s</a> {
<a name="l04795"></a>04795 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04796"></a>04796 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html#a27ed44f0c4223238d1397c5dd78d7233">reserved_16_63</a>               : 48;
<a name="l04797"></a>04797     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html#a00a631c5afc5f41d75a7cd5c45adbd9d">ptime</a>                        : 16; <span class="comment">/**&lt; Back off the TX bus for ([PTIME] * 512) bit-times. */</span>
<a name="l04798"></a>04798 <span class="preprocessor">#else</span>
<a name="l04799"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html#a00a631c5afc5f41d75a7cd5c45adbd9d">04799</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html#a00a631c5afc5f41d75a7cd5c45adbd9d">ptime</a>                        : 16;
<a name="l04800"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html#a27ed44f0c4223238d1397c5dd78d7233">04800</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html#a27ed44f0c4223238d1397c5dd78d7233">reserved_16_63</a>               : 48;
<a name="l04801"></a>04801 <span class="preprocessor">#endif</span>
<a name="l04802"></a>04802 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a684ae40211bcfd2b770fcca371ae1eff">s</a>;
<a name="l04803"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a46fb525420e3e57dd6122744c56ab039">04803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html">cvmx_bgxx_gmp_gmi_txx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a46fb525420e3e57dd6122744c56ab039">cn73xx</a>;
<a name="l04804"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#aee69d5799ac200b78635d236ade68406">04804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html">cvmx_bgxx_gmp_gmi_txx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#aee69d5799ac200b78635d236ade68406">cn78xx</a>;
<a name="l04805"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a9544fe6358aa9ab501db59064ee6596e">04805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html">cvmx_bgxx_gmp_gmi_txx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a9544fe6358aa9ab501db59064ee6596e">cn78xxp1</a>;
<a name="l04806"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a868312db9426be4486da25484f79ca73">04806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__soft__pause_1_1cvmx__bgxx__gmp__gmi__txx__soft__pause__s.html">cvmx_bgxx_gmp_gmi_txx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html#a868312db9426be4486da25484f79ca73">cnf75xx</a>;
<a name="l04807"></a>04807 };
<a name="l04808"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a56dd22f735997dd07c753c790776d008">04808</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html" title="cvmx_bgx::_gmp_gmi_tx::_soft_pause">cvmx_bgxx_gmp_gmi_txx_soft_pause</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__soft__pause.html" title="cvmx_bgx::_gmp_gmi_tx::_soft_pause">cvmx_bgxx_gmp_gmi_txx_soft_pause_t</a>;
<a name="l04809"></a>04809 <span class="comment"></span>
<a name="l04810"></a>04810 <span class="comment">/**</span>
<a name="l04811"></a>04811 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx#_thresh</span>
<a name="l04812"></a>04812 <span class="comment"> */</span>
<a name="l04813"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html">04813</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html" title="cvmx_bgx::_gmp_gmi_tx::_thresh">cvmx_bgxx_gmp_gmi_txx_thresh</a> {
<a name="l04814"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#ae36fdec9f6a480ab71769ab3622b1da9">04814</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#ae36fdec9f6a480ab71769ab3622b1da9">u64</a>;
<a name="l04815"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html">04815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html">cvmx_bgxx_gmp_gmi_txx_thresh_s</a> {
<a name="l04816"></a>04816 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04817"></a>04817 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html#ab1f880aa534578c7db2f0dfcb9247b8a">reserved_11_63</a>               : 53;
<a name="l04818"></a>04818     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html#afc4209b312f2eefe1e5ce528797f83e6">cnt</a>                          : 11; <span class="comment">/**&lt; Number of 128-bit words to accumulate in the TX FIFO before sending on the packet</span>
<a name="l04819"></a>04819 <span class="comment">                                                         interface. This field should be large enough to prevent underflow on the packet interface</span>
<a name="l04820"></a>04820 <span class="comment">                                                         and must never be set to 0x0.</span>
<a name="l04821"></a>04821 <span class="comment">                                                         In all modes, this register cannot exceed the TX FIFO depth configured by</span>
<a name="l04822"></a>04822 <span class="comment">                                                         BGX()_CMR_TX_LMACS[LMACS].</span>
<a name="l04823"></a>04823 <span class="comment">                                                         Additionally, cannot exceed corresponding PKO_MCI1_MAX_CRED()[MAX_CRED_LIM] - 9. */</span>
<a name="l04824"></a>04824 <span class="preprocessor">#else</span>
<a name="l04825"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html#afc4209b312f2eefe1e5ce528797f83e6">04825</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html#afc4209b312f2eefe1e5ce528797f83e6">cnt</a>                          : 11;
<a name="l04826"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html#ab1f880aa534578c7db2f0dfcb9247b8a">04826</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html#ab1f880aa534578c7db2f0dfcb9247b8a">reserved_11_63</a>               : 53;
<a name="l04827"></a>04827 <span class="preprocessor">#endif</span>
<a name="l04828"></a>04828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a159ebcf6418f54f637343c71e3f62088">s</a>;
<a name="l04829"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#af749af6c70273feae91c4fc35b4db79f">04829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html">cvmx_bgxx_gmp_gmi_txx_thresh_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#af749af6c70273feae91c4fc35b4db79f">cn73xx</a>;
<a name="l04830"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a8294985f3d11348d3b0e686aaeffe015">04830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html">cvmx_bgxx_gmp_gmi_txx_thresh_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a8294985f3d11348d3b0e686aaeffe015">cn78xx</a>;
<a name="l04831"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a68378a7f0526fc83f435e9f6ee802b72">04831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html">cvmx_bgxx_gmp_gmi_txx_thresh_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a68378a7f0526fc83f435e9f6ee802b72">cn78xxp1</a>;
<a name="l04832"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a02758222c682c4565857c564f92abbd6">04832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__txx__thresh_1_1cvmx__bgxx__gmp__gmi__txx__thresh__s.html">cvmx_bgxx_gmp_gmi_txx_thresh_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html#a02758222c682c4565857c564f92abbd6">cnf75xx</a>;
<a name="l04833"></a>04833 };
<a name="l04834"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a66d72390518661a69daf69ed5501cad8">04834</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html" title="cvmx_bgx::_gmp_gmi_tx::_thresh">cvmx_bgxx_gmp_gmi_txx_thresh</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__txx__thresh.html" title="cvmx_bgx::_gmp_gmi_tx::_thresh">cvmx_bgxx_gmp_gmi_txx_thresh_t</a>;
<a name="l04835"></a>04835 <span class="comment"></span>
<a name="l04836"></a>04836 <span class="comment">/**</span>
<a name="l04837"></a>04837 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx_col_attempt</span>
<a name="l04838"></a>04838 <span class="comment"> */</span>
<a name="l04839"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html">04839</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html" title="cvmx_bgx::_gmp_gmi_tx_col_attempt">cvmx_bgxx_gmp_gmi_tx_col_attempt</a> {
<a name="l04840"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#a4981326d2ca5f5a9067ffa66b3a528e4">04840</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#a4981326d2ca5f5a9067ffa66b3a528e4">u64</a>;
<a name="l04841"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html">04841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html">cvmx_bgxx_gmp_gmi_tx_col_attempt_s</a> {
<a name="l04842"></a>04842 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04843"></a>04843 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html#a3dd9acf5524fa88dc415729a947d09d3">reserved_5_63</a>                : 59;
<a name="l04844"></a>04844     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html#aebcc76a9b9148e85e63c5d45387167f4">limit</a>                        : 5;  <span class="comment">/**&lt; Number of collision attempts allowed. (SGMII/1000BASE-X half-duplex only.) */</span>
<a name="l04845"></a>04845 <span class="preprocessor">#else</span>
<a name="l04846"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html#aebcc76a9b9148e85e63c5d45387167f4">04846</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html#aebcc76a9b9148e85e63c5d45387167f4">limit</a>                        : 5;
<a name="l04847"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html#a3dd9acf5524fa88dc415729a947d09d3">04847</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html#a3dd9acf5524fa88dc415729a947d09d3">reserved_5_63</a>                : 59;
<a name="l04848"></a>04848 <span class="preprocessor">#endif</span>
<a name="l04849"></a>04849 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#abce02c51442b98d7d02992229442aad0">s</a>;
<a name="l04850"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#af7a12b20f75e3bf709038671d0902b6e">04850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html">cvmx_bgxx_gmp_gmi_tx_col_attempt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#af7a12b20f75e3bf709038671d0902b6e">cn73xx</a>;
<a name="l04851"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#ab9422b6bebafcf8b59f27b1a5b1346da">04851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html">cvmx_bgxx_gmp_gmi_tx_col_attempt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#ab9422b6bebafcf8b59f27b1a5b1346da">cn78xx</a>;
<a name="l04852"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#ac6e62798930c68926e9702d96f26e207">04852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html">cvmx_bgxx_gmp_gmi_tx_col_attempt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#ac6e62798930c68926e9702d96f26e207">cn78xxp1</a>;
<a name="l04853"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#aa9f7a3a92d73066da113c1d1c2a40652">04853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__col__attempt_1_1cvmx__bgxx__gmp__gmi__tx__col__attempt__s.html">cvmx_bgxx_gmp_gmi_tx_col_attempt_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html#aa9f7a3a92d73066da113c1d1c2a40652">cnf75xx</a>;
<a name="l04854"></a>04854 };
<a name="l04855"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0f49bc57c8a2945c2876b25af90a55b9">04855</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html" title="cvmx_bgx::_gmp_gmi_tx_col_attempt">cvmx_bgxx_gmp_gmi_tx_col_attempt</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__col__attempt.html" title="cvmx_bgx::_gmp_gmi_tx_col_attempt">cvmx_bgxx_gmp_gmi_tx_col_attempt_t</a>;
<a name="l04856"></a>04856 <span class="comment"></span>
<a name="l04857"></a>04857 <span class="comment">/**</span>
<a name="l04858"></a>04858 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx_ifg</span>
<a name="l04859"></a>04859 <span class="comment"> *</span>
<a name="l04860"></a>04860 <span class="comment"> * Consider the following when programming IFG1 and IFG2:</span>
<a name="l04861"></a>04861 <span class="comment"> * * For 10/100/1000 Mb/s half-duplex systems that require IEEE 802.3 compatibility, IFG1 must be</span>
<a name="l04862"></a>04862 <span class="comment"> * in the range of 1-8, IFG2 must be in the range of 4-12, and the IFG1 + IFG2 sum must be 12.</span>
<a name="l04863"></a>04863 <span class="comment"> * * For 10/100/1000 Mb/s full-duplex systems that require IEEE 802.3 compatibility, IFG1 must be</span>
<a name="l04864"></a>04864 <span class="comment"> * in the range of 1-11, IFG2 must be in the range of 1-11, and the IFG1 + IFG2 sum must be 12.</span>
<a name="l04865"></a>04865 <span class="comment"> * For all other systems, IFG1 and IFG2 can be any value in the range of 1-15, allowing for a</span>
<a name="l04866"></a>04866 <span class="comment"> * total possible IFG sum of 2-30.</span>
<a name="l04867"></a>04867 <span class="comment"> */</span>
<a name="l04868"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html">04868</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html" title="cvmx_bgx::_gmp_gmi_tx_ifg">cvmx_bgxx_gmp_gmi_tx_ifg</a> {
<a name="l04869"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#a667af30ea51be1ef20d6d033bb74d936">04869</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#a667af30ea51be1ef20d6d033bb74d936">u64</a>;
<a name="l04870"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html">04870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html">cvmx_bgxx_gmp_gmi_tx_ifg_s</a> {
<a name="l04871"></a>04871 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04872"></a>04872 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#ad648839d413f159f97e30f3d5bbef80a">reserved_8_63</a>                : 56;
<a name="l04873"></a>04873     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#a8361e881934c5e7bda0da51220ebcc6c">ifg2</a>                         : 4;  <span class="comment">/**&lt; Remainder of interFrameGap timing, equal to interFrameGap - IFG1 (in IFG2 * 8 bits). If</span>
<a name="l04874"></a>04874 <span class="comment">                                                         CRS is detected during IFG2, the interFrameSpacing timer is not reset and a frame is</span>
<a name="l04875"></a>04875 <span class="comment">                                                         transmitted once the timer expires. */</span>
<a name="l04876"></a>04876     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#ac104c29d3168630ea2af6cb3977a3f13">ifg1</a>                         : 4;  <span class="comment">/**&lt; First portion of interFrameGap timing, in the range of 0 to 2/3 (in IFG2 * 8 bits). If CRS</span>
<a name="l04877"></a>04877 <span class="comment">                                                         is detected during IFG1, the interFrameSpacing timer is reset and a frame is not</span>
<a name="l04878"></a>04878 <span class="comment">                                                         transmitted. */</span>
<a name="l04879"></a>04879 <span class="preprocessor">#else</span>
<a name="l04880"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#ac104c29d3168630ea2af6cb3977a3f13">04880</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#ac104c29d3168630ea2af6cb3977a3f13">ifg1</a>                         : 4;
<a name="l04881"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#a8361e881934c5e7bda0da51220ebcc6c">04881</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#a8361e881934c5e7bda0da51220ebcc6c">ifg2</a>                         : 4;
<a name="l04882"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#ad648839d413f159f97e30f3d5bbef80a">04882</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html#ad648839d413f159f97e30f3d5bbef80a">reserved_8_63</a>                : 56;
<a name="l04883"></a>04883 <span class="preprocessor">#endif</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#a0266c21bbe7c6db4f2877a86ebbc5b14">s</a>;
<a name="l04885"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#a4fe82829355e46eb4c35d37f15c5f89c">04885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html">cvmx_bgxx_gmp_gmi_tx_ifg_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#a4fe82829355e46eb4c35d37f15c5f89c">cn73xx</a>;
<a name="l04886"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#ac03cd72b5b2a439cc7b33d483b2288db">04886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html">cvmx_bgxx_gmp_gmi_tx_ifg_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#ac03cd72b5b2a439cc7b33d483b2288db">cn78xx</a>;
<a name="l04887"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#afb24a36979df86b8e11a1ddb130a26dd">04887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html">cvmx_bgxx_gmp_gmi_tx_ifg_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#afb24a36979df86b8e11a1ddb130a26dd">cn78xxp1</a>;
<a name="l04888"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#aeb719ccc7fcfe541f1f3a9ac0ea3933f">04888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__ifg_1_1cvmx__bgxx__gmp__gmi__tx__ifg__s.html">cvmx_bgxx_gmp_gmi_tx_ifg_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html#aeb719ccc7fcfe541f1f3a9ac0ea3933f">cnf75xx</a>;
<a name="l04889"></a>04889 };
<a name="l04890"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9d99dc7ba8b5ab5092858b1fcbb12d63">04890</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html" title="cvmx_bgx::_gmp_gmi_tx_ifg">cvmx_bgxx_gmp_gmi_tx_ifg</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__ifg.html" title="cvmx_bgx::_gmp_gmi_tx_ifg">cvmx_bgxx_gmp_gmi_tx_ifg_t</a>;
<a name="l04891"></a>04891 <span class="comment"></span>
<a name="l04892"></a>04892 <span class="comment">/**</span>
<a name="l04893"></a>04893 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx_jam</span>
<a name="l04894"></a>04894 <span class="comment"> *</span>
<a name="l04895"></a>04895 <span class="comment"> * This register provides the pattern used in JAM bytes.</span>
<a name="l04896"></a>04896 <span class="comment"> *</span>
<a name="l04897"></a>04897 <span class="comment"> */</span>
<a name="l04898"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html">04898</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html" title="cvmx_bgx::_gmp_gmi_tx_jam">cvmx_bgxx_gmp_gmi_tx_jam</a> {
<a name="l04899"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#a57ce468ec9c5b84806d0410feccdc614">04899</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#a57ce468ec9c5b84806d0410feccdc614">u64</a>;
<a name="l04900"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html">04900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html">cvmx_bgxx_gmp_gmi_tx_jam_s</a> {
<a name="l04901"></a>04901 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html#a077f0c6b15a303e8e50b2565218d4de1">reserved_8_63</a>                : 56;
<a name="l04903"></a>04903     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html#aabeafd359ba059de28a743544e7f39da">jam</a>                          : 8;  <span class="comment">/**&lt; JAM pattern. (SGMII/1000BASE-X half-duplex only.) */</span>
<a name="l04904"></a>04904 <span class="preprocessor">#else</span>
<a name="l04905"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html#aabeafd359ba059de28a743544e7f39da">04905</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html#aabeafd359ba059de28a743544e7f39da">jam</a>                          : 8;
<a name="l04906"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html#a077f0c6b15a303e8e50b2565218d4de1">04906</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html#a077f0c6b15a303e8e50b2565218d4de1">reserved_8_63</a>                : 56;
<a name="l04907"></a>04907 <span class="preprocessor">#endif</span>
<a name="l04908"></a>04908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#af26ef10e226e6d1bb916612394fb714b">s</a>;
<a name="l04909"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#aa1400179c8bf174ac3129792938c472a">04909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html">cvmx_bgxx_gmp_gmi_tx_jam_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#aa1400179c8bf174ac3129792938c472a">cn73xx</a>;
<a name="l04910"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#a226e91883e41889252a18abaf550f383">04910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html">cvmx_bgxx_gmp_gmi_tx_jam_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#a226e91883e41889252a18abaf550f383">cn78xx</a>;
<a name="l04911"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#ab590e6e4310bf514f349b13fa4c6593e">04911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html">cvmx_bgxx_gmp_gmi_tx_jam_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#ab590e6e4310bf514f349b13fa4c6593e">cn78xxp1</a>;
<a name="l04912"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#acd587a48085c52540e4c1369876a9b4b">04912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__jam_1_1cvmx__bgxx__gmp__gmi__tx__jam__s.html">cvmx_bgxx_gmp_gmi_tx_jam_s</a>     <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html#acd587a48085c52540e4c1369876a9b4b">cnf75xx</a>;
<a name="l04913"></a>04913 };
<a name="l04914"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5e83d386b0d899e1a1206e8c0ea676c7">04914</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html" title="cvmx_bgx::_gmp_gmi_tx_jam">cvmx_bgxx_gmp_gmi_tx_jam</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__jam.html" title="cvmx_bgx::_gmp_gmi_tx_jam">cvmx_bgxx_gmp_gmi_tx_jam_t</a>;
<a name="l04915"></a>04915 <span class="comment"></span>
<a name="l04916"></a>04916 <span class="comment">/**</span>
<a name="l04917"></a>04917 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx_lfsr</span>
<a name="l04918"></a>04918 <span class="comment"> *</span>
<a name="l04919"></a>04919 <span class="comment"> * This register shows the contents of the linear feedback shift register (LFSR), which is used</span>
<a name="l04920"></a>04920 <span class="comment"> * to implement truncated binary exponential backoff.</span>
<a name="l04921"></a>04921 <span class="comment"> */</span>
<a name="l04922"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html">04922</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html" title="cvmx_bgx::_gmp_gmi_tx_lfsr">cvmx_bgxx_gmp_gmi_tx_lfsr</a> {
<a name="l04923"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#ad351540237c48e0ff6dffe78dd25f53c">04923</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#ad351540237c48e0ff6dffe78dd25f53c">u64</a>;
<a name="l04924"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html">04924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html">cvmx_bgxx_gmp_gmi_tx_lfsr_s</a> {
<a name="l04925"></a>04925 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04926"></a>04926 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html#aeef1956f053268e4a0959c7ed82790cd">reserved_16_63</a>               : 48;
<a name="l04927"></a>04927     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html#ac0d807334f33b81152333661b048ccbf">lfsr</a>                         : 16; <span class="comment">/**&lt; Contains the current state of the LFSR, which is used to feed random numbers to compute</span>
<a name="l04928"></a>04928 <span class="comment">                                                         truncated binary exponential backoff. (SGMII/1000Base-X half-duplex only.) */</span>
<a name="l04929"></a>04929 <span class="preprocessor">#else</span>
<a name="l04930"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html#ac0d807334f33b81152333661b048ccbf">04930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html#ac0d807334f33b81152333661b048ccbf">lfsr</a>                         : 16;
<a name="l04931"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html#aeef1956f053268e4a0959c7ed82790cd">04931</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html#aeef1956f053268e4a0959c7ed82790cd">reserved_16_63</a>               : 48;
<a name="l04932"></a>04932 <span class="preprocessor">#endif</span>
<a name="l04933"></a>04933 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#a3ca960b305cff191965e7e8dc4c2a89f">s</a>;
<a name="l04934"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#afb0e1e3027ff586c9735cf11deefbc92">04934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html">cvmx_bgxx_gmp_gmi_tx_lfsr_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#afb0e1e3027ff586c9735cf11deefbc92">cn73xx</a>;
<a name="l04935"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#abdefad0e5f33fda64a94d414ac63b3fc">04935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html">cvmx_bgxx_gmp_gmi_tx_lfsr_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#abdefad0e5f33fda64a94d414ac63b3fc">cn78xx</a>;
<a name="l04936"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#a13bad0686751843a711f91060ff7e06b">04936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html">cvmx_bgxx_gmp_gmi_tx_lfsr_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#a13bad0686751843a711f91060ff7e06b">cn78xxp1</a>;
<a name="l04937"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#ae4a8192abb154205f75f7e064b1598f5">04937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__lfsr_1_1cvmx__bgxx__gmp__gmi__tx__lfsr__s.html">cvmx_bgxx_gmp_gmi_tx_lfsr_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html#ae4a8192abb154205f75f7e064b1598f5">cnf75xx</a>;
<a name="l04938"></a>04938 };
<a name="l04939"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab76b74eae8590a3a06fef14e9450d8c0">04939</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html" title="cvmx_bgx::_gmp_gmi_tx_lfsr">cvmx_bgxx_gmp_gmi_tx_lfsr</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__lfsr.html" title="cvmx_bgx::_gmp_gmi_tx_lfsr">cvmx_bgxx_gmp_gmi_tx_lfsr_t</a>;
<a name="l04940"></a>04940 <span class="comment"></span>
<a name="l04941"></a>04941 <span class="comment">/**</span>
<a name="l04942"></a>04942 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx_pause_pkt_dmac</span>
<a name="l04943"></a>04943 <span class="comment"> */</span>
<a name="l04944"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html">04944</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html" title="cvmx_bgx::_gmp_gmi_tx_pause_pkt_dmac">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac</a> {
<a name="l04945"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#a8ab36774f49953195f4703c26146528e">04945</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#a8ab36774f49953195f4703c26146528e">u64</a>;
<a name="l04946"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html">04946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac_s</a> {
<a name="l04947"></a>04947 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04948"></a>04948 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html#ac4424fba8e776e6c8118b7d3ef945385">reserved_48_63</a>               : 16;
<a name="l04949"></a>04949     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html#a554e4d8caa291f1e1fd8f017b0cc7750">dmac</a>                         : 48; <span class="comment">/**&lt; The DMAC field, which is placed is outbound PAUSE packets. */</span>
<a name="l04950"></a>04950 <span class="preprocessor">#else</span>
<a name="l04951"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html#a554e4d8caa291f1e1fd8f017b0cc7750">04951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html#a554e4d8caa291f1e1fd8f017b0cc7750">dmac</a>                         : 48;
<a name="l04952"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html#ac4424fba8e776e6c8118b7d3ef945385">04952</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html#ac4424fba8e776e6c8118b7d3ef945385">reserved_48_63</a>               : 16;
<a name="l04953"></a>04953 <span class="preprocessor">#endif</span>
<a name="l04954"></a>04954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#a56ccaa92bd45937b7d2671114725029d">s</a>;
<a name="l04955"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#aee0e8485f9c12a6482f4857e5e0a2cd6">04955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#aee0e8485f9c12a6482f4857e5e0a2cd6">cn73xx</a>;
<a name="l04956"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#ab6cfb45d7989875d5c6091d4e6d4614d">04956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#ab6cfb45d7989875d5c6091d4e6d4614d">cn78xx</a>;
<a name="l04957"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#afca7d2dd1cfacf1dd0005b0930deb450">04957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#afca7d2dd1cfacf1dd0005b0930deb450">cn78xxp1</a>;
<a name="l04958"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#ac45af59ac24e910672e78362ec5b9eda">04958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html#ac45af59ac24e910672e78362ec5b9eda">cnf75xx</a>;
<a name="l04959"></a>04959 };
<a name="l04960"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3df9006a759aa81dafc58ab2d836e9e4">04960</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html" title="cvmx_bgx::_gmp_gmi_tx_pause_pkt_dmac">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__dmac.html" title="cvmx_bgx::_gmp_gmi_tx_pause_pkt_dmac">cvmx_bgxx_gmp_gmi_tx_pause_pkt_dmac_t</a>;
<a name="l04961"></a>04961 <span class="comment"></span>
<a name="l04962"></a>04962 <span class="comment">/**</span>
<a name="l04963"></a>04963 <span class="comment"> * cvmx_bgx#_gmp_gmi_tx_pause_pkt_type</span>
<a name="l04964"></a>04964 <span class="comment"> *</span>
<a name="l04965"></a>04965 <span class="comment"> * This register provides the PTYPE field that is placed in outbound PAUSE packets.</span>
<a name="l04966"></a>04966 <span class="comment"> *</span>
<a name="l04967"></a>04967 <span class="comment"> */</span>
<a name="l04968"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html">04968</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html" title="cvmx_bgx::_gmp_gmi_tx_pause_pkt_type">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type</a> {
<a name="l04969"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#ad3736587b655bb74c7db701f953b2f90">04969</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#ad3736587b655bb74c7db701f953b2f90">u64</a>;
<a name="l04970"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html">04970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type_s</a> {
<a name="l04971"></a>04971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04972"></a>04972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html#a3e2fbfcb9c43f100836baaab096e3625">reserved_16_63</a>               : 48;
<a name="l04973"></a>04973     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html#a6ab3681a1886c5689062fe55a5bd931e">ptype</a>                        : 16; <span class="comment">/**&lt; The PTYPE field placed in outbound PAUSE packets. */</span>
<a name="l04974"></a>04974 <span class="preprocessor">#else</span>
<a name="l04975"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html#a6ab3681a1886c5689062fe55a5bd931e">04975</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html#a6ab3681a1886c5689062fe55a5bd931e">ptype</a>                        : 16;
<a name="l04976"></a><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html#a3e2fbfcb9c43f100836baaab096e3625">04976</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html#a3e2fbfcb9c43f100836baaab096e3625">reserved_16_63</a>               : 48;
<a name="l04977"></a>04977 <span class="preprocessor">#endif</span>
<a name="l04978"></a>04978 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a19ccd53810702db9ed49637b4ad1bf7f">s</a>;
<a name="l04979"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#ab4b635348b1d577acb9eadb0a84baf30">04979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#ab4b635348b1d577acb9eadb0a84baf30">cn73xx</a>;
<a name="l04980"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a5a7ac4bbdf0e3bcde843e9826b6b5c37">04980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a5a7ac4bbdf0e3bcde843e9826b6b5c37">cn78xx</a>;
<a name="l04981"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a5e1bcaf8c980919852eab74da64f54c7">04981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a5e1bcaf8c980919852eab74da64f54c7">cn78xxp1</a>;
<a name="l04982"></a><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a77a35e6dbf5e77774f0d37ac34670635">04982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__gmi__tx__pause__pkt__type_1_1cvmx__bgxx__gmp__gmi__tx__pause__pkt__type__s.html">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html#a77a35e6dbf5e77774f0d37ac34670635">cnf75xx</a>;
<a name="l04983"></a>04983 };
<a name="l04984"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a53ca073f99fc146c1722baaff2c6d906">04984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html" title="cvmx_bgx::_gmp_gmi_tx_pause_pkt_type">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type</a> <a class="code" href="unioncvmx__bgxx__gmp__gmi__tx__pause__pkt__type.html" title="cvmx_bgx::_gmp_gmi_tx_pause_pkt_type">cvmx_bgxx_gmp_gmi_tx_pause_pkt_type_t</a>;
<a name="l04985"></a>04985 <span class="comment"></span>
<a name="l04986"></a>04986 <span class="comment">/**</span>
<a name="l04987"></a>04987 <span class="comment"> * cvmx_bgx#_gmp_pcs_an#_adv</span>
<a name="l04988"></a>04988 <span class="comment"> */</span>
<a name="l04989"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html">04989</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html" title="cvmx_bgx::_gmp_pcs_an::_adv">cvmx_bgxx_gmp_pcs_anx_adv</a> {
<a name="l04990"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#af94a0c1d525ebd06012691715cbec5d5">04990</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#af94a0c1d525ebd06012691715cbec5d5">u64</a>;
<a name="l04991"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html">04991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html">cvmx_bgxx_gmp_pcs_anx_adv_s</a> {
<a name="l04992"></a>04992 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a4d83e0450db6e9df711c024bda46fd9d">reserved_16_63</a>               : 48;
<a name="l04994"></a>04994     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a54caa548b0675154736fd864e270ba9c">np</a>                           : 1;  <span class="comment">/**&lt; Next page capable. This feature is not supported; this field is always 0. */</span>
<a name="l04995"></a>04995     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#ac8703ea68a071dea968976565bba71aa">reserved_14_14</a>               : 1;
<a name="l04996"></a>04996     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a3f2df662063c25a4c55098fa88c50b10">rem_flt</a>                      : 2;  <span class="comment">/**&lt; Remote fault.</span>
<a name="l04997"></a>04997 <span class="comment">                                                         0x0 = Link OK, XMIT = DATA.</span>
<a name="l04998"></a>04998 <span class="comment">                                                         0x1 = Link failure (loss of sync, XMIT !=DATA).</span>
<a name="l04999"></a>04999 <span class="comment">                                                         0x2 = Local device offline.</span>
<a name="l05000"></a>05000 <span class="comment">                                                         0x3 = Autonegotiation error; failure to complete autonegotiation. AN error is set if</span>
<a name="l05001"></a>05001 <span class="comment">                                                         resolution function precludes operation with link partner. */</span>
<a name="l05002"></a>05002     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#afd3f386636144c4aa99083c79a33009d">reserved_9_11</a>                : 3;
<a name="l05003"></a>05003     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a21241d1405051900ebf59e05ef0e9c4f">pause</a>                        : 2;  <span class="comment">/**&lt; PAUSE frame flow capability across link, exchanged during autonegotiation as follows:</span>
<a name="l05004"></a>05004 <span class="comment">                                                         0x0 = No PAUSE.</span>
<a name="l05005"></a>05005 <span class="comment">                                                         0x1 = Symmetric PAUSE.</span>
<a name="l05006"></a>05006 <span class="comment">                                                         0x2 = Asymmetric PAUSE.</span>
<a name="l05007"></a>05007 <span class="comment">                                                         0x3 = Both symmetric and asymmetric PAUSE to local device. */</span>
<a name="l05008"></a>05008     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a5183aa5b7dd49f85c62462643d7dfd74">hfd</a>                          : 1;  <span class="comment">/**&lt; Half-duplex. When set, local device is half-duplex capable. */</span>
<a name="l05009"></a>05009     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a29662060a783be8cf93fc6a55642ca9c">fd</a>                           : 1;  <span class="comment">/**&lt; Full-duplex. When set, local device is full-duplex capable. */</span>
<a name="l05010"></a>05010     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a03d75759ac4462a2cdd1d019451be4ee">reserved_0_4</a>                 : 5;
<a name="l05011"></a>05011 <span class="preprocessor">#else</span>
<a name="l05012"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a03d75759ac4462a2cdd1d019451be4ee">05012</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a03d75759ac4462a2cdd1d019451be4ee">reserved_0_4</a>                 : 5;
<a name="l05013"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a29662060a783be8cf93fc6a55642ca9c">05013</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a29662060a783be8cf93fc6a55642ca9c">fd</a>                           : 1;
<a name="l05014"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a5183aa5b7dd49f85c62462643d7dfd74">05014</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a5183aa5b7dd49f85c62462643d7dfd74">hfd</a>                          : 1;
<a name="l05015"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a21241d1405051900ebf59e05ef0e9c4f">05015</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a21241d1405051900ebf59e05ef0e9c4f">pause</a>                        : 2;
<a name="l05016"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#afd3f386636144c4aa99083c79a33009d">05016</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#afd3f386636144c4aa99083c79a33009d">reserved_9_11</a>                : 3;
<a name="l05017"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a3f2df662063c25a4c55098fa88c50b10">05017</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a3f2df662063c25a4c55098fa88c50b10">rem_flt</a>                      : 2;
<a name="l05018"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#ac8703ea68a071dea968976565bba71aa">05018</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#ac8703ea68a071dea968976565bba71aa">reserved_14_14</a>               : 1;
<a name="l05019"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a54caa548b0675154736fd864e270ba9c">05019</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a54caa548b0675154736fd864e270ba9c">np</a>                           : 1;
<a name="l05020"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a4d83e0450db6e9df711c024bda46fd9d">05020</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html#a4d83e0450db6e9df711c024bda46fd9d">reserved_16_63</a>               : 48;
<a name="l05021"></a>05021 <span class="preprocessor">#endif</span>
<a name="l05022"></a>05022 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#aea24aaef17a7f76b9245ca92299d68ae">s</a>;
<a name="l05023"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#ae720a9c55c462d892f5a0ce96a975a1b">05023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html">cvmx_bgxx_gmp_pcs_anx_adv_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#ae720a9c55c462d892f5a0ce96a975a1b">cn73xx</a>;
<a name="l05024"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#a4ad8305de54eaa2958ec1edba563177f">05024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html">cvmx_bgxx_gmp_pcs_anx_adv_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#a4ad8305de54eaa2958ec1edba563177f">cn78xx</a>;
<a name="l05025"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#a608dbbd94bac81608ffd8abb61988700">05025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html">cvmx_bgxx_gmp_pcs_anx_adv_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#a608dbbd94bac81608ffd8abb61988700">cn78xxp1</a>;
<a name="l05026"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#ac8c4a9ea013bf21b92785250a1988653">05026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__adv_1_1cvmx__bgxx__gmp__pcs__anx__adv__s.html">cvmx_bgxx_gmp_pcs_anx_adv_s</a>    <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html#ac8c4a9ea013bf21b92785250a1988653">cnf75xx</a>;
<a name="l05027"></a>05027 };
<a name="l05028"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3d1d86489af519191868b892295e636c">05028</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html" title="cvmx_bgx::_gmp_pcs_an::_adv">cvmx_bgxx_gmp_pcs_anx_adv</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__adv.html" title="cvmx_bgx::_gmp_pcs_an::_adv">cvmx_bgxx_gmp_pcs_anx_adv_t</a>;
<a name="l05029"></a>05029 <span class="comment"></span>
<a name="l05030"></a>05030 <span class="comment">/**</span>
<a name="l05031"></a>05031 <span class="comment"> * cvmx_bgx#_gmp_pcs_an#_ext_st</span>
<a name="l05032"></a>05032 <span class="comment"> */</span>
<a name="l05033"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html">05033</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html" title="cvmx_bgx::_gmp_pcs_an::_ext_st">cvmx_bgxx_gmp_pcs_anx_ext_st</a> {
<a name="l05034"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#a8f9ff40ce16e507b9dc5af136f7cbfe0">05034</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#a8f9ff40ce16e507b9dc5af136f7cbfe0">u64</a>;
<a name="l05035"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html">05035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html">cvmx_bgxx_gmp_pcs_anx_ext_st_s</a> {
<a name="l05036"></a>05036 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05037"></a>05037 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#ac3f7e9480baa5e8a248629b9d85042d0">reserved_16_63</a>               : 48;
<a name="l05038"></a>05038     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#ae8084d6570b4e55d085f15e5808aea46">thou_xfd</a>                     : 1;  <span class="comment">/**&lt; When set, PHY is 1000 BASE-X full duplex capable. */</span>
<a name="l05039"></a>05039     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a0ab9ee8d013159dd83d023dcbbc43e52">thou_xhd</a>                     : 1;  <span class="comment">/**&lt; When set, PHY is 1000 BASE-X half duplex capable. */</span>
<a name="l05040"></a>05040     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#aa4e727b655d884c70b5c4025c1d7b032">thou_tfd</a>                     : 1;  <span class="comment">/**&lt; When set, PHY is 1000 BASE-T full duplex capable. */</span>
<a name="l05041"></a>05041     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a2c43c21cbfeaae519b5b8f39a153c879">thou_thd</a>                     : 1;  <span class="comment">/**&lt; When set, PHY is 1000 BASE-T half duplex capable. */</span>
<a name="l05042"></a>05042     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a33497ac2ccf599ce81a40e5c7c46b38a">reserved_0_11</a>                : 12;
<a name="l05043"></a>05043 <span class="preprocessor">#else</span>
<a name="l05044"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a33497ac2ccf599ce81a40e5c7c46b38a">05044</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a33497ac2ccf599ce81a40e5c7c46b38a">reserved_0_11</a>                : 12;
<a name="l05045"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a2c43c21cbfeaae519b5b8f39a153c879">05045</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a2c43c21cbfeaae519b5b8f39a153c879">thou_thd</a>                     : 1;
<a name="l05046"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#aa4e727b655d884c70b5c4025c1d7b032">05046</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#aa4e727b655d884c70b5c4025c1d7b032">thou_tfd</a>                     : 1;
<a name="l05047"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a0ab9ee8d013159dd83d023dcbbc43e52">05047</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#a0ab9ee8d013159dd83d023dcbbc43e52">thou_xhd</a>                     : 1;
<a name="l05048"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#ae8084d6570b4e55d085f15e5808aea46">05048</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#ae8084d6570b4e55d085f15e5808aea46">thou_xfd</a>                     : 1;
<a name="l05049"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#ac3f7e9480baa5e8a248629b9d85042d0">05049</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html#ac3f7e9480baa5e8a248629b9d85042d0">reserved_16_63</a>               : 48;
<a name="l05050"></a>05050 <span class="preprocessor">#endif</span>
<a name="l05051"></a>05051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#a3cb08ab908000b7795296530dd092c21">s</a>;
<a name="l05052"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#ae43251893a7b18c17b11cc380b4514e8">05052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html">cvmx_bgxx_gmp_pcs_anx_ext_st_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#ae43251893a7b18c17b11cc380b4514e8">cn73xx</a>;
<a name="l05053"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#aa244f35d194b2ef3f611722a614f0f4c">05053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html">cvmx_bgxx_gmp_pcs_anx_ext_st_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#aa244f35d194b2ef3f611722a614f0f4c">cn78xx</a>;
<a name="l05054"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#a671a47a4f7bd59bb7d73f532f7596a53">05054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html">cvmx_bgxx_gmp_pcs_anx_ext_st_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#a671a47a4f7bd59bb7d73f532f7596a53">cn78xxp1</a>;
<a name="l05055"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#ab486ec26d5e8a31a6c5d9f15d89c66d0">05055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__ext__st_1_1cvmx__bgxx__gmp__pcs__anx__ext__st__s.html">cvmx_bgxx_gmp_pcs_anx_ext_st_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html#ab486ec26d5e8a31a6c5d9f15d89c66d0">cnf75xx</a>;
<a name="l05056"></a>05056 };
<a name="l05057"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa0c561dc3e7d7943168e16dee24e8723">05057</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html" title="cvmx_bgx::_gmp_pcs_an::_ext_st">cvmx_bgxx_gmp_pcs_anx_ext_st</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__ext__st.html" title="cvmx_bgx::_gmp_pcs_an::_ext_st">cvmx_bgxx_gmp_pcs_anx_ext_st_t</a>;
<a name="l05058"></a>05058 <span class="comment"></span>
<a name="l05059"></a>05059 <span class="comment">/**</span>
<a name="l05060"></a>05060 <span class="comment"> * cvmx_bgx#_gmp_pcs_an#_lp_abil</span>
<a name="l05061"></a>05061 <span class="comment"> *</span>
<a name="l05062"></a>05062 <span class="comment"> * This is the autonegotiation link partner ability register 5 as per IEEE 802.3, Clause 37.</span>
<a name="l05063"></a>05063 <span class="comment"> *</span>
<a name="l05064"></a>05064 <span class="comment"> */</span>
<a name="l05065"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html">05065</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html" title="cvmx_bgx::_gmp_pcs_an::_lp_abil">cvmx_bgxx_gmp_pcs_anx_lp_abil</a> {
<a name="l05066"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a2d6dee7755a92b926c4e12a970971e76">05066</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a2d6dee7755a92b926c4e12a970971e76">u64</a>;
<a name="l05067"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html">05067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html">cvmx_bgxx_gmp_pcs_anx_lp_abil_s</a> {
<a name="l05068"></a>05068 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05069"></a>05069 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a732321e74aba1395e54ef648f2db5727">reserved_16_63</a>               : 48;
<a name="l05070"></a>05070     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#ae0ca32ac5daba48d9bc0bbf32184505e">np</a>                           : 1;  <span class="comment">/**&lt; Next page capable:</span>
<a name="l05071"></a>05071 <span class="comment">                                                         0 = Link partner not next page capable.</span>
<a name="l05072"></a>05072 <span class="comment">                                                         1 = Link partner next page capable. */</span>
<a name="l05073"></a>05073     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#ab1e28c59934070da6a658f94b88e8648">ack</a>                          : 1;  <span class="comment">/**&lt; When set, indicates acknowledgement received. */</span>
<a name="l05074"></a>05074     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#af3b02ae095ff9779872051ebadc59f0b">rem_flt</a>                      : 2;  <span class="comment">/**&lt; Link partner&apos;s link status as follows:</span>
<a name="l05075"></a>05075 <span class="comment">                                                         0x0 = Link OK.</span>
<a name="l05076"></a>05076 <span class="comment">                                                         0x1 = Offline.</span>
<a name="l05077"></a>05077 <span class="comment">                                                         0x2 = Link failure.</span>
<a name="l05078"></a>05078 <span class="comment">                                                         0x3 = Autonegotiation error. */</span>
<a name="l05079"></a>05079     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a6cdc0ab12f672043952834119fb2ad5c">reserved_9_11</a>                : 3;
<a name="l05080"></a>05080     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a2ece6139bfdd3efa80adc2f793c7a326">pause</a>                        : 2;  <span class="comment">/**&lt; Link partner PAUSE setting as follows:</span>
<a name="l05081"></a>05081 <span class="comment">                                                         0x0 = No PAUSE.</span>
<a name="l05082"></a>05082 <span class="comment">                                                         0x1 = Symmetric PAUSE.</span>
<a name="l05083"></a>05083 <span class="comment">                                                         0x2 = Asymmetric PAUSE.</span>
<a name="l05084"></a>05084 <span class="comment">                                                         0x3 = Both symmetric and asymmetric PAUSE to local device. */</span>
<a name="l05085"></a>05085     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a05873b9be46461f519c0d036a9bb228e">hfd</a>                          : 1;  <span class="comment">/**&lt; Half-duplex. When set, link partner is half-duplex capable. */</span>
<a name="l05086"></a>05086     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#af735b7e7efbdf9774489417360463a1b">fd</a>                           : 1;  <span class="comment">/**&lt; Full-duplex. When set, link partner is full-duplex capable. */</span>
<a name="l05087"></a>05087     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#aa61c1430d2ae79c13ddfde0a7593c88a">reserved_0_4</a>                 : 5;
<a name="l05088"></a>05088 <span class="preprocessor">#else</span>
<a name="l05089"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#aa61c1430d2ae79c13ddfde0a7593c88a">05089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#aa61c1430d2ae79c13ddfde0a7593c88a">reserved_0_4</a>                 : 5;
<a name="l05090"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#af735b7e7efbdf9774489417360463a1b">05090</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#af735b7e7efbdf9774489417360463a1b">fd</a>                           : 1;
<a name="l05091"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a05873b9be46461f519c0d036a9bb228e">05091</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a05873b9be46461f519c0d036a9bb228e">hfd</a>                          : 1;
<a name="l05092"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a2ece6139bfdd3efa80adc2f793c7a326">05092</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a2ece6139bfdd3efa80adc2f793c7a326">pause</a>                        : 2;
<a name="l05093"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a6cdc0ab12f672043952834119fb2ad5c">05093</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a6cdc0ab12f672043952834119fb2ad5c">reserved_9_11</a>                : 3;
<a name="l05094"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#af3b02ae095ff9779872051ebadc59f0b">05094</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#af3b02ae095ff9779872051ebadc59f0b">rem_flt</a>                      : 2;
<a name="l05095"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#ab1e28c59934070da6a658f94b88e8648">05095</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#ab1e28c59934070da6a658f94b88e8648">ack</a>                          : 1;
<a name="l05096"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#ae0ca32ac5daba48d9bc0bbf32184505e">05096</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#ae0ca32ac5daba48d9bc0bbf32184505e">np</a>                           : 1;
<a name="l05097"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a732321e74aba1395e54ef648f2db5727">05097</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html#a732321e74aba1395e54ef648f2db5727">reserved_16_63</a>               : 48;
<a name="l05098"></a>05098 <span class="preprocessor">#endif</span>
<a name="l05099"></a>05099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a27525deb2e775f023e0d6befa0cec34c">s</a>;
<a name="l05100"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a1e3201787e96918334ac799a35be78e2">05100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html">cvmx_bgxx_gmp_pcs_anx_lp_abil_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a1e3201787e96918334ac799a35be78e2">cn73xx</a>;
<a name="l05101"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a3337b313385ea0dfe2b10487303c1765">05101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html">cvmx_bgxx_gmp_pcs_anx_lp_abil_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a3337b313385ea0dfe2b10487303c1765">cn78xx</a>;
<a name="l05102"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a5460601226523de7f9b8d23d53c035e0">05102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html">cvmx_bgxx_gmp_pcs_anx_lp_abil_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#a5460601226523de7f9b8d23d53c035e0">cn78xxp1</a>;
<a name="l05103"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#ab5f30d8439b104cb86866946726a687f">05103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__lp__abil_1_1cvmx__bgxx__gmp__pcs__anx__lp__abil__s.html">cvmx_bgxx_gmp_pcs_anx_lp_abil_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html#ab5f30d8439b104cb86866946726a687f">cnf75xx</a>;
<a name="l05104"></a>05104 };
<a name="l05105"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9eabe682e2beaa6908e69151256a829e">05105</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html" title="cvmx_bgx::_gmp_pcs_an::_lp_abil">cvmx_bgxx_gmp_pcs_anx_lp_abil</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__lp__abil.html" title="cvmx_bgx::_gmp_pcs_an::_lp_abil">cvmx_bgxx_gmp_pcs_anx_lp_abil_t</a>;
<a name="l05106"></a>05106 <span class="comment"></span>
<a name="l05107"></a>05107 <span class="comment">/**</span>
<a name="l05108"></a>05108 <span class="comment"> * cvmx_bgx#_gmp_pcs_an#_results</span>
<a name="l05109"></a>05109 <span class="comment"> *</span>
<a name="l05110"></a>05110 <span class="comment"> * This register is not valid when BGX()_GMP_PCS_MISC()_CTL[AN_OVRD] is set to 1. If</span>
<a name="l05111"></a>05111 <span class="comment"> * BGX()_GMP_PCS_MISC()_CTL[AN_OVRD] is set to 0 and</span>
<a name="l05112"></a>05112 <span class="comment"> * BGX()_GMP_PCS_AN()_RESULTS[AN_CPT] is set to 1, this register is valid.</span>
<a name="l05113"></a>05113 <span class="comment"> */</span>
<a name="l05114"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html">05114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html" title="cvmx_bgx::_gmp_pcs_an::_results">cvmx_bgxx_gmp_pcs_anx_results</a> {
<a name="l05115"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a1414c791b4badc1cac24ca5b5dab8ff0">05115</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a1414c791b4badc1cac24ca5b5dab8ff0">u64</a>;
<a name="l05116"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html">05116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html">cvmx_bgxx_gmp_pcs_anx_results_s</a> {
<a name="l05117"></a>05117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05118"></a>05118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a69772316adbfa60a3ee1fbfe321f54a4">reserved_7_63</a>                : 57;
<a name="l05119"></a>05119     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a17b2059f078d8d18afe312dfd11a88d5">pause</a>                        : 2;  <span class="comment">/**&lt; PAUSE selection (&apos;don&apos;t care&apos; for SGMII) as follows:</span>
<a name="l05120"></a>05120 <span class="comment">                                                         0x0 = Disable PAUSE, TX and RX.</span>
<a name="l05121"></a>05121 <span class="comment">                                                         0x1 = Enable PAUSE frames, RX only.</span>
<a name="l05122"></a>05122 <span class="comment">                                                         0x2 = Enable PAUSE frames, TX only.</span>
<a name="l05123"></a>05123 <span class="comment">                                                         0x3 = Enable PAUSE frames, TX and RX. */</span>
<a name="l05124"></a>05124     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#aafee5c4faa17c5f56dbcb82ac898b451">spd</a>                          : 2;  <span class="comment">/**&lt; Link speed selection as follows:</span>
<a name="l05125"></a>05125 <span class="comment">                                                         0x0 = 10 Mb/s.</span>
<a name="l05126"></a>05126 <span class="comment">                                                         0x1 = 100 Mb/s.</span>
<a name="l05127"></a>05127 <span class="comment">                                                         0x2 = 1000 Mb/s.</span>
<a name="l05128"></a>05128 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l05129"></a>05129     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#ad3e12e14ff512f465652ba603e735bec">an_cpt</a>                       : 1;  <span class="comment">/**&lt; Autonegotiation completed.</span>
<a name="l05130"></a>05130 <span class="comment">                                                         1 = Autonegotiation completed.</span>
<a name="l05131"></a>05131 <span class="comment">                                                         0 = Autonegotiation not completed or failed. */</span>
<a name="l05132"></a>05132     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#ae7bc061675dbd0b2b78a42afa08859c8">dup</a>                          : 1;  <span class="comment">/**&lt; Duplex mode. 1 = full duplex, 0 = half duplex. */</span>
<a name="l05133"></a>05133     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a71185d855964a54b590e44b43c6705eb">link_ok</a>                      : 1;  <span class="comment">/**&lt; Link status: 1 = link up (OK), 1 = link down. */</span>
<a name="l05134"></a>05134 <span class="preprocessor">#else</span>
<a name="l05135"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a71185d855964a54b590e44b43c6705eb">05135</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a71185d855964a54b590e44b43c6705eb">link_ok</a>                      : 1;
<a name="l05136"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#ae7bc061675dbd0b2b78a42afa08859c8">05136</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#ae7bc061675dbd0b2b78a42afa08859c8">dup</a>                          : 1;
<a name="l05137"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#ad3e12e14ff512f465652ba603e735bec">05137</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#ad3e12e14ff512f465652ba603e735bec">an_cpt</a>                       : 1;
<a name="l05138"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#aafee5c4faa17c5f56dbcb82ac898b451">05138</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#aafee5c4faa17c5f56dbcb82ac898b451">spd</a>                          : 2;
<a name="l05139"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a17b2059f078d8d18afe312dfd11a88d5">05139</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a17b2059f078d8d18afe312dfd11a88d5">pause</a>                        : 2;
<a name="l05140"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a69772316adbfa60a3ee1fbfe321f54a4">05140</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html#a69772316adbfa60a3ee1fbfe321f54a4">reserved_7_63</a>                : 57;
<a name="l05141"></a>05141 <span class="preprocessor">#endif</span>
<a name="l05142"></a>05142 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a6bf83355d11c19a68eb64b485b5047a5">s</a>;
<a name="l05143"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a28471499c3c050c40de871198f700785">05143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html">cvmx_bgxx_gmp_pcs_anx_results_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a28471499c3c050c40de871198f700785">cn73xx</a>;
<a name="l05144"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a33aee96b5a6f71d54d8ede420c59fd94">05144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html">cvmx_bgxx_gmp_pcs_anx_results_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#a33aee96b5a6f71d54d8ede420c59fd94">cn78xx</a>;
<a name="l05145"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#aa47946e52efc5809d3acaca0bc93622d">05145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html">cvmx_bgxx_gmp_pcs_anx_results_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#aa47946e52efc5809d3acaca0bc93622d">cn78xxp1</a>;
<a name="l05146"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#aaa56502265601898bf1511fba219736e">05146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__anx__results_1_1cvmx__bgxx__gmp__pcs__anx__results__s.html">cvmx_bgxx_gmp_pcs_anx_results_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html#aaa56502265601898bf1511fba219736e">cnf75xx</a>;
<a name="l05147"></a>05147 };
<a name="l05148"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a353ef24a9958ed011976a86dac6bfb58">05148</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html" title="cvmx_bgx::_gmp_pcs_an::_results">cvmx_bgxx_gmp_pcs_anx_results</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__anx__results.html" title="cvmx_bgx::_gmp_pcs_an::_results">cvmx_bgxx_gmp_pcs_anx_results_t</a>;
<a name="l05149"></a>05149 <span class="comment"></span>
<a name="l05150"></a>05150 <span class="comment">/**</span>
<a name="l05151"></a>05151 <span class="comment"> * cvmx_bgx#_gmp_pcs_int#</span>
<a name="l05152"></a>05152 <span class="comment"> */</span>
<a name="l05153"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html">05153</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html" title="cvmx_bgx::_gmp_pcs_int#">cvmx_bgxx_gmp_pcs_intx</a> {
<a name="l05154"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a40c05c13050d26f98a921be732c5e6dd">05154</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a40c05c13050d26f98a921be732c5e6dd">u64</a>;
<a name="l05155"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html">05155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html">cvmx_bgxx_gmp_pcs_intx_s</a> {
<a name="l05156"></a>05156 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05157"></a>05157 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a132cef8494218740e0bef71195940e39">reserved_13_63</a>               : 51;
<a name="l05158"></a>05158     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a32cbdb08970d1f64d6aa50729cdc6b72">dbg_sync</a>                     : 1;  <span class="comment">/**&lt; Code group sync failure debug help. BGX()_GMP_PCS_INT()[DBG_SYNC] interrupt fires when</span>
<a name="l05159"></a>05159 <span class="comment">                                                         code group</span>
<a name="l05160"></a>05160 <span class="comment">                                                         synchronization state machine makes a transition from SYNC_ACQUIRED_1 state to</span>
<a name="l05161"></a>05161 <span class="comment">                                                         SYNC_ACQUIRED_2 state. (See IEEE 802.3-2005, figure 37-9). It indicates that a bad code</span>
<a name="l05162"></a>05162 <span class="comment">                                                         group was received after code group synchronization was achieved. This interrupt should be</span>
<a name="l05163"></a>05163 <span class="comment">                                                         disabled during normal link operation. Use it as a debug help feature only. */</span>
<a name="l05164"></a>05164     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae8961564142d00f628ec39f560e9d1ac">dup</a>                          : 1;  <span class="comment">/**&lt; Set whenever duplex mode changes on the link. */</span>
<a name="l05165"></a>05165     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a79facd82c31bcec897c52214ac95e8f8">sync_bad</a>                     : 1;  <span class="comment">/**&lt; Set by hardware whenever RX sync state machine reaches a bad state. Should never be set</span>
<a name="l05166"></a>05166 <span class="comment">                                                         during normal operation. */</span>
<a name="l05167"></a>05167     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a318f0d34dffb5abfddcc19c4688a9188">an_bad</a>                       : 1;  <span class="comment">/**&lt; Set by hardware whenever autonegotiation state machine reaches a bad state. Should never</span>
<a name="l05168"></a>05168 <span class="comment">                                                         be set during normal operation. */</span>
<a name="l05169"></a>05169     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#aae2cebdd933f8b37f45d4db6ae8e8b1f">rxlock</a>                       : 1;  <span class="comment">/**&lt; Set by hardware whenever code group sync or bit lock failure occurs. Cannot fire in loopback1 mode. */</span>
<a name="l05170"></a>05170     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae96acd0513dcf08d4d25411d66b67d92">rxbad</a>                        : 1;  <span class="comment">/**&lt; Set by hardware whenever RX state machine reaches a bad state. Should never be set during</span>
<a name="l05171"></a>05171 <span class="comment">                                                         normal operation. */</span>
<a name="l05172"></a>05172     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a396da127bdcf721903649aa14e7a1e9a">rxerr</a>                        : 1;  <span class="comment">/**&lt; Set whenever RX receives a code group error in 10-bit to 8-bit decode logic. Cannot fire</span>
<a name="l05173"></a>05173 <span class="comment">                                                         in loopback1 mode. */</span>
<a name="l05174"></a>05174     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a056f311ed3cd1694a85c0b11d2c0092d">txbad</a>                        : 1;  <span class="comment">/**&lt; Set by hardware whenever TX state machine reaches a bad state. Should never be set during</span>
<a name="l05175"></a>05175 <span class="comment">                                                         normal operation. */</span>
<a name="l05176"></a>05176     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a335aa7cac11ac5f1ff3b4f36e11258d7">txfifo</a>                       : 1;  <span class="comment">/**&lt; Set whenever hardware detects a TX FIFO overflow condition. */</span>
<a name="l05177"></a>05177     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a5dc621b90f86cfe3ccd84594764d9769">txfifu</a>                       : 1;  <span class="comment">/**&lt; Set whenever hardware detects a TX FIFO underflow condition. */</span>
<a name="l05178"></a>05178     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae24c1508679d120d6e8118b1dd78a207">an_err</a>                       : 1;  <span class="comment">/**&lt; Autonegotiation error; AN resolution function failed. */</span>
<a name="l05179"></a>05179     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ac6ad2d8bb1083e7fccf2931578fc6acb">xmit</a>                         : 1;  <span class="comment">/**&lt; Set whenever hardware detects a change in the XMIT variable. XMIT variable states are</span>
<a name="l05180"></a>05180 <span class="comment">                                                         IDLE, CONFIG and DATA. */</span>
<a name="l05181"></a>05181     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a99ad0ce3fd27f63f3e3acc59d758f923">lnkspd</a>                       : 1;  <span class="comment">/**&lt; Set by hardware whenever link speed has changed. */</span>
<a name="l05182"></a>05182 <span class="preprocessor">#else</span>
<a name="l05183"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a99ad0ce3fd27f63f3e3acc59d758f923">05183</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a99ad0ce3fd27f63f3e3acc59d758f923">lnkspd</a>                       : 1;
<a name="l05184"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ac6ad2d8bb1083e7fccf2931578fc6acb">05184</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ac6ad2d8bb1083e7fccf2931578fc6acb">xmit</a>                         : 1;
<a name="l05185"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae24c1508679d120d6e8118b1dd78a207">05185</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae24c1508679d120d6e8118b1dd78a207">an_err</a>                       : 1;
<a name="l05186"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a5dc621b90f86cfe3ccd84594764d9769">05186</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a5dc621b90f86cfe3ccd84594764d9769">txfifu</a>                       : 1;
<a name="l05187"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a335aa7cac11ac5f1ff3b4f36e11258d7">05187</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a335aa7cac11ac5f1ff3b4f36e11258d7">txfifo</a>                       : 1;
<a name="l05188"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a056f311ed3cd1694a85c0b11d2c0092d">05188</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a056f311ed3cd1694a85c0b11d2c0092d">txbad</a>                        : 1;
<a name="l05189"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a396da127bdcf721903649aa14e7a1e9a">05189</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a396da127bdcf721903649aa14e7a1e9a">rxerr</a>                        : 1;
<a name="l05190"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae96acd0513dcf08d4d25411d66b67d92">05190</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae96acd0513dcf08d4d25411d66b67d92">rxbad</a>                        : 1;
<a name="l05191"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#aae2cebdd933f8b37f45d4db6ae8e8b1f">05191</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#aae2cebdd933f8b37f45d4db6ae8e8b1f">rxlock</a>                       : 1;
<a name="l05192"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a318f0d34dffb5abfddcc19c4688a9188">05192</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a318f0d34dffb5abfddcc19c4688a9188">an_bad</a>                       : 1;
<a name="l05193"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a79facd82c31bcec897c52214ac95e8f8">05193</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a79facd82c31bcec897c52214ac95e8f8">sync_bad</a>                     : 1;
<a name="l05194"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae8961564142d00f628ec39f560e9d1ac">05194</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#ae8961564142d00f628ec39f560e9d1ac">dup</a>                          : 1;
<a name="l05195"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a32cbdb08970d1f64d6aa50729cdc6b72">05195</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a32cbdb08970d1f64d6aa50729cdc6b72">dbg_sync</a>                     : 1;
<a name="l05196"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a132cef8494218740e0bef71195940e39">05196</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html#a132cef8494218740e0bef71195940e39">reserved_13_63</a>               : 51;
<a name="l05197"></a>05197 <span class="preprocessor">#endif</span>
<a name="l05198"></a>05198 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a9ed08b67c933f17fa14dc35971687b46">s</a>;
<a name="l05199"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a1b48e915afc7be045bff0a470bb37211">05199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html">cvmx_bgxx_gmp_pcs_intx_s</a>       <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a1b48e915afc7be045bff0a470bb37211">cn73xx</a>;
<a name="l05200"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a8df1e0aaa559ea1439f4fa354327eebd">05200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html">cvmx_bgxx_gmp_pcs_intx_s</a>       <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a8df1e0aaa559ea1439f4fa354327eebd">cn78xx</a>;
<a name="l05201"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#adb2bafa789aa305978917c59fd3047a5">05201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html">cvmx_bgxx_gmp_pcs_intx_s</a>       <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#adb2bafa789aa305978917c59fd3047a5">cn78xxp1</a>;
<a name="l05202"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a992ffa3fd251dd1d7f4c4164700e906f">05202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__intx_1_1cvmx__bgxx__gmp__pcs__intx__s.html">cvmx_bgxx_gmp_pcs_intx_s</a>       <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html#a992ffa3fd251dd1d7f4c4164700e906f">cnf75xx</a>;
<a name="l05203"></a>05203 };
<a name="l05204"></a><a class="code" href="cvmx-bgxx-defs_8h.html#af278f6d7840458954d702b9204c881c2">05204</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html" title="cvmx_bgx::_gmp_pcs_int#">cvmx_bgxx_gmp_pcs_intx</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__intx.html" title="cvmx_bgx::_gmp_pcs_int#">cvmx_bgxx_gmp_pcs_intx_t</a>;
<a name="l05205"></a>05205 <span class="comment"></span>
<a name="l05206"></a>05206 <span class="comment">/**</span>
<a name="l05207"></a>05207 <span class="comment"> * cvmx_bgx#_gmp_pcs_link#_timer</span>
<a name="l05208"></a>05208 <span class="comment"> *</span>
<a name="l05209"></a>05209 <span class="comment"> * This is the 1.6 ms nominal link timer register.</span>
<a name="l05210"></a>05210 <span class="comment"> *</span>
<a name="l05211"></a>05211 <span class="comment"> */</span>
<a name="l05212"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html">05212</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html" title="cvmx_bgx::_gmp_pcs_link::_timer">cvmx_bgxx_gmp_pcs_linkx_timer</a> {
<a name="l05213"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#af2939a8d337a9859a67051b6f41c16a4">05213</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#af2939a8d337a9859a67051b6f41c16a4">u64</a>;
<a name="l05214"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html">05214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html">cvmx_bgxx_gmp_pcs_linkx_timer_s</a> {
<a name="l05215"></a>05215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05216"></a>05216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html#a4159d2d8e440fc6fd3fed0fcd7019813">reserved_16_63</a>               : 48;
<a name="l05217"></a>05217     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html#a525c52cb2acf14d231831d7b1065956f">count</a>                        : 16; <span class="comment">/**&lt; (Coprocessor clock period * 1024) * COUNT should be 1.6 ms for SGMII and 10 ms otherwise,</span>
<a name="l05218"></a>05218 <span class="comment">                                                         which is the link timer used in autonegotiation. Reset assumes a 700 MHz coprocessor</span>
<a name="l05219"></a>05219 <span class="comment">                                                         clock for 1.6 ms link timer. */</span>
<a name="l05220"></a>05220 <span class="preprocessor">#else</span>
<a name="l05221"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html#a525c52cb2acf14d231831d7b1065956f">05221</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html#a525c52cb2acf14d231831d7b1065956f">count</a>                        : 16;
<a name="l05222"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html#a4159d2d8e440fc6fd3fed0fcd7019813">05222</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html#a4159d2d8e440fc6fd3fed0fcd7019813">reserved_16_63</a>               : 48;
<a name="l05223"></a>05223 <span class="preprocessor">#endif</span>
<a name="l05224"></a>05224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#a98e4a2f2c771512e54aae4d4434d45b6">s</a>;
<a name="l05225"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#aa4df9b7161f23a28f89bef07a716bf6b">05225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html">cvmx_bgxx_gmp_pcs_linkx_timer_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#aa4df9b7161f23a28f89bef07a716bf6b">cn73xx</a>;
<a name="l05226"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#a0be598248e3e101c625f6be4ee4595a4">05226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html">cvmx_bgxx_gmp_pcs_linkx_timer_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#a0be598248e3e101c625f6be4ee4595a4">cn78xx</a>;
<a name="l05227"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#ae01455ad24d53e72c519f3a88dc25666">05227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html">cvmx_bgxx_gmp_pcs_linkx_timer_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#ae01455ad24d53e72c519f3a88dc25666">cn78xxp1</a>;
<a name="l05228"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#a15ac0165bf32f8435b6f8b43625fc927">05228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__linkx__timer_1_1cvmx__bgxx__gmp__pcs__linkx__timer__s.html">cvmx_bgxx_gmp_pcs_linkx_timer_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html#a15ac0165bf32f8435b6f8b43625fc927">cnf75xx</a>;
<a name="l05229"></a>05229 };
<a name="l05230"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1e76f758e447fd56408186c75e86d3d8">05230</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html" title="cvmx_bgx::_gmp_pcs_link::_timer">cvmx_bgxx_gmp_pcs_linkx_timer</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__linkx__timer.html" title="cvmx_bgx::_gmp_pcs_link::_timer">cvmx_bgxx_gmp_pcs_linkx_timer_t</a>;
<a name="l05231"></a>05231 <span class="comment"></span>
<a name="l05232"></a>05232 <span class="comment">/**</span>
<a name="l05233"></a>05233 <span class="comment"> * cvmx_bgx#_gmp_pcs_misc#_ctl</span>
<a name="l05234"></a>05234 <span class="comment"> */</span>
<a name="l05235"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html">05235</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html" title="cvmx_bgx::_gmp_pcs_misc::_ctl">cvmx_bgxx_gmp_pcs_miscx_ctl</a> {
<a name="l05236"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#a899f6115a6833ffaf64c4c7feec19f31">05236</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#a899f6115a6833ffaf64c4c7feec19f31">u64</a>;
<a name="l05237"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html">05237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html">cvmx_bgxx_gmp_pcs_miscx_ctl_s</a> {
<a name="l05238"></a>05238 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05239"></a>05239 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#ac155616aeea3d589279c1b6a9f8865b3">reserved_13_63</a>               : 51;
<a name="l05240"></a>05240     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#aaa374858c527e80b6e3cac6aa51ff5ac">sgmii</a>                        : 1;  <span class="comment">/**&lt; SGMII mode.</span>
<a name="l05241"></a>05241 <span class="comment">                                                         0 = other mode selected.</span>
<a name="l05242"></a>05242 <span class="comment">                                                         1 = SGMII or 1000BASE-X mode selected.</span>
<a name="l05243"></a>05243 <span class="comment">                                                         See GSER()_LANE_MODE[LMODE]. */</span>
<a name="l05244"></a>05244     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#aa44bd7e3218d8a66964d3fe0e853ffe9">gmxeno</a>                       : 1;  <span class="comment">/**&lt; GMI enable override. When set, forces GMI to appear disabled. The enable/disable status of</span>
<a name="l05245"></a>05245 <span class="comment">                                                         GMI is checked only at SOP of every packet. */</span>
<a name="l05246"></a>05246     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a8fa67b2f69bd7c40b811a0ee84d762e9">loopbck2</a>                     : 1;  <span class="comment">/**&lt; Sets external loopback mode to return RX data back out via the TX data path. 0 = No</span>
<a name="l05247"></a>05247 <span class="comment">                                                         loopback, 1 = Loopback.</span>
<a name="l05248"></a>05248 <span class="comment">                                                         LOOPBCK1 and LOOPBCK2 modes may not be supported simultaneously. */</span>
<a name="l05249"></a>05249     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#af35bc6aebc082bd4dac2ef4bfca68cda">mac_phy</a>                      : 1;  <span class="comment">/**&lt; MAC/PHY.</span>
<a name="l05250"></a>05250 <span class="comment">                                                         0 = MAC.</span>
<a name="l05251"></a>05251 <span class="comment">                                                         1 = PHY decides the tx_Config_Reg value to be sent during autonegotiation. */</span>
<a name="l05252"></a>05252     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a0619870e6c1ee0827f420494c581418b">mode</a>                         : 1;  <span class="comment">/**&lt; Mode bit.</span>
<a name="l05253"></a>05253 <span class="comment">                                                         _ 0 = SGMII mode is selected and the following note applies.</span>
<a name="l05254"></a>05254 <span class="comment">                                                         The SGMII AN advertisement register (BGX()_GMP_PCS_SGM()_AN_ADV) is sent during</span>
<a name="l05255"></a>05255 <span class="comment">                                                         Autonegotiation if [MAC_PHY] = 1 (PHY mode). If [MAC_PHY]</span>
<a name="l05256"></a>05256 <span class="comment">                                                         = 0 (MAC mode), the tx_Config_Reg&lt;14&gt; becomes ACK bit and tx_Config_Reg&lt;0&gt; is always 1.</span>
<a name="l05257"></a>05257 <span class="comment">                                                         All other bits in tx_Config_Reg sent are 0. The PHY dictates the autonegotiation results.</span>
<a name="l05258"></a>05258 <span class="comment">                                                         _ 1 = 1000Base-X mode is selected. Autonegotiation follows IEEE 802.3 clause 37. */</span>
<a name="l05259"></a>05259     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a0ddf3f943ecaae91b094e3404b21f764">an_ovrd</a>                      : 1;  <span class="comment">/**&lt; Autonegotiation results override:</span>
<a name="l05260"></a>05260 <span class="comment">                                                         0 = Disable.</span>
<a name="l05261"></a>05261 <span class="comment">                                                         1 = Enable override. Autonegotiation is allowed to happen but the results are ignored</span>
<a name="l05262"></a>05262 <span class="comment">                                                         when this bit is set.  Duplex and Link speed values are set from BGX()_GMP_PCS_MISC()_CTL. */</span>
<a name="l05263"></a>05263     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a41d5b3aa4af3dca6f6d8b9ef5fc2c81d">samp_pt</a>                      : 7;  <span class="comment">/**&lt; Byte number in elongated frames for 10/100 Mb/s operation for data sampling on RX side in</span>
<a name="l05264"></a>05264 <span class="comment">                                                         PCS. Recommended values are 0x5 for 100 Mb/s operation and 0x32 for 10 Mb/s operation.</span>
<a name="l05265"></a>05265 <span class="comment">                                                         For 10 Mb/s operation, this field should be set to a value less than 99 and greater than</span>
<a name="l05266"></a>05266 <span class="comment">                                                         0.</span>
<a name="l05267"></a>05267 <span class="comment">                                                         If set out of this range, a value of 50 is used for actual sampling internally without</span>
<a name="l05268"></a>05268 <span class="comment">                                                         affecting the CSR field.</span>
<a name="l05269"></a>05269 <span class="comment">                                                         For 100 Mb/s operation this field should be set to a value less than 9 and greater than 0.</span>
<a name="l05270"></a>05270 <span class="comment">                                                         If set out of this range, a value of 5 is used for actual sampling internally without</span>
<a name="l05271"></a>05271 <span class="comment">                                                         affecting the CSR field. */</span>
<a name="l05272"></a>05272 <span class="preprocessor">#else</span>
<a name="l05273"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a41d5b3aa4af3dca6f6d8b9ef5fc2c81d">05273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a41d5b3aa4af3dca6f6d8b9ef5fc2c81d">samp_pt</a>                      : 7;
<a name="l05274"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a0ddf3f943ecaae91b094e3404b21f764">05274</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a0ddf3f943ecaae91b094e3404b21f764">an_ovrd</a>                      : 1;
<a name="l05275"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a0619870e6c1ee0827f420494c581418b">05275</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a0619870e6c1ee0827f420494c581418b">mode</a>                         : 1;
<a name="l05276"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#af35bc6aebc082bd4dac2ef4bfca68cda">05276</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#af35bc6aebc082bd4dac2ef4bfca68cda">mac_phy</a>                      : 1;
<a name="l05277"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a8fa67b2f69bd7c40b811a0ee84d762e9">05277</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#a8fa67b2f69bd7c40b811a0ee84d762e9">loopbck2</a>                     : 1;
<a name="l05278"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#aa44bd7e3218d8a66964d3fe0e853ffe9">05278</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#aa44bd7e3218d8a66964d3fe0e853ffe9">gmxeno</a>                       : 1;
<a name="l05279"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#aaa374858c527e80b6e3cac6aa51ff5ac">05279</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#aaa374858c527e80b6e3cac6aa51ff5ac">sgmii</a>                        : 1;
<a name="l05280"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#ac155616aeea3d589279c1b6a9f8865b3">05280</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html#ac155616aeea3d589279c1b6a9f8865b3">reserved_13_63</a>               : 51;
<a name="l05281"></a>05281 <span class="preprocessor">#endif</span>
<a name="l05282"></a>05282 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#abfac66b35f74f56ffbc4d361d591c728">s</a>;
<a name="l05283"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#ada2f49dd0f8a7d6482a202d4203d31bf">05283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html">cvmx_bgxx_gmp_pcs_miscx_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#ada2f49dd0f8a7d6482a202d4203d31bf">cn73xx</a>;
<a name="l05284"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#a5cadfeb205a9787f3a430c67ea39293a">05284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html">cvmx_bgxx_gmp_pcs_miscx_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#a5cadfeb205a9787f3a430c67ea39293a">cn78xx</a>;
<a name="l05285"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#aed9923a45964a9e82520a282c876a920">05285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html">cvmx_bgxx_gmp_pcs_miscx_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#aed9923a45964a9e82520a282c876a920">cn78xxp1</a>;
<a name="l05286"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#a58870b771c3e641518ba8b186902b762">05286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__miscx__ctl_1_1cvmx__bgxx__gmp__pcs__miscx__ctl__s.html">cvmx_bgxx_gmp_pcs_miscx_ctl_s</a>  <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html#a58870b771c3e641518ba8b186902b762">cnf75xx</a>;
<a name="l05287"></a>05287 };
<a name="l05288"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad63366dd665d12d69889bb3497f4fc8a">05288</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html" title="cvmx_bgx::_gmp_pcs_misc::_ctl">cvmx_bgxx_gmp_pcs_miscx_ctl</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__miscx__ctl.html" title="cvmx_bgx::_gmp_pcs_misc::_ctl">cvmx_bgxx_gmp_pcs_miscx_ctl_t</a>;
<a name="l05289"></a>05289 <span class="comment"></span>
<a name="l05290"></a>05290 <span class="comment">/**</span>
<a name="l05291"></a>05291 <span class="comment"> * cvmx_bgx#_gmp_pcs_mr#_control</span>
<a name="l05292"></a>05292 <span class="comment"> */</span>
<a name="l05293"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html">05293</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html" title="cvmx_bgx::_gmp_pcs_mr::_control">cvmx_bgxx_gmp_pcs_mrx_control</a> {
<a name="l05294"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a09ae93f38f312d5c3e03426f5774c1ce">05294</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a09ae93f38f312d5c3e03426f5774c1ce">u64</a>;
<a name="l05295"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html">05295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html">cvmx_bgxx_gmp_pcs_mrx_control_s</a> {
<a name="l05296"></a>05296 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05297"></a>05297 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#af30390833c77d4a50811a4b69fb7bf15">reserved_16_63</a>               : 48;
<a name="l05298"></a>05298     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ae8db353e9a62c4ae6377bc686651f284">reset</a>                        : 1;  <span class="comment">/**&lt; Set to reset.</span>
<a name="l05299"></a>05299 <span class="comment">                                                         0 = Normal operation.</span>
<a name="l05300"></a>05300 <span class="comment">                                                         1 = Software PCS reset.</span>
<a name="l05301"></a>05301 <span class="comment">                                                         The bit returns to 0 after PCS has been reset. Takes 32 coprocessor-clock cycles to reset</span>
<a name="l05302"></a>05302 <span class="comment">                                                         PCS.  This bit, when set, also drains the tx gmi fifo and can be used as a fifo draining</span>
<a name="l05303"></a>05303 <span class="comment">                                                         mechanism for both SerDes reset conditions and for XCV reset conditions. */</span>
<a name="l05304"></a>05304     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a7d80efcf283b89ca0def08ae83ceba27">loopbck1</a>                     : 1;  <span class="comment">/**&lt; Enable loopback:</span>
<a name="l05305"></a>05305 <span class="comment">                                                           0 = Normal operation.</span>
<a name="l05306"></a>05306 <span class="comment">                                                           1 = Internal loopback mode.</span>
<a name="l05307"></a>05307 <span class="comment">                                                         The loopback mode returns loopback TX data from GMII TX back to GMII RX interface. The</span>
<a name="l05308"></a>05308 <span class="comment">                                                         loopback happens in the PCS module. Autonegotiation is disabled even if [AN_EN] is set</span>
<a name="l05309"></a>05309 <span class="comment">                                                         during loopback. */</span>
<a name="l05310"></a>05310     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a456f39e4b5eee6b413d7e0d119e4cd1c">spdlsb</a>                       : 1;  <span class="comment">/**&lt; Least-significant bit of the link-speed field, i.e. SPD&lt;0&gt;. Refer to SPDMSB. */</span>
<a name="l05311"></a>05311     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a36ea7884e853ab10ef31a92eec9615c1">an_en</a>                        : 1;  <span class="comment">/**&lt; Autonegotiation enable. */</span>
<a name="l05312"></a>05312     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a0b207b9606dc63b9ec59ad7037fd2862">pwr_dn</a>                       : 1;  <span class="comment">/**&lt; Power down:</span>
<a name="l05313"></a>05313 <span class="comment">                                                         0 = Normal operation.</span>
<a name="l05314"></a>05314 <span class="comment">                                                         1 = Power down (hardware reset). */</span>
<a name="l05315"></a>05315     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a25ba92b8e0d8838824c982c7a38f28e9">reserved_10_10</a>               : 1;
<a name="l05316"></a>05316     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a7360ba2b2f772fa76c62d78ad1c6259d">rst_an</a>                       : 1;  <span class="comment">/**&lt; Reset autonegotiation. When set, if [AN_EN] = 1 and</span>
<a name="l05317"></a>05317 <span class="comment">                                                         BGX()_GMP_PCS_MR()_STATUS[AN_ABIL] = 1, Autonegotiation begins. Otherwise,</span>
<a name="l05318"></a>05318 <span class="comment">                                                         software write requests are ignored and this bit remains at 0. This bit clears itself to</span>
<a name="l05319"></a>05319 <span class="comment">                                                         0, when autonegotiation starts. */</span>
<a name="l05320"></a>05320     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a934b12c9838f6ff6c5b014658279ad48">dup</a>                          : 1;  <span class="comment">/**&lt; Duplex mode:</span>
<a name="l05321"></a>05321 <span class="comment">                                                           0 = half duplex; effective only if autonegotiation is disabled.</span>
<a name="l05322"></a>05322 <span class="comment">                                                           1 = full duplex.</span>
<a name="l05323"></a>05323 <span class="comment">                                                         If BGX()_GMP_PCS_MR()_STATUS &lt;15:9&gt; and</span>
<a name="l05324"></a>05324 <span class="comment">                                                         BGX()_GMP_PCS_AN()_ADV&lt;15:12&gt; allow only one duplex mode, this bit corresponds to</span>
<a name="l05325"></a>05325 <span class="comment">                                                         that value and any attempts to write are ignored. */</span>
<a name="l05326"></a>05326     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ab342161e2d676642bff821c30fce1e7b">coltst</a>                       : 1;  <span class="comment">/**&lt; Enable COL signal test.</span>
<a name="l05327"></a>05327 <span class="comment">                                                         During COL test, the COL signal reflects the GMII TX_EN signal with less than 16BT delay. */</span>
<a name="l05328"></a>05328     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a63ef3f1b3b4279afc32b0b2d045ff4af">spdmsb</a>                       : 1;  <span class="comment">/**&lt; Link speed most-significant bit, i.e SPD&lt;1&gt;; effective only if autonegotiation is</span>
<a name="l05329"></a>05329 <span class="comment">                                                         disabled.</span>
<a name="l05330"></a>05330 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l05331"></a>05331 <span class="comment">                                                         [SPDMSB]   [SPDLSB]   Link Speed</span>
<a name="l05332"></a>05332 <span class="comment">                                                          0          0         10 Mb/s</span>
<a name="l05333"></a>05333 <span class="comment">                                                          0          1         100 Mb/s</span>
<a name="l05334"></a>05334 <span class="comment">                                                          1          0         1000 Mb/s</span>
<a name="l05335"></a>05335 <span class="comment">                                                          1          1         reserved</span>
<a name="l05336"></a>05336 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l05337"></a>05337     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ace0d204b85eb734371930fa291c6eab1">uni</a>                          : 1;  <span class="comment">/**&lt; Unidirectional (Std 802.3-2005, Clause 66.2). When set to 1, this bit overrides [AN_EN]</span>
<a name="l05338"></a>05338 <span class="comment">                                                         and</span>
<a name="l05339"></a>05339 <span class="comment">                                                         disables the autonegotiation variable mr_an_enable. Used in both 1000BASE-X and SGMII</span>
<a name="l05340"></a>05340 <span class="comment">                                                         modes. */</span>
<a name="l05341"></a>05341     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a93ae8aa8e5a09ad978567d48f1ae8b25">reserved_0_4</a>                 : 5;
<a name="l05342"></a>05342 <span class="preprocessor">#else</span>
<a name="l05343"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a93ae8aa8e5a09ad978567d48f1ae8b25">05343</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a93ae8aa8e5a09ad978567d48f1ae8b25">reserved_0_4</a>                 : 5;
<a name="l05344"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ace0d204b85eb734371930fa291c6eab1">05344</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ace0d204b85eb734371930fa291c6eab1">uni</a>                          : 1;
<a name="l05345"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a63ef3f1b3b4279afc32b0b2d045ff4af">05345</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a63ef3f1b3b4279afc32b0b2d045ff4af">spdmsb</a>                       : 1;
<a name="l05346"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ab342161e2d676642bff821c30fce1e7b">05346</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ab342161e2d676642bff821c30fce1e7b">coltst</a>                       : 1;
<a name="l05347"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a934b12c9838f6ff6c5b014658279ad48">05347</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a934b12c9838f6ff6c5b014658279ad48">dup</a>                          : 1;
<a name="l05348"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a7360ba2b2f772fa76c62d78ad1c6259d">05348</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a7360ba2b2f772fa76c62d78ad1c6259d">rst_an</a>                       : 1;
<a name="l05349"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a25ba92b8e0d8838824c982c7a38f28e9">05349</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a25ba92b8e0d8838824c982c7a38f28e9">reserved_10_10</a>               : 1;
<a name="l05350"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a0b207b9606dc63b9ec59ad7037fd2862">05350</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a0b207b9606dc63b9ec59ad7037fd2862">pwr_dn</a>                       : 1;
<a name="l05351"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a36ea7884e853ab10ef31a92eec9615c1">05351</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a36ea7884e853ab10ef31a92eec9615c1">an_en</a>                        : 1;
<a name="l05352"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a456f39e4b5eee6b413d7e0d119e4cd1c">05352</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a456f39e4b5eee6b413d7e0d119e4cd1c">spdlsb</a>                       : 1;
<a name="l05353"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a7d80efcf283b89ca0def08ae83ceba27">05353</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#a7d80efcf283b89ca0def08ae83ceba27">loopbck1</a>                     : 1;
<a name="l05354"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ae8db353e9a62c4ae6377bc686651f284">05354</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#ae8db353e9a62c4ae6377bc686651f284">reset</a>                        : 1;
<a name="l05355"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#af30390833c77d4a50811a4b69fb7bf15">05355</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html#af30390833c77d4a50811a4b69fb7bf15">reserved_16_63</a>               : 48;
<a name="l05356"></a>05356 <span class="preprocessor">#endif</span>
<a name="l05357"></a>05357 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a354e09bdf4296108659318a7ded9f62f">s</a>;
<a name="l05358"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a9cba42a5c5b1b2b0280e04c74bbb1182">05358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html">cvmx_bgxx_gmp_pcs_mrx_control_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a9cba42a5c5b1b2b0280e04c74bbb1182">cn73xx</a>;
<a name="l05359"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#addd5615ed21de627ad8779732fb29767">05359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html">cvmx_bgxx_gmp_pcs_mrx_control_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#addd5615ed21de627ad8779732fb29767">cn78xx</a>;
<a name="l05360"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a8d86aa1758e6738023063cebfa26a277">05360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html">cvmx_bgxx_gmp_pcs_mrx_control_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a8d86aa1758e6738023063cebfa26a277">cn78xxp1</a>;
<a name="l05361"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a58058dca1aec944133d57f2a508008c0">05361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__control_1_1cvmx__bgxx__gmp__pcs__mrx__control__s.html">cvmx_bgxx_gmp_pcs_mrx_control_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html#a58058dca1aec944133d57f2a508008c0">cnf75xx</a>;
<a name="l05362"></a>05362 };
<a name="l05363"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a25ed17abfad2ade0dc808d305c1a2094">05363</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html" title="cvmx_bgx::_gmp_pcs_mr::_control">cvmx_bgxx_gmp_pcs_mrx_control</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__control.html" title="cvmx_bgx::_gmp_pcs_mr::_control">cvmx_bgxx_gmp_pcs_mrx_control_t</a>;
<a name="l05364"></a>05364 <span class="comment"></span>
<a name="l05365"></a>05365 <span class="comment">/**</span>
<a name="l05366"></a>05366 <span class="comment"> * cvmx_bgx#_gmp_pcs_mr#_status</span>
<a name="l05367"></a>05367 <span class="comment"> *</span>
<a name="l05368"></a>05368 <span class="comment"> * Bits &lt;15:9&gt; in this register indicate the ability to operate when</span>
<a name="l05369"></a>05369 <span class="comment"> * BGX()_GMP_PCS_MISC()_CTL[MAC_PHY] is set to MAC mode. Bits &lt;15:9&gt; are always read as</span>
<a name="l05370"></a>05370 <span class="comment"> * 0, indicating that the chip cannot operate in the corresponding modes. The field [RM_FLT] is a</span>
<a name="l05371"></a>05371 <span class="comment"> * &apos;don&apos;t care&apos; when the selected mode is SGMII.</span>
<a name="l05372"></a>05372 <span class="comment"> */</span>
<a name="l05373"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html">05373</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html" title="cvmx_bgx::_gmp_pcs_mr::_status">cvmx_bgxx_gmp_pcs_mrx_status</a> {
<a name="l05374"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#a69c28b0ca4b4b90a27924a4eef29acd9">05374</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#a69c28b0ca4b4b90a27924a4eef29acd9">u64</a>;
<a name="l05375"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html">05375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html">cvmx_bgxx_gmp_pcs_mrx_status_s</a> {
<a name="l05376"></a>05376 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05377"></a>05377 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a19d7813a1d3e9790639314b14675acac">reserved_16_63</a>               : 48;
<a name="l05378"></a>05378     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a1f8cc778cc5d46bbc4ed3ed7d810bcc2">hun_t4</a>                       : 1;  <span class="comment">/**&lt; Indicates 100BASE-T4 capable. */</span>
<a name="l05379"></a>05379     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a35de4a72ed7bf7a5a9c4b52f1439ef29">hun_xfd</a>                      : 1;  <span class="comment">/**&lt; Indicates 100BASE-X full duplex. */</span>
<a name="l05380"></a>05380     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ad666b8a7c7bc0947b22da76778d38b21">hun_xhd</a>                      : 1;  <span class="comment">/**&lt; Indicates 100BASE-X half duplex. */</span>
<a name="l05381"></a>05381     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a9cc017c204dd5ee30a3f751be719b1eb">ten_fd</a>                       : 1;  <span class="comment">/**&lt; Indicates 10Mb/s full duplex. */</span>
<a name="l05382"></a>05382     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a61b35465d21ba065ab9aa00861ae5d24">ten_hd</a>                       : 1;  <span class="comment">/**&lt; Indicates 10Mb/s half duplex. */</span>
<a name="l05383"></a>05383     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#afd85c8cd5f39dadea45c01900c82edbf">hun_t2fd</a>                     : 1;  <span class="comment">/**&lt; Indicates 100BASE-T2 full duplex. */</span>
<a name="l05384"></a>05384     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ae7bd3c1d97623db6671df0de4d0653fd">hun_t2hd</a>                     : 1;  <span class="comment">/**&lt; Indicates 100BASE-T2 half duplex. */</span>
<a name="l05385"></a>05385     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a9020eb4c0dc3dd93cb144135cdcf5337">ext_st</a>                       : 1;  <span class="comment">/**&lt; Extended status information. When set to 1, indicates that additional status data is</span>
<a name="l05386"></a>05386 <span class="comment">                                                         available in BGX()_GMP_PCS_AN()_EXT_ST. */</span>
<a name="l05387"></a>05387     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a387c65483d61ff61237e8b3540cbdd52">reserved_7_7</a>                 : 1;
<a name="l05388"></a>05388     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a243269c85bd631c22d8bb24dca56b3f6">prb_sup</a>                      : 1;  <span class="comment">/**&lt; Preamble not needed.</span>
<a name="l05389"></a>05389 <span class="comment">                                                         0 = Cannot accept frames without preamble bytes.</span>
<a name="l05390"></a>05390 <span class="comment">                                                         1 = Can work without preamble bytes at the beginning of frames. */</span>
<a name="l05391"></a>05391     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a1006c2e167815e739b8e44a287297027">an_cpt</a>                       : 1;  <span class="comment">/**&lt; Indicates autonegotiation is complete; the contents of the</span>
<a name="l05392"></a>05392 <span class="comment">                                                         BGX()_GMP_PCS_AN()_RESULTS are valid. */</span>
<a name="l05393"></a>05393     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ae43adbb42a69e4c91d4857f813afedfa">rm_flt</a>                       : 1;  <span class="comment">/**&lt; Indicates remote fault condition occurred. This bit implements a latching-high behavior.</span>
<a name="l05394"></a>05394 <span class="comment">                                                         It is cleared when software reads this register or when</span>
<a name="l05395"></a>05395 <span class="comment">                                                         BGX()_GMP_PCS_MR()_CONTROL[RESET] is asserted.</span>
<a name="l05396"></a>05396 <span class="comment">                                                         See BGX()_GMP_PCS_AN()_ADV[REM_FLT] for fault conditions. */</span>
<a name="l05397"></a>05397     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ac7b5072e601c8b13ad8f71da875c7950">an_abil</a>                      : 1;  <span class="comment">/**&lt; Indicates autonegotiation capable. */</span>
<a name="l05398"></a>05398     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a5f172b89df38ba830046f1d901ed8c7b">lnk_st</a>                       : 1;  <span class="comment">/**&lt; Link state:</span>
<a name="l05399"></a>05399 <span class="comment">                                                           0 = link down.</span>
<a name="l05400"></a>05400 <span class="comment">                                                           1 = link up.</span>
<a name="l05401"></a>05401 <span class="comment">                                                         Set during autonegotiation process. Set whenever XMIT = DATA. Latching-low behavior when</span>
<a name="l05402"></a>05402 <span class="comment">                                                         link goes down. Link down value of the bit stays low until software reads the register. */</span>
<a name="l05403"></a>05403     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#af89c79b4ff51c07a0930c7bba28c3100">reserved_1_1</a>                 : 1;
<a name="l05404"></a>05404     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ab45a01cc30a0ebdde81a360158f3a046">extnd</a>                        : 1;  <span class="comment">/**&lt; This field is always 0, extended capability registers not present. */</span>
<a name="l05405"></a>05405 <span class="preprocessor">#else</span>
<a name="l05406"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ab45a01cc30a0ebdde81a360158f3a046">05406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ab45a01cc30a0ebdde81a360158f3a046">extnd</a>                        : 1;
<a name="l05407"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#af89c79b4ff51c07a0930c7bba28c3100">05407</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#af89c79b4ff51c07a0930c7bba28c3100">reserved_1_1</a>                 : 1;
<a name="l05408"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a5f172b89df38ba830046f1d901ed8c7b">05408</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a5f172b89df38ba830046f1d901ed8c7b">lnk_st</a>                       : 1;
<a name="l05409"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ac7b5072e601c8b13ad8f71da875c7950">05409</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ac7b5072e601c8b13ad8f71da875c7950">an_abil</a>                      : 1;
<a name="l05410"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ae43adbb42a69e4c91d4857f813afedfa">05410</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ae43adbb42a69e4c91d4857f813afedfa">rm_flt</a>                       : 1;
<a name="l05411"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a1006c2e167815e739b8e44a287297027">05411</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a1006c2e167815e739b8e44a287297027">an_cpt</a>                       : 1;
<a name="l05412"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a243269c85bd631c22d8bb24dca56b3f6">05412</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a243269c85bd631c22d8bb24dca56b3f6">prb_sup</a>                      : 1;
<a name="l05413"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a387c65483d61ff61237e8b3540cbdd52">05413</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a387c65483d61ff61237e8b3540cbdd52">reserved_7_7</a>                 : 1;
<a name="l05414"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a9020eb4c0dc3dd93cb144135cdcf5337">05414</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a9020eb4c0dc3dd93cb144135cdcf5337">ext_st</a>                       : 1;
<a name="l05415"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ae7bd3c1d97623db6671df0de4d0653fd">05415</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ae7bd3c1d97623db6671df0de4d0653fd">hun_t2hd</a>                     : 1;
<a name="l05416"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#afd85c8cd5f39dadea45c01900c82edbf">05416</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#afd85c8cd5f39dadea45c01900c82edbf">hun_t2fd</a>                     : 1;
<a name="l05417"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a61b35465d21ba065ab9aa00861ae5d24">05417</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a61b35465d21ba065ab9aa00861ae5d24">ten_hd</a>                       : 1;
<a name="l05418"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a9cc017c204dd5ee30a3f751be719b1eb">05418</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a9cc017c204dd5ee30a3f751be719b1eb">ten_fd</a>                       : 1;
<a name="l05419"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ad666b8a7c7bc0947b22da76778d38b21">05419</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#ad666b8a7c7bc0947b22da76778d38b21">hun_xhd</a>                      : 1;
<a name="l05420"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a35de4a72ed7bf7a5a9c4b52f1439ef29">05420</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a35de4a72ed7bf7a5a9c4b52f1439ef29">hun_xfd</a>                      : 1;
<a name="l05421"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a1f8cc778cc5d46bbc4ed3ed7d810bcc2">05421</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a1f8cc778cc5d46bbc4ed3ed7d810bcc2">hun_t4</a>                       : 1;
<a name="l05422"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a19d7813a1d3e9790639314b14675acac">05422</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html#a19d7813a1d3e9790639314b14675acac">reserved_16_63</a>               : 48;
<a name="l05423"></a>05423 <span class="preprocessor">#endif</span>
<a name="l05424"></a>05424 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#ae7127ccf62f732d3fda295f6721702c8">s</a>;
<a name="l05425"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#ac1a7471e98b7011de41c1f06a089d453">05425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html">cvmx_bgxx_gmp_pcs_mrx_status_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#ac1a7471e98b7011de41c1f06a089d453">cn73xx</a>;
<a name="l05426"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#ad156fe5d49ad93ea0a2b3f3698924d7f">05426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html">cvmx_bgxx_gmp_pcs_mrx_status_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#ad156fe5d49ad93ea0a2b3f3698924d7f">cn78xx</a>;
<a name="l05427"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#a466ec3b1adeeb684e174126219b1f9f8">05427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html">cvmx_bgxx_gmp_pcs_mrx_status_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#a466ec3b1adeeb684e174126219b1f9f8">cn78xxp1</a>;
<a name="l05428"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#aecf54f246ebba5b0d3b0e315438b848e">05428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__mrx__status_1_1cvmx__bgxx__gmp__pcs__mrx__status__s.html">cvmx_bgxx_gmp_pcs_mrx_status_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html#aecf54f246ebba5b0d3b0e315438b848e">cnf75xx</a>;
<a name="l05429"></a>05429 };
<a name="l05430"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a965f633fe07127a57058e38f6d5d5fee">05430</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html" title="cvmx_bgx::_gmp_pcs_mr::_status">cvmx_bgxx_gmp_pcs_mrx_status</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__mrx__status.html" title="cvmx_bgx::_gmp_pcs_mr::_status">cvmx_bgxx_gmp_pcs_mrx_status_t</a>;
<a name="l05431"></a>05431 <span class="comment"></span>
<a name="l05432"></a>05432 <span class="comment">/**</span>
<a name="l05433"></a>05433 <span class="comment"> * cvmx_bgx#_gmp_pcs_rx#_states</span>
<a name="l05434"></a>05434 <span class="comment"> */</span>
<a name="l05435"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html">05435</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html" title="cvmx_bgx::_gmp_pcs_rx::_states">cvmx_bgxx_gmp_pcs_rxx_states</a> {
<a name="l05436"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a39a1691fd9c5ab3e73288de92fe737ab">05436</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a39a1691fd9c5ab3e73288de92fe737ab">u64</a>;
<a name="l05437"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html">05437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html">cvmx_bgxx_gmp_pcs_rxx_states_s</a> {
<a name="l05438"></a>05438 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05439"></a>05439 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#af7af21919bf3dbfc38707a6fd60fc60a">reserved_16_63</a>               : 48;
<a name="l05440"></a>05440     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#ac8bb77735c9f3ac6410e18e631782dbf">rx_bad</a>                       : 1;  <span class="comment">/**&lt; Receive state machine is in an illegal state. */</span>
<a name="l05441"></a>05441     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a9919fba7804dd1100e5465f23794d628">rx_st</a>                        : 5;  <span class="comment">/**&lt; Receive state-machine state. */</span>
<a name="l05442"></a>05442     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a9b27251f373fbe0eb5a076edf03a66b9">sync_bad</a>                     : 1;  <span class="comment">/**&lt; Receive synchronization state machine is in an illegal state. */</span>
<a name="l05443"></a>05443     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a29443072ec835055b216dceeabd11ecb">sync</a>                         : 4;  <span class="comment">/**&lt; Receive synchronization state-machine state. */</span>
<a name="l05444"></a>05444     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#aea80f9f4b16f01ec7dee5608aa943437">an_bad</a>                       : 1;  <span class="comment">/**&lt; Autonegotiation state machine is in an illegal state. */</span>
<a name="l05445"></a>05445     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#aa899d287eddb5ddbb1e28397653a9849">an_st</a>                        : 4;  <span class="comment">/**&lt; Autonegotiation state-machine state. */</span>
<a name="l05446"></a>05446 <span class="preprocessor">#else</span>
<a name="l05447"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#aa899d287eddb5ddbb1e28397653a9849">05447</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#aa899d287eddb5ddbb1e28397653a9849">an_st</a>                        : 4;
<a name="l05448"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#aea80f9f4b16f01ec7dee5608aa943437">05448</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#aea80f9f4b16f01ec7dee5608aa943437">an_bad</a>                       : 1;
<a name="l05449"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a29443072ec835055b216dceeabd11ecb">05449</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a29443072ec835055b216dceeabd11ecb">sync</a>                         : 4;
<a name="l05450"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a9b27251f373fbe0eb5a076edf03a66b9">05450</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a9b27251f373fbe0eb5a076edf03a66b9">sync_bad</a>                     : 1;
<a name="l05451"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a9919fba7804dd1100e5465f23794d628">05451</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#a9919fba7804dd1100e5465f23794d628">rx_st</a>                        : 5;
<a name="l05452"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#ac8bb77735c9f3ac6410e18e631782dbf">05452</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#ac8bb77735c9f3ac6410e18e631782dbf">rx_bad</a>                       : 1;
<a name="l05453"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#af7af21919bf3dbfc38707a6fd60fc60a">05453</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html#af7af21919bf3dbfc38707a6fd60fc60a">reserved_16_63</a>               : 48;
<a name="l05454"></a>05454 <span class="preprocessor">#endif</span>
<a name="l05455"></a>05455 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#ae83f146b370065d36b59977b0ccee2dd">s</a>;
<a name="l05456"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a1b64abb808cf73fe0df360b522de026a">05456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html">cvmx_bgxx_gmp_pcs_rxx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a1b64abb808cf73fe0df360b522de026a">cn73xx</a>;
<a name="l05457"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a3c6e300b00d15ee6d376a29221807085">05457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html">cvmx_bgxx_gmp_pcs_rxx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a3c6e300b00d15ee6d376a29221807085">cn78xx</a>;
<a name="l05458"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a26aa8e6efaf3e6c347a93d9ba9c06207">05458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html">cvmx_bgxx_gmp_pcs_rxx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#a26aa8e6efaf3e6c347a93d9ba9c06207">cn78xxp1</a>;
<a name="l05459"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#aa85b9fdc7a62014ed6258863ecc490d8">05459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__states_1_1cvmx__bgxx__gmp__pcs__rxx__states__s.html">cvmx_bgxx_gmp_pcs_rxx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html#aa85b9fdc7a62014ed6258863ecc490d8">cnf75xx</a>;
<a name="l05460"></a>05460 };
<a name="l05461"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a09ee15fc6ff8c40f0454b129dfa0fd49">05461</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html" title="cvmx_bgx::_gmp_pcs_rx::_states">cvmx_bgxx_gmp_pcs_rxx_states</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__states.html" title="cvmx_bgx::_gmp_pcs_rx::_states">cvmx_bgxx_gmp_pcs_rxx_states_t</a>;
<a name="l05462"></a>05462 <span class="comment"></span>
<a name="l05463"></a>05463 <span class="comment">/**</span>
<a name="l05464"></a>05464 <span class="comment"> * cvmx_bgx#_gmp_pcs_rx#_sync</span>
<a name="l05465"></a>05465 <span class="comment"> */</span>
<a name="l05466"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html">05466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html" title="cvmx_bgx::_gmp_pcs_rx::_sync">cvmx_bgxx_gmp_pcs_rxx_sync</a> {
<a name="l05467"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#acbf87d039a4731481f76af9725a6555c">05467</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#acbf87d039a4731481f76af9725a6555c">u64</a>;
<a name="l05468"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html">05468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html">cvmx_bgxx_gmp_pcs_rxx_sync_s</a> {
<a name="l05469"></a>05469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05470"></a>05470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a05ba7b9d3fb9db8d630f2e63d1cad837">reserved_2_63</a>                : 62;
<a name="l05471"></a>05471     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a458b9b10030b883c95d73c3798bc72fc">sync</a>                         : 1;  <span class="comment">/**&lt; When set, code group synchronization achieved. */</span>
<a name="l05472"></a>05472     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a2707f36627676329fca8811f397390a6">bit_lock</a>                     : 1;  <span class="comment">/**&lt; When set, bit lock achieved. */</span>
<a name="l05473"></a>05473 <span class="preprocessor">#else</span>
<a name="l05474"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a2707f36627676329fca8811f397390a6">05474</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a2707f36627676329fca8811f397390a6">bit_lock</a>                     : 1;
<a name="l05475"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a458b9b10030b883c95d73c3798bc72fc">05475</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a458b9b10030b883c95d73c3798bc72fc">sync</a>                         : 1;
<a name="l05476"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a05ba7b9d3fb9db8d630f2e63d1cad837">05476</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html#a05ba7b9d3fb9db8d630f2e63d1cad837">reserved_2_63</a>                : 62;
<a name="l05477"></a>05477 <span class="preprocessor">#endif</span>
<a name="l05478"></a>05478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a4a82dedcf43f2fff7e03b4763f3ac6f2">s</a>;
<a name="l05479"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a47aa12e8f0795c21f37c3272ff18d72a">05479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html">cvmx_bgxx_gmp_pcs_rxx_sync_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a47aa12e8f0795c21f37c3272ff18d72a">cn73xx</a>;
<a name="l05480"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a18296a2caf35150ccbffce35d26ee3c7">05480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html">cvmx_bgxx_gmp_pcs_rxx_sync_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a18296a2caf35150ccbffce35d26ee3c7">cn78xx</a>;
<a name="l05481"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a68fcdeccc8b5c6e580ccf498af0994ab">05481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html">cvmx_bgxx_gmp_pcs_rxx_sync_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a68fcdeccc8b5c6e580ccf498af0994ab">cn78xxp1</a>;
<a name="l05482"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a46334a9925f0220146fdf193c116097b">05482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__rxx__sync_1_1cvmx__bgxx__gmp__pcs__rxx__sync__s.html">cvmx_bgxx_gmp_pcs_rxx_sync_s</a>   <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html#a46334a9925f0220146fdf193c116097b">cnf75xx</a>;
<a name="l05483"></a>05483 };
<a name="l05484"></a><a class="code" href="cvmx-bgxx-defs_8h.html#afde834c2922fbab45675e297bff1be67">05484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html" title="cvmx_bgx::_gmp_pcs_rx::_sync">cvmx_bgxx_gmp_pcs_rxx_sync</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__rxx__sync.html" title="cvmx_bgx::_gmp_pcs_rx::_sync">cvmx_bgxx_gmp_pcs_rxx_sync_t</a>;
<a name="l05485"></a>05485 <span class="comment"></span>
<a name="l05486"></a>05486 <span class="comment">/**</span>
<a name="l05487"></a>05487 <span class="comment"> * cvmx_bgx#_gmp_pcs_sgm#_an_adv</span>
<a name="l05488"></a>05488 <span class="comment"> *</span>
<a name="l05489"></a>05489 <span class="comment"> * This is the SGMII autonegotiation advertisement register (sent out as tx_Config_Reg&lt;15:0&gt; as</span>
<a name="l05490"></a>05490 <span class="comment"> * defined in IEEE 802.3 clause 37). This register is sent during autonegotiation if</span>
<a name="l05491"></a>05491 <span class="comment"> * BGX()_GMP_PCS_MISC()_CTL[MAC_PHY] is set (1 = PHY mode). If the bit is not set (0 =</span>
<a name="l05492"></a>05492 <span class="comment"> * MAC mode), then tx_Config_Reg&lt;14&gt; becomes ACK bit and tx_Config_Reg&lt;0&gt; is always 1. All other</span>
<a name="l05493"></a>05493 <span class="comment"> * bits in tx_Config_Reg sent will be 0. The PHY dictates the autonegotiation results.</span>
<a name="l05494"></a>05494 <span class="comment"> */</span>
<a name="l05495"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html">05495</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html" title="cvmx_bgx::_gmp_pcs_sgm::_an_adv">cvmx_bgxx_gmp_pcs_sgmx_an_adv</a> {
<a name="l05496"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a5e5843d784d87b9a6e657479ae8c0108">05496</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a5e5843d784d87b9a6e657479ae8c0108">u64</a>;
<a name="l05497"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html">05497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_an_adv_s</a> {
<a name="l05498"></a>05498 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05499"></a>05499 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#ad682e844876e348e7e882b0fdb78e5fe">reserved_16_63</a>               : 48;
<a name="l05500"></a>05500     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a1a52167b86567905649a7e8a73902fe6">link</a>                         : 1;  <span class="comment">/**&lt; Link status: 1 = Link up. 0 = Link down. */</span>
<a name="l05501"></a>05501     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a695dadf197c3ac592df7a1f7ef3897e6">ack</a>                          : 1;  <span class="comment">/**&lt; Autonegotiation acknowledgement. */</span>
<a name="l05502"></a>05502     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a37fe885be3e83b1851462bdf4deec434">reserved_13_13</a>               : 1;
<a name="l05503"></a>05503     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#acbf3e38a2307ce1714471991db8aea1e">dup</a>                          : 1;  <span class="comment">/**&lt; Duplex mode: 1 = full duplex, 0 = half duplex. */</span>
<a name="l05504"></a>05504     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a43f1c78fe1dcca5ff8b550640454b01f">speed</a>                        : 2;  <span class="comment">/**&lt; Link speed:</span>
<a name="l05505"></a>05505 <span class="comment">                                                         0x0 = 10 Mb/s.</span>
<a name="l05506"></a>05506 <span class="comment">                                                         0x1 = 100 Mb/s.</span>
<a name="l05507"></a>05507 <span class="comment">                                                         0x2 = 1000 Mb/s.</span>
<a name="l05508"></a>05508 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l05509"></a>05509     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#aad3db90bd2264ff05519d059694ddd05">reserved_1_9</a>                 : 9;
<a name="l05510"></a>05510     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a45a038c2c212cf8aa9188c4c725ed3a5">one</a>                          : 1;  <span class="comment">/**&lt; Always set to match tx_Config_Reg&lt;0&gt;. */</span>
<a name="l05511"></a>05511 <span class="preprocessor">#else</span>
<a name="l05512"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a45a038c2c212cf8aa9188c4c725ed3a5">05512</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a45a038c2c212cf8aa9188c4c725ed3a5">one</a>                          : 1;
<a name="l05513"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#aad3db90bd2264ff05519d059694ddd05">05513</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#aad3db90bd2264ff05519d059694ddd05">reserved_1_9</a>                 : 9;
<a name="l05514"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a43f1c78fe1dcca5ff8b550640454b01f">05514</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a43f1c78fe1dcca5ff8b550640454b01f">speed</a>                        : 2;
<a name="l05515"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#acbf3e38a2307ce1714471991db8aea1e">05515</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#acbf3e38a2307ce1714471991db8aea1e">dup</a>                          : 1;
<a name="l05516"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a37fe885be3e83b1851462bdf4deec434">05516</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a37fe885be3e83b1851462bdf4deec434">reserved_13_13</a>               : 1;
<a name="l05517"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a695dadf197c3ac592df7a1f7ef3897e6">05517</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a695dadf197c3ac592df7a1f7ef3897e6">ack</a>                          : 1;
<a name="l05518"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a1a52167b86567905649a7e8a73902fe6">05518</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#a1a52167b86567905649a7e8a73902fe6">link</a>                         : 1;
<a name="l05519"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#ad682e844876e348e7e882b0fdb78e5fe">05519</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html#ad682e844876e348e7e882b0fdb78e5fe">reserved_16_63</a>               : 48;
<a name="l05520"></a>05520 <span class="preprocessor">#endif</span>
<a name="l05521"></a>05521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a7f3267d3028c63a2ddf0103b460e1ae6">s</a>;
<a name="l05522"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#aa108aedcc212f2d583e49a7933ea0b2a">05522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_an_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#aa108aedcc212f2d583e49a7933ea0b2a">cn73xx</a>;
<a name="l05523"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#ab5dd8ccaf8845005bfc0d23e26950a8b">05523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_an_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#ab5dd8ccaf8845005bfc0d23e26950a8b">cn78xx</a>;
<a name="l05524"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a35599c067cc52c88f994db5bd3139eab">05524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_an_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a35599c067cc52c88f994db5bd3139eab">cn78xxp1</a>;
<a name="l05525"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a0b29e9c1628334e82c063c696de98d0a">05525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__an__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__an__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_an_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html#a0b29e9c1628334e82c063c696de98d0a">cnf75xx</a>;
<a name="l05526"></a>05526 };
<a name="l05527"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab1305205b0d772f9ab41f653b64c08a3">05527</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html" title="cvmx_bgx::_gmp_pcs_sgm::_an_adv">cvmx_bgxx_gmp_pcs_sgmx_an_adv</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__an__adv.html" title="cvmx_bgx::_gmp_pcs_sgm::_an_adv">cvmx_bgxx_gmp_pcs_sgmx_an_adv_t</a>;
<a name="l05528"></a>05528 <span class="comment"></span>
<a name="l05529"></a>05529 <span class="comment">/**</span>
<a name="l05530"></a>05530 <span class="comment"> * cvmx_bgx#_gmp_pcs_sgm#_lp_adv</span>
<a name="l05531"></a>05531 <span class="comment"> *</span>
<a name="l05532"></a>05532 <span class="comment"> * This is the SGMII link partner advertisement register (received as rx_Config_Reg&lt;15:0&gt; as</span>
<a name="l05533"></a>05533 <span class="comment"> * defined in IEEE 802.3 clause 37).</span>
<a name="l05534"></a>05534 <span class="comment"> */</span>
<a name="l05535"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html">05535</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html" title="cvmx_bgx::_gmp_pcs_sgm::_lp_adv">cvmx_bgxx_gmp_pcs_sgmx_lp_adv</a> {
<a name="l05536"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#abb11d0a81fad1b0677ee3ffee15da2eb">05536</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#abb11d0a81fad1b0677ee3ffee15da2eb">u64</a>;
<a name="l05537"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html">05537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_lp_adv_s</a> {
<a name="l05538"></a>05538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05539"></a>05539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a05179a64286ce6352832a7607f76f6a3">reserved_16_63</a>               : 48;
<a name="l05540"></a>05540     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#adea43baae4f06dc88cdf9b5bff3de5bd">link</a>                         : 1;  <span class="comment">/**&lt; Link status: 1 = Link up. 0 = Link down. */</span>
<a name="l05541"></a>05541     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4a34a11787b08da1854350ce19f6bbe9">reserved_13_14</a>               : 2;
<a name="l05542"></a>05542     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4b5e88f537d211695c3bcdfcce15c42e">dup</a>                          : 1;  <span class="comment">/**&lt; Duplex mode: 1 = Full duplex, 0 = Half duplex. */</span>
<a name="l05543"></a>05543     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#aedd974791bd4f27f5f0cccbfb9074eb3">speed</a>                        : 2;  <span class="comment">/**&lt; Link speed:</span>
<a name="l05544"></a>05544 <span class="comment">                                                         0x0 = 10 Mb/s.</span>
<a name="l05545"></a>05545 <span class="comment">                                                         0x1 = 100 Mb/s.</span>
<a name="l05546"></a>05546 <span class="comment">                                                         0x2 = 1000 Mb/s.</span>
<a name="l05547"></a>05547 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l05548"></a>05548     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4275c34de7aebd9e5cde8d5ded56a3cb">reserved_1_9</a>                 : 9;
<a name="l05549"></a>05549     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a733d6cf54ad404c54f70be7df625cda3">one</a>                          : 1;  <span class="comment">/**&lt; Always set to match tx_Config_Reg&lt;0&gt; */</span>
<a name="l05550"></a>05550 <span class="preprocessor">#else</span>
<a name="l05551"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a733d6cf54ad404c54f70be7df625cda3">05551</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a733d6cf54ad404c54f70be7df625cda3">one</a>                          : 1;
<a name="l05552"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4275c34de7aebd9e5cde8d5ded56a3cb">05552</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4275c34de7aebd9e5cde8d5ded56a3cb">reserved_1_9</a>                 : 9;
<a name="l05553"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#aedd974791bd4f27f5f0cccbfb9074eb3">05553</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#aedd974791bd4f27f5f0cccbfb9074eb3">speed</a>                        : 2;
<a name="l05554"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4b5e88f537d211695c3bcdfcce15c42e">05554</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4b5e88f537d211695c3bcdfcce15c42e">dup</a>                          : 1;
<a name="l05555"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4a34a11787b08da1854350ce19f6bbe9">05555</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a4a34a11787b08da1854350ce19f6bbe9">reserved_13_14</a>               : 2;
<a name="l05556"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#adea43baae4f06dc88cdf9b5bff3de5bd">05556</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#adea43baae4f06dc88cdf9b5bff3de5bd">link</a>                         : 1;
<a name="l05557"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a05179a64286ce6352832a7607f76f6a3">05557</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html#a05179a64286ce6352832a7607f76f6a3">reserved_16_63</a>               : 48;
<a name="l05558"></a>05558 <span class="preprocessor">#endif</span>
<a name="l05559"></a>05559 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#abc6841e4f435a57d0f5f093e59e9ad2c">s</a>;
<a name="l05560"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#aaaa32eafbdf4589991cb5f946c492482">05560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_lp_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#aaaa32eafbdf4589991cb5f946c492482">cn73xx</a>;
<a name="l05561"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#a0b2ffd87ce8b13cc2134c382821d4a5d">05561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_lp_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#a0b2ffd87ce8b13cc2134c382821d4a5d">cn78xx</a>;
<a name="l05562"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#a129df032499e010edb8de7782e8d797b">05562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_lp_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#a129df032499e010edb8de7782e8d797b">cn78xxp1</a>;
<a name="l05563"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#a308475c63fc82d6f7433ba0393d8d563">05563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__sgmx__lp__adv_1_1cvmx__bgxx__gmp__pcs__sgmx__lp__adv__s.html">cvmx_bgxx_gmp_pcs_sgmx_lp_adv_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html#a308475c63fc82d6f7433ba0393d8d563">cnf75xx</a>;
<a name="l05564"></a>05564 };
<a name="l05565"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a34ae5b1f2d54498d066a2aa464457304">05565</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html" title="cvmx_bgx::_gmp_pcs_sgm::_lp_adv">cvmx_bgxx_gmp_pcs_sgmx_lp_adv</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__sgmx__lp__adv.html" title="cvmx_bgx::_gmp_pcs_sgm::_lp_adv">cvmx_bgxx_gmp_pcs_sgmx_lp_adv_t</a>;
<a name="l05566"></a>05566 <span class="comment"></span>
<a name="l05567"></a>05567 <span class="comment">/**</span>
<a name="l05568"></a>05568 <span class="comment"> * cvmx_bgx#_gmp_pcs_tx#_states</span>
<a name="l05569"></a>05569 <span class="comment"> */</span>
<a name="l05570"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html">05570</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html" title="cvmx_bgx::_gmp_pcs_tx::_states">cvmx_bgxx_gmp_pcs_txx_states</a> {
<a name="l05571"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a3aae2f191c65e30fdc93b14dfc506c29">05571</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a3aae2f191c65e30fdc93b14dfc506c29">u64</a>;
<a name="l05572"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html">05572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html">cvmx_bgxx_gmp_pcs_txx_states_s</a> {
<a name="l05573"></a>05573 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05574"></a>05574 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#aba8b61059e83a9263c460e99679fa858">reserved_7_63</a>                : 57;
<a name="l05575"></a>05575     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a8a285eb49dfac6da42555947ac6bcef4">xmit</a>                         : 2;  <span class="comment">/**&lt; 0x0 = Undefined.</span>
<a name="l05576"></a>05576 <span class="comment">                                                         0x1 = Config.</span>
<a name="l05577"></a>05577 <span class="comment">                                                         0x2 = Idle.</span>
<a name="l05578"></a>05578 <span class="comment">                                                         0x3 = Data. */</span>
<a name="l05579"></a>05579     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a33917ee0082f2372c9accc3f1b6dc235">tx_bad</a>                       : 1;  <span class="comment">/**&lt; Transmit state machine in an illegal state. */</span>
<a name="l05580"></a>05580     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a12ac1fe9efb32c86442b5389c47d1526">ord_st</a>                       : 4;  <span class="comment">/**&lt; Transmit ordered set state-machine state. */</span>
<a name="l05581"></a>05581 <span class="preprocessor">#else</span>
<a name="l05582"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a12ac1fe9efb32c86442b5389c47d1526">05582</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a12ac1fe9efb32c86442b5389c47d1526">ord_st</a>                       : 4;
<a name="l05583"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a33917ee0082f2372c9accc3f1b6dc235">05583</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a33917ee0082f2372c9accc3f1b6dc235">tx_bad</a>                       : 1;
<a name="l05584"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a8a285eb49dfac6da42555947ac6bcef4">05584</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#a8a285eb49dfac6da42555947ac6bcef4">xmit</a>                         : 2;
<a name="l05585"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#aba8b61059e83a9263c460e99679fa858">05585</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html#aba8b61059e83a9263c460e99679fa858">reserved_7_63</a>                : 57;
<a name="l05586"></a>05586 <span class="preprocessor">#endif</span>
<a name="l05587"></a>05587 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a5d169d195482dd0476f34cf7862bd360">s</a>;
<a name="l05588"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a725231e177fbb93442d15eaa048ce4bc">05588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html">cvmx_bgxx_gmp_pcs_txx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a725231e177fbb93442d15eaa048ce4bc">cn73xx</a>;
<a name="l05589"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#ae70eafa4d9a107aaccde072d0fb5fa36">05589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html">cvmx_bgxx_gmp_pcs_txx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#ae70eafa4d9a107aaccde072d0fb5fa36">cn78xx</a>;
<a name="l05590"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#aed0ac98c76692d8bf1ed2b65d04f2b96">05590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html">cvmx_bgxx_gmp_pcs_txx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#aed0ac98c76692d8bf1ed2b65d04f2b96">cn78xxp1</a>;
<a name="l05591"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a8f4304e342ad960f1320cede90c0db5f">05591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__txx__states_1_1cvmx__bgxx__gmp__pcs__txx__states__s.html">cvmx_bgxx_gmp_pcs_txx_states_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html#a8f4304e342ad960f1320cede90c0db5f">cnf75xx</a>;
<a name="l05592"></a>05592 };
<a name="l05593"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0f9aa582375ec7837a5f691c69b68d5b">05593</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html" title="cvmx_bgx::_gmp_pcs_tx::_states">cvmx_bgxx_gmp_pcs_txx_states</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__txx__states.html" title="cvmx_bgx::_gmp_pcs_tx::_states">cvmx_bgxx_gmp_pcs_txx_states_t</a>;
<a name="l05594"></a>05594 <span class="comment"></span>
<a name="l05595"></a>05595 <span class="comment">/**</span>
<a name="l05596"></a>05596 <span class="comment"> * cvmx_bgx#_gmp_pcs_tx_rx#_polarity</span>
<a name="l05597"></a>05597 <span class="comment"> *</span>
<a name="l05598"></a>05598 <span class="comment"> * BGX()_GMP_PCS_TX_RX()_POLARITY[AUTORXPL] shows correct polarity needed on the link</span>
<a name="l05599"></a>05599 <span class="comment"> * receive path after code group synchronization is achieved.</span>
<a name="l05600"></a>05600 <span class="comment"> */</span>
<a name="l05601"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html">05601</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html" title="cvmx_bgx::_gmp_pcs_tx_rx::_polarity">cvmx_bgxx_gmp_pcs_tx_rxx_polarity</a> {
<a name="l05602"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#a22547f902b9a7900e7289e5dd94860be">05602</a>     uint64_t <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#a22547f902b9a7900e7289e5dd94860be">u64</a>;
<a name="l05603"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html">05603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html">cvmx_bgxx_gmp_pcs_tx_rxx_polarity_s</a> {
<a name="l05604"></a>05604 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05605"></a>05605 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a9ceda7d5d3ef339a5a0b6904a56be308">reserved_4_63</a>                : 60;
<a name="l05606"></a>05606     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a4c145bf53c2a52217a0687ad73752e61">rxovrd</a>                       : 1;  <span class="comment">/**&lt; RX polarity override.</span>
<a name="l05607"></a>05607 <span class="comment">                                                         0 = AUTORXPL determines polarity.</span>
<a name="l05608"></a>05608 <span class="comment">                                                         1 = [RXPLRT] determines polarity. */</span>
<a name="l05609"></a>05609     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#aaf8fc245374c16fadf2cc099e47c7512">autorxpl</a>                     : 1;  <span class="comment">/**&lt; Auto RX polarity detected:</span>
<a name="l05610"></a>05610 <span class="comment">                                                         0 = Normal polarity.</span>
<a name="l05611"></a>05611 <span class="comment">                                                         1 = Inverted polarity.</span>
<a name="l05612"></a>05612 <span class="comment">                                                         This bit always represents the correct RX polarity setting needed for successful RX path</span>
<a name="l05613"></a>05613 <span class="comment">                                                         operation, once a successful code group sync is obtained. */</span>
<a name="l05614"></a>05614     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a02cf6d917a919e882b340a1512f8669a">rxplrt</a>                       : 1;  <span class="comment">/**&lt; RX polarity: 0 = Normal polarity, 1 = Inverted polarity. */</span>
<a name="l05615"></a>05615     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a31e13a2bbc38b8a23adecc84b3c1d198">txplrt</a>                       : 1;  <span class="comment">/**&lt; TX polarity: 0 = Normal polarity, 1 = Inverted polarity. */</span>
<a name="l05616"></a>05616 <span class="preprocessor">#else</span>
<a name="l05617"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a31e13a2bbc38b8a23adecc84b3c1d198">05617</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a31e13a2bbc38b8a23adecc84b3c1d198">txplrt</a>                       : 1;
<a name="l05618"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a02cf6d917a919e882b340a1512f8669a">05618</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a02cf6d917a919e882b340a1512f8669a">rxplrt</a>                       : 1;
<a name="l05619"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#aaf8fc245374c16fadf2cc099e47c7512">05619</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#aaf8fc245374c16fadf2cc099e47c7512">autorxpl</a>                     : 1;
<a name="l05620"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a4c145bf53c2a52217a0687ad73752e61">05620</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a4c145bf53c2a52217a0687ad73752e61">rxovrd</a>                       : 1;
<a name="l05621"></a><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a9ceda7d5d3ef339a5a0b6904a56be308">05621</a>     uint64_t <a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html#a9ceda7d5d3ef339a5a0b6904a56be308">reserved_4_63</a>                : 60;
<a name="l05622"></a>05622 <span class="preprocessor">#endif</span>
<a name="l05623"></a>05623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#abb98eb5503bb94e43430736d6b18eaaf">s</a>;
<a name="l05624"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#aeaf36a1cb496642c25521fb8bf6ae2f3">05624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html">cvmx_bgxx_gmp_pcs_tx_rxx_polarity_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#aeaf36a1cb496642c25521fb8bf6ae2f3">cn73xx</a>;
<a name="l05625"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#a1e7f7c4f8d04687a667a9dd0c694135f">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html">cvmx_bgxx_gmp_pcs_tx_rxx_polarity_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#a1e7f7c4f8d04687a667a9dd0c694135f">cn78xx</a>;
<a name="l05626"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#ad858253378f7505dd8ef7409b28209b1">05626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html">cvmx_bgxx_gmp_pcs_tx_rxx_polarity_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#ad858253378f7505dd8ef7409b28209b1">cn78xxp1</a>;
<a name="l05627"></a><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#abf26d956bf3910bf924ba3c9da9cc276">05627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__gmp__pcs__tx__rxx__polarity_1_1cvmx__bgxx__gmp__pcs__tx__rxx__polarity__s.html">cvmx_bgxx_gmp_pcs_tx_rxx_polarity_s</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html#abf26d956bf3910bf924ba3c9da9cc276">cnf75xx</a>;
<a name="l05628"></a>05628 };
<a name="l05629"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aefc7d819c43a0f309b0588d49aac4a63">05629</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html" title="cvmx_bgx::_gmp_pcs_tx_rx::_polarity">cvmx_bgxx_gmp_pcs_tx_rxx_polarity</a> <a class="code" href="unioncvmx__bgxx__gmp__pcs__tx__rxx__polarity.html" title="cvmx_bgx::_gmp_pcs_tx_rx::_polarity">cvmx_bgxx_gmp_pcs_tx_rxx_polarity_t</a>;
<a name="l05630"></a>05630 <span class="comment"></span>
<a name="l05631"></a>05631 <span class="comment">/**</span>
<a name="l05632"></a>05632 <span class="comment"> * cvmx_bgx#_smu#_cbfc_ctl</span>
<a name="l05633"></a>05633 <span class="comment"> */</span>
<a name="l05634"></a><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html">05634</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html" title="cvmx_bgx::_smu::_cbfc_ctl">cvmx_bgxx_smux_cbfc_ctl</a> {
<a name="l05635"></a><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a16cd95d527abb0f4cbe5ef540488af08">05635</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a16cd95d527abb0f4cbe5ef540488af08">u64</a>;
<a name="l05636"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html">05636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html">cvmx_bgxx_smux_cbfc_ctl_s</a> {
<a name="l05637"></a>05637 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05638"></a>05638 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a695494f44d2b28c2f4e439e510b12482">phys_en</a>                      : 16; <span class="comment">/**&lt; Physical backpressure enable. Determines which classes/channels in the class enable vector</span>
<a name="l05639"></a>05639 <span class="comment">                                                         field of a transmitted PFC packet can be asserted due to RX physical backpressure. */</span>
<a name="l05640"></a>05640     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a85d4ac9f1abd820aa40527a95a17f710">logl_en</a>                      : 16; <span class="comment">/**&lt; Logical backpressure enable. Determines which classes/channels in the class enable vector</span>
<a name="l05641"></a>05641 <span class="comment">                                                         field of a transmitted PFC packet can be asserted due to RX logical backpressure. */</span>
<a name="l05642"></a>05642     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#ac9881d1af9b4abd5e8d93779bca13549">reserved_4_31</a>                : 28;
<a name="l05643"></a>05643     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a5ba9db30eb12c808465614dcb388230a">bck_en</a>                       : 1;  <span class="comment">/**&lt; Forward PFC information to the backpressure block. */</span>
<a name="l05644"></a>05644     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a81a8b7219d82e7c7637aab99893664e9">drp_en</a>                       : 1;  <span class="comment">/**&lt; Drop-control enable. When set, drop PFC frames. */</span>
<a name="l05645"></a>05645     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a82afcab11e87aed06229e5d09183f971">tx_en</a>                        : 1;  <span class="comment">/**&lt; Transmit enable. When set, allow for PFC packets. Must be clear in HiGig2 mode</span>
<a name="l05646"></a>05646 <span class="comment">                                                         i.e. when BGX()_SMU()_TX_CTL[HG_EN] = 1 and BGX()_SMU()_RX_UDD_SKP[LEN] =</span>
<a name="l05647"></a>05647 <span class="comment">                                                         16. */</span>
<a name="l05648"></a>05648     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a7b7764da34b7b08ba0876e40d5634572">rx_en</a>                        : 1;  <span class="comment">/**&lt; Receive enable. When set, allow for PFC packets. Must be clear in HiGig2 mode</span>
<a name="l05649"></a>05649 <span class="comment">                                                         i.e. when BGX()_SMU()_TX_CTL[HG_EN] = 1 and BGX()_SMU()_RX_UDD_SKP[LEN] =</span>
<a name="l05650"></a>05650 <span class="comment">                                                         16. */</span>
<a name="l05651"></a>05651 <span class="preprocessor">#else</span>
<a name="l05652"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a7b7764da34b7b08ba0876e40d5634572">05652</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a7b7764da34b7b08ba0876e40d5634572">rx_en</a>                        : 1;
<a name="l05653"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a82afcab11e87aed06229e5d09183f971">05653</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a82afcab11e87aed06229e5d09183f971">tx_en</a>                        : 1;
<a name="l05654"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a81a8b7219d82e7c7637aab99893664e9">05654</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a81a8b7219d82e7c7637aab99893664e9">drp_en</a>                       : 1;
<a name="l05655"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a5ba9db30eb12c808465614dcb388230a">05655</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a5ba9db30eb12c808465614dcb388230a">bck_en</a>                       : 1;
<a name="l05656"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#ac9881d1af9b4abd5e8d93779bca13549">05656</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#ac9881d1af9b4abd5e8d93779bca13549">reserved_4_31</a>                : 28;
<a name="l05657"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a85d4ac9f1abd820aa40527a95a17f710">05657</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a85d4ac9f1abd820aa40527a95a17f710">logl_en</a>                      : 16;
<a name="l05658"></a><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a695494f44d2b28c2f4e439e510b12482">05658</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html#a695494f44d2b28c2f4e439e510b12482">phys_en</a>                      : 16;
<a name="l05659"></a>05659 <span class="preprocessor">#endif</span>
<a name="l05660"></a>05660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a1370ef36678df0ea0b6e3d40ffd65f83">s</a>;
<a name="l05661"></a><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a421ab28502f7a3a76eae3ef6d3bc84de">05661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html">cvmx_bgxx_smux_cbfc_ctl_s</a>      <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a421ab28502f7a3a76eae3ef6d3bc84de">cn73xx</a>;
<a name="l05662"></a><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a0aed1608ceeff8b187e4d9cf3cb1a4bb">05662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html">cvmx_bgxx_smux_cbfc_ctl_s</a>      <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a0aed1608ceeff8b187e4d9cf3cb1a4bb">cn78xx</a>;
<a name="l05663"></a><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#ae71ab5b843a99b645ffedb1fba4290cf">05663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html">cvmx_bgxx_smux_cbfc_ctl_s</a>      <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#ae71ab5b843a99b645ffedb1fba4290cf">cn78xxp1</a>;
<a name="l05664"></a><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a52f18eee4a4d2c7a8854191e312db2e6">05664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__cbfc__ctl_1_1cvmx__bgxx__smux__cbfc__ctl__s.html">cvmx_bgxx_smux_cbfc_ctl_s</a>      <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html#a52f18eee4a4d2c7a8854191e312db2e6">cnf75xx</a>;
<a name="l05665"></a>05665 };
<a name="l05666"></a><a class="code" href="cvmx-bgxx-defs_8h.html#acbb8a10badc9e03bc19a00371e76cd00">05666</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html" title="cvmx_bgx::_smu::_cbfc_ctl">cvmx_bgxx_smux_cbfc_ctl</a> <a class="code" href="unioncvmx__bgxx__smux__cbfc__ctl.html" title="cvmx_bgx::_smu::_cbfc_ctl">cvmx_bgxx_smux_cbfc_ctl_t</a>;
<a name="l05667"></a>05667 <span class="comment"></span>
<a name="l05668"></a>05668 <span class="comment">/**</span>
<a name="l05669"></a>05669 <span class="comment"> * cvmx_bgx#_smu#_ctrl</span>
<a name="l05670"></a>05670 <span class="comment"> */</span>
<a name="l05671"></a><a class="code" href="unioncvmx__bgxx__smux__ctrl.html">05671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__ctrl.html" title="cvmx_bgx::_smu::_ctrl">cvmx_bgxx_smux_ctrl</a> {
<a name="l05672"></a><a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a8d3db9c444bca025ac62d2c69f69cce9">05672</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a8d3db9c444bca025ac62d2c69f69cce9">u64</a>;
<a name="l05673"></a><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html">05673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html">cvmx_bgxx_smux_ctrl_s</a> {
<a name="l05674"></a>05674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05675"></a>05675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#ad86a97d346a758f190f31766e2192bd3">reserved_2_63</a>                : 62;
<a name="l05676"></a>05676     uint64_t <a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#a53570d4f6150b5502bdf5d660cd551dc">tx_idle</a>                      : 1;  <span class="comment">/**&lt; TX machine is idle. This indication pertains to the framer FSM and ignores the effects on</span>
<a name="l05677"></a>05677 <span class="comment">                                                         the data-path controls or values which occur when BGX()_SMU()_TX_CTL[LS_BYP] is</span>
<a name="l05678"></a>05678 <span class="comment">                                                         set. */</span>
<a name="l05679"></a>05679     uint64_t <a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#ae74a89f6efec47824a80174808101e84">rx_idle</a>                      : 1;  <span class="comment">/**&lt; RX machine is idle. */</span>
<a name="l05680"></a>05680 <span class="preprocessor">#else</span>
<a name="l05681"></a><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#ae74a89f6efec47824a80174808101e84">05681</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#ae74a89f6efec47824a80174808101e84">rx_idle</a>                      : 1;
<a name="l05682"></a><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#a53570d4f6150b5502bdf5d660cd551dc">05682</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#a53570d4f6150b5502bdf5d660cd551dc">tx_idle</a>                      : 1;
<a name="l05683"></a><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#ad86a97d346a758f190f31766e2192bd3">05683</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html#ad86a97d346a758f190f31766e2192bd3">reserved_2_63</a>                : 62;
<a name="l05684"></a>05684 <span class="preprocessor">#endif</span>
<a name="l05685"></a>05685 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a44ef7744e24c620069a707daab1d7294">s</a>;
<a name="l05686"></a><a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a8256428fbb7351ba471533b70df99530">05686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html">cvmx_bgxx_smux_ctrl_s</a>          <a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a8256428fbb7351ba471533b70df99530">cn73xx</a>;
<a name="l05687"></a><a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a6ef48d6015c533c76cd4c3189f104677">05687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html">cvmx_bgxx_smux_ctrl_s</a>          <a class="code" href="unioncvmx__bgxx__smux__ctrl.html#a6ef48d6015c533c76cd4c3189f104677">cn78xx</a>;
<a name="l05688"></a><a class="code" href="unioncvmx__bgxx__smux__ctrl.html#aaaa831c727ab2a4b643db939ca9129fd">05688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html">cvmx_bgxx_smux_ctrl_s</a>          <a class="code" href="unioncvmx__bgxx__smux__ctrl.html#aaaa831c727ab2a4b643db939ca9129fd">cn78xxp1</a>;
<a name="l05689"></a><a class="code" href="unioncvmx__bgxx__smux__ctrl.html#aa4c5f6ba92f8595306cb10ce0040de4c">05689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ctrl_1_1cvmx__bgxx__smux__ctrl__s.html">cvmx_bgxx_smux_ctrl_s</a>          <a class="code" href="unioncvmx__bgxx__smux__ctrl.html#aa4c5f6ba92f8595306cb10ce0040de4c">cnf75xx</a>;
<a name="l05690"></a>05690 };
<a name="l05691"></a><a class="code" href="cvmx-bgxx-defs_8h.html#acca890ee1e54e7f971e5095fa27569a0">05691</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__ctrl.html" title="cvmx_bgx::_smu::_ctrl">cvmx_bgxx_smux_ctrl</a> <a class="code" href="unioncvmx__bgxx__smux__ctrl.html" title="cvmx_bgx::_smu::_ctrl">cvmx_bgxx_smux_ctrl_t</a>;
<a name="l05692"></a>05692 <span class="comment"></span>
<a name="l05693"></a>05693 <span class="comment">/**</span>
<a name="l05694"></a>05694 <span class="comment"> * cvmx_bgx#_smu#_ext_loopback</span>
<a name="l05695"></a>05695 <span class="comment"> *</span>
<a name="l05696"></a>05696 <span class="comment"> * In loopback mode, the IFG1+IFG2 of local and remote parties must match exactly; otherwise one</span>
<a name="l05697"></a>05697 <span class="comment"> * of the two sides&apos; loopback FIFO will overrun: BGX()_SMU()_TX_INT[LB_OVRFLW].</span>
<a name="l05698"></a>05698 <span class="comment"> */</span>
<a name="l05699"></a><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html">05699</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html" title="cvmx_bgx::_smu::_ext_loopback">cvmx_bgxx_smux_ext_loopback</a> {
<a name="l05700"></a><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#abab5b39cd516b13fa16b9444523cbaca">05700</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#abab5b39cd516b13fa16b9444523cbaca">u64</a>;
<a name="l05701"></a><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html">05701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html">cvmx_bgxx_smux_ext_loopback_s</a> {
<a name="l05702"></a>05702 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05703"></a>05703 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#abf1b0a5d6c83a225a86f73cdacd9552c">reserved_5_63</a>                : 59;
<a name="l05704"></a>05704     uint64_t <a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#a7f37bb2936f9b9f4364990e35e72e2a8">en</a>                           : 1;  <span class="comment">/**&lt; Loopback enable. Puts the packet interface in external loopback mode where the RX lines</span>
<a name="l05705"></a>05705 <span class="comment">                                                         are reflected on the TX lines. */</span>
<a name="l05706"></a>05706     uint64_t <a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#a309a61088eff1f83f58d09b2edca2068">thresh</a>                       : 4;  <span class="comment">/**&lt; Threshold on the TX FIFO. Software must only write the typical value. Any other value</span>
<a name="l05707"></a>05707 <span class="comment">                                                         causes loopback mode not to function correctly. */</span>
<a name="l05708"></a>05708 <span class="preprocessor">#else</span>
<a name="l05709"></a><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#a309a61088eff1f83f58d09b2edca2068">05709</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#a309a61088eff1f83f58d09b2edca2068">thresh</a>                       : 4;
<a name="l05710"></a><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#a7f37bb2936f9b9f4364990e35e72e2a8">05710</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#a7f37bb2936f9b9f4364990e35e72e2a8">en</a>                           : 1;
<a name="l05711"></a><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#abf1b0a5d6c83a225a86f73cdacd9552c">05711</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html#abf1b0a5d6c83a225a86f73cdacd9552c">reserved_5_63</a>                : 59;
<a name="l05712"></a>05712 <span class="preprocessor">#endif</span>
<a name="l05713"></a>05713 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a9b7637afa8461a7dde5c408cfb9d0841">s</a>;
<a name="l05714"></a><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a8a284e5f7e8c798ce5adeaa1974794c2">05714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html">cvmx_bgxx_smux_ext_loopback_s</a>  <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a8a284e5f7e8c798ce5adeaa1974794c2">cn73xx</a>;
<a name="l05715"></a><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a38a995bcc2a30417a0cd3609dc99010f">05715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html">cvmx_bgxx_smux_ext_loopback_s</a>  <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a38a995bcc2a30417a0cd3609dc99010f">cn78xx</a>;
<a name="l05716"></a><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a2a995335324dad9ef70863d2016d30fd">05716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html">cvmx_bgxx_smux_ext_loopback_s</a>  <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#a2a995335324dad9ef70863d2016d30fd">cn78xxp1</a>;
<a name="l05717"></a><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#af979f9b208501a1d143b8d8c0b3b01ed">05717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__ext__loopback_1_1cvmx__bgxx__smux__ext__loopback__s.html">cvmx_bgxx_smux_ext_loopback_s</a>  <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html#af979f9b208501a1d143b8d8c0b3b01ed">cnf75xx</a>;
<a name="l05718"></a>05718 };
<a name="l05719"></a><a class="code" href="cvmx-bgxx-defs_8h.html#adba5d638fad732030d8c32fc92aca694">05719</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html" title="cvmx_bgx::_smu::_ext_loopback">cvmx_bgxx_smux_ext_loopback</a> <a class="code" href="unioncvmx__bgxx__smux__ext__loopback.html" title="cvmx_bgx::_smu::_ext_loopback">cvmx_bgxx_smux_ext_loopback_t</a>;
<a name="l05720"></a>05720 <span class="comment"></span>
<a name="l05721"></a>05721 <span class="comment">/**</span>
<a name="l05722"></a>05722 <span class="comment"> * cvmx_bgx#_smu#_hg2_control</span>
<a name="l05723"></a>05723 <span class="comment"> *</span>
<a name="l05724"></a>05724 <span class="comment"> * HiGig2 TX- and RX-enable are normally set together for HiGig2 messaging. Setting just the TX</span>
<a name="l05725"></a>05725 <span class="comment"> * or RX bit results in only the HG2 message transmit or receive capability.</span>
<a name="l05726"></a>05726 <span class="comment"> *</span>
<a name="l05727"></a>05727 <span class="comment"> * Setting [PHYS_EN] and [LOGL_EN] to 1 allows link PAUSE or backpressure to PKO as per the</span>
<a name="l05728"></a>05728 <span class="comment"> * received HiGig2 message. Setting these fields to 0 disables link PAUSE and backpressure to PKO</span>
<a name="l05729"></a>05729 <span class="comment"> * in response to received messages.</span>
<a name="l05730"></a>05730 <span class="comment"> *</span>
<a name="l05731"></a>05731 <span class="comment"> * BGX()_SMU()_TX_CTL[HG_EN] must be set (to enable HiGig) whenever either [HG2TX_EN] or</span>
<a name="l05732"></a>05732 <span class="comment"> * [HG2RX_EN] are set. BGX()_SMU()_RX_UDD_SKP[LEN] must be set to 16 (to select HiGig2)</span>
<a name="l05733"></a>05733 <span class="comment"> * whenever either [HG2TX_EN] or [HG2RX_EN] are set.</span>
<a name="l05734"></a>05734 <span class="comment"> *</span>
<a name="l05735"></a>05735 <span class="comment"> * BGX()_CMR_RX_OVR_BP[EN]&lt;0&gt; must be set and BGX()_CMR_RX_OVR_BP[BP]&lt;0&gt; must be cleared</span>
<a name="l05736"></a>05736 <span class="comment"> * to 0 (to forcibly disable hardware-automatic 802.3 PAUSE packet generation) with the HiGig2</span>
<a name="l05737"></a>05737 <span class="comment"> * Protocol when [HG2TX_EN] = 0. (The HiGig2 protocol is indicated</span>
<a name="l05738"></a>05738 <span class="comment"> * by BGX()_SMU()_TX_CTL[HG_EN] = 1 and BGX()_SMU()_RX_UDD_SKP[LEN]=16.) Hardware</span>
<a name="l05739"></a>05739 <span class="comment"> * can only autogenerate backpressure via HiGig2 messages (optionally, when [HG2TX_EN] = 1) with</span>
<a name="l05740"></a>05740 <span class="comment"> * the HiGig2 protocol.</span>
<a name="l05741"></a>05741 <span class="comment"> */</span>
<a name="l05742"></a><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html">05742</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html" title="cvmx_bgx::_smu::_hg2_control">cvmx_bgxx_smux_hg2_control</a> {
<a name="l05743"></a><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#a33be4f144a2e8b61b7c8f9248ba066fd">05743</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#a33be4f144a2e8b61b7c8f9248ba066fd">u64</a>;
<a name="l05744"></a><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html">05744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html">cvmx_bgxx_smux_hg2_control_s</a> {
<a name="l05745"></a>05745 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05746"></a>05746 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#a93197606f7695575e99de74990bcc7d6">reserved_19_63</a>               : 45;
<a name="l05747"></a>05747     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#a2b89880cc711b18ee9a2626b3542b78d">hg2tx_en</a>                     : 1;  <span class="comment">/**&lt; Enable transmission of HG2 physical and logical messages. When set, also disables hardware</span>
<a name="l05748"></a>05748 <span class="comment">                                                         autogenerated 802.3 PAUSE and PFC frames. (CNXXXX cannot generate proper 802.3 or</span>
<a name="l05749"></a>05749 <span class="comment">                                                         PFC frames in HiGig2 mode.) */</span>
<a name="l05750"></a>05750     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#ae33ed162bcfba76fc0cbbd4943fa9d08">hg2rx_en</a>                     : 1;  <span class="comment">/**&lt; Enable extraction and processing of HG2 message packet from RX flow. Physical and logical</span>
<a name="l05751"></a>05751 <span class="comment">                                                         PAUSE information is used to PAUSE physical-link, backpressure PKO. This field must be set</span>
<a name="l05752"></a>05752 <span class="comment">                                                         when HiGig2 messages are present in the receive stream. This bit is also forwarded to CMR</span>
<a name="l05753"></a>05753 <span class="comment">                                                         so it can generate the required deferring signals to SMU TX and backpressure signals to</span>
<a name="l05754"></a>05754 <span class="comment">                                                         PKO. */</span>
<a name="l05755"></a>05755     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#acdf396fc535034f9314e36b9ef79a288">phys_en</a>                      : 1;  <span class="comment">/**&lt; Physical-link backpressure enable for received physical HiGig2 messages. This bit enables</span>
<a name="l05756"></a>05756 <span class="comment">                                                         the SMU TX to CMR HG2 deferring counter to be set every time SMU RX receives and filters</span>
<a name="l05757"></a>05757 <span class="comment">                                                         out a valid physical HG2 message. */</span>
<a name="l05758"></a>05758     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#ace493a2dbb7118fd5f3274b50c290542">logl_en</a>                      : 16; <span class="comment">/**&lt; 16-bit logical-link backpressure enables for received HiGig2 messages or PFC packets. */</span>
<a name="l05759"></a>05759 <span class="preprocessor">#else</span>
<a name="l05760"></a><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#ace493a2dbb7118fd5f3274b50c290542">05760</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#ace493a2dbb7118fd5f3274b50c290542">logl_en</a>                      : 16;
<a name="l05761"></a><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#acdf396fc535034f9314e36b9ef79a288">05761</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#acdf396fc535034f9314e36b9ef79a288">phys_en</a>                      : 1;
<a name="l05762"></a><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#ae33ed162bcfba76fc0cbbd4943fa9d08">05762</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#ae33ed162bcfba76fc0cbbd4943fa9d08">hg2rx_en</a>                     : 1;
<a name="l05763"></a><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#a2b89880cc711b18ee9a2626b3542b78d">05763</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#a2b89880cc711b18ee9a2626b3542b78d">hg2tx_en</a>                     : 1;
<a name="l05764"></a><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#a93197606f7695575e99de74990bcc7d6">05764</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html#a93197606f7695575e99de74990bcc7d6">reserved_19_63</a>               : 45;
<a name="l05765"></a>05765 <span class="preprocessor">#endif</span>
<a name="l05766"></a>05766 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#ae9f7ab9c9d0df7374428e75e1ce62dee">s</a>;
<a name="l05767"></a><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#afe3cdbe0496a278f5c5c89614a7ed3cd">05767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html">cvmx_bgxx_smux_hg2_control_s</a>   <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#afe3cdbe0496a278f5c5c89614a7ed3cd">cn73xx</a>;
<a name="l05768"></a><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#ae6a7488dbd1ff798a81bba711bbc9517">05768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html">cvmx_bgxx_smux_hg2_control_s</a>   <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#ae6a7488dbd1ff798a81bba711bbc9517">cn78xx</a>;
<a name="l05769"></a><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#afa58daaa506b5e40beb05547cb2d5fb9">05769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html">cvmx_bgxx_smux_hg2_control_s</a>   <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#afa58daaa506b5e40beb05547cb2d5fb9">cn78xxp1</a>;
<a name="l05770"></a><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#ae20ee070204e00e7ea134a233ea5134e">05770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__hg2__control_1_1cvmx__bgxx__smux__hg2__control__s.html">cvmx_bgxx_smux_hg2_control_s</a>   <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html#ae20ee070204e00e7ea134a233ea5134e">cnf75xx</a>;
<a name="l05771"></a>05771 };
<a name="l05772"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac8e26fb22a9db5fb48bb07dc9e8c6c45">05772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__hg2__control.html" title="cvmx_bgx::_smu::_hg2_control">cvmx_bgxx_smux_hg2_control</a> <a class="code" href="unioncvmx__bgxx__smux__hg2__control.html" title="cvmx_bgx::_smu::_hg2_control">cvmx_bgxx_smux_hg2_control_t</a>;
<a name="l05773"></a>05773 <span class="comment"></span>
<a name="l05774"></a>05774 <span class="comment">/**</span>
<a name="l05775"></a>05775 <span class="comment"> * cvmx_bgx#_smu#_rx_bad_col_hi</span>
<a name="l05776"></a>05776 <span class="comment"> */</span>
<a name="l05777"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html">05777</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html" title="cvmx_bgx::_smu::_rx_bad_col_hi">cvmx_bgxx_smux_rx_bad_col_hi</a> {
<a name="l05778"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a860ec695334dcda4b261d699900dcfdd">05778</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a860ec695334dcda4b261d699900dcfdd">u64</a>;
<a name="l05779"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html">05779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html">cvmx_bgxx_smux_rx_bad_col_hi_s</a> {
<a name="l05780"></a>05780 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05781"></a>05781 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#a733e7b4219c8b0b3d36a0a472f368196">reserved_17_63</a>               : 47;
<a name="l05782"></a>05782     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#a708c2e50a372cdd5c2e0f396ed79585f">val</a>                          : 1;  <span class="comment">/**&lt; Set when BGX()_SMU()_RX_INT[PCTERR] is set. */</span>
<a name="l05783"></a>05783     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#adbc4d33ce78bf86438676db495a2bd7f">state</a>                        : 8;  <span class="comment">/**&lt; When BGX()_SMU()_RX_INT[PCTERR] is set, contains the receive state at the time of</span>
<a name="l05784"></a>05784 <span class="comment">                                                         the error. */</span>
<a name="l05785"></a>05785     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#aa58acf44077bcb9b1ea9cde9055ba07b">lane_rxc</a>                     : 8;  <span class="comment">/**&lt; When BGX()_SMU()_RX_INT[PCTERR] is set, contains the column at the time of the error. */</span>
<a name="l05786"></a>05786 <span class="preprocessor">#else</span>
<a name="l05787"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#aa58acf44077bcb9b1ea9cde9055ba07b">05787</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#aa58acf44077bcb9b1ea9cde9055ba07b">lane_rxc</a>                     : 8;
<a name="l05788"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#adbc4d33ce78bf86438676db495a2bd7f">05788</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#adbc4d33ce78bf86438676db495a2bd7f">state</a>                        : 8;
<a name="l05789"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#a708c2e50a372cdd5c2e0f396ed79585f">05789</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#a708c2e50a372cdd5c2e0f396ed79585f">val</a>                          : 1;
<a name="l05790"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#a733e7b4219c8b0b3d36a0a472f368196">05790</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html#a733e7b4219c8b0b3d36a0a472f368196">reserved_17_63</a>               : 47;
<a name="l05791"></a>05791 <span class="preprocessor">#endif</span>
<a name="l05792"></a>05792 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a4e82e421523458dcabb615e86a387667">s</a>;
<a name="l05793"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#aa926df28e5f923e44de01274729aa0c0">05793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html">cvmx_bgxx_smux_rx_bad_col_hi_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#aa926df28e5f923e44de01274729aa0c0">cn73xx</a>;
<a name="l05794"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a1e24e9d3ead24512c917abd3f48659e8">05794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html">cvmx_bgxx_smux_rx_bad_col_hi_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a1e24e9d3ead24512c917abd3f48659e8">cn78xx</a>;
<a name="l05795"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#ae425f2a911169256976945422a609817">05795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html">cvmx_bgxx_smux_rx_bad_col_hi_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#ae425f2a911169256976945422a609817">cn78xxp1</a>;
<a name="l05796"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a00dd6db13c571ca8249d3cb58c70609d">05796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__hi_1_1cvmx__bgxx__smux__rx__bad__col__hi__s.html">cvmx_bgxx_smux_rx_bad_col_hi_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html#a00dd6db13c571ca8249d3cb58c70609d">cnf75xx</a>;
<a name="l05797"></a>05797 };
<a name="l05798"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ac3c80350a704541c090695334d1ec619">05798</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html" title="cvmx_bgx::_smu::_rx_bad_col_hi">cvmx_bgxx_smux_rx_bad_col_hi</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__hi.html" title="cvmx_bgx::_smu::_rx_bad_col_hi">cvmx_bgxx_smux_rx_bad_col_hi_t</a>;
<a name="l05799"></a>05799 <span class="comment"></span>
<a name="l05800"></a>05800 <span class="comment">/**</span>
<a name="l05801"></a>05801 <span class="comment"> * cvmx_bgx#_smu#_rx_bad_col_lo</span>
<a name="l05802"></a>05802 <span class="comment"> */</span>
<a name="l05803"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html">05803</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html" title="cvmx_bgx::_smu::_rx_bad_col_lo">cvmx_bgxx_smux_rx_bad_col_lo</a> {
<a name="l05804"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a858097ba638551a26dd880004709e682">05804</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a858097ba638551a26dd880004709e682">u64</a>;
<a name="l05805"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html">05805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html">cvmx_bgxx_smux_rx_bad_col_lo_s</a> {
<a name="l05806"></a>05806 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05807"></a>05807 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html#a1078eddf5c2ea2e394a44ad6995f0fdc">lane_rxd</a>                     : 64; <span class="comment">/**&lt; When BGX()_SMU()_RX_INT[PCTERR] is set, [LANE_RXD] contains the XAUI/RXAUI column at</span>
<a name="l05808"></a>05808 <span class="comment">                                                         the time of the error. */</span>
<a name="l05809"></a>05809 <span class="preprocessor">#else</span>
<a name="l05810"></a><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html#a1078eddf5c2ea2e394a44ad6995f0fdc">05810</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html#a1078eddf5c2ea2e394a44ad6995f0fdc">lane_rxd</a>                     : 64;
<a name="l05811"></a>05811 <span class="preprocessor">#endif</span>
<a name="l05812"></a>05812 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a71eba340b29f4dfaffb5a5d57975964c">s</a>;
<a name="l05813"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a5d1c2846ef3638b2b150df8d1edb45c0">05813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html">cvmx_bgxx_smux_rx_bad_col_lo_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a5d1c2846ef3638b2b150df8d1edb45c0">cn73xx</a>;
<a name="l05814"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a17ae39f90fd2b96ade3dccc323f55e88">05814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html">cvmx_bgxx_smux_rx_bad_col_lo_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a17ae39f90fd2b96ade3dccc323f55e88">cn78xx</a>;
<a name="l05815"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a25eaed79bb97e75898634f2ad28fd968">05815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html">cvmx_bgxx_smux_rx_bad_col_lo_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a25eaed79bb97e75898634f2ad28fd968">cn78xxp1</a>;
<a name="l05816"></a><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a7b5241bf5df5cb1e760db2101543641d">05816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__bad__col__lo_1_1cvmx__bgxx__smux__rx__bad__col__lo__s.html">cvmx_bgxx_smux_rx_bad_col_lo_s</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html#a7b5241bf5df5cb1e760db2101543641d">cnf75xx</a>;
<a name="l05817"></a>05817 };
<a name="l05818"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad878dc2c3da2bedb9a12aff6db3f60d6">05818</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html" title="cvmx_bgx::_smu::_rx_bad_col_lo">cvmx_bgxx_smux_rx_bad_col_lo</a> <a class="code" href="unioncvmx__bgxx__smux__rx__bad__col__lo.html" title="cvmx_bgx::_smu::_rx_bad_col_lo">cvmx_bgxx_smux_rx_bad_col_lo_t</a>;
<a name="l05819"></a>05819 <span class="comment"></span>
<a name="l05820"></a>05820 <span class="comment">/**</span>
<a name="l05821"></a>05821 <span class="comment"> * cvmx_bgx#_smu#_rx_ctl</span>
<a name="l05822"></a>05822 <span class="comment"> */</span>
<a name="l05823"></a><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html">05823</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html" title="cvmx_bgx::_smu::_rx_ctl">cvmx_bgxx_smux_rx_ctl</a> {
<a name="l05824"></a><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#aa7e11ad8d92f9f896202eff54e1deed8">05824</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#aa7e11ad8d92f9f896202eff54e1deed8">u64</a>;
<a name="l05825"></a><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html">05825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html">cvmx_bgxx_smux_rx_ctl_s</a> {
<a name="l05826"></a>05826 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05827"></a>05827 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html#a3f5532bb450200aae4b4f37a2298c06d">reserved_2_63</a>                : 62;
<a name="l05828"></a>05828     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html#ab4348be8134e373607571f38bbb45321">status</a>                       : 2;  <span class="comment">/**&lt; Link status.</span>
<a name="l05829"></a>05829 <span class="comment">                                                         0x0 = Link OK.</span>
<a name="l05830"></a>05830 <span class="comment">                                                         0x1 = Local fault.</span>
<a name="l05831"></a>05831 <span class="comment">                                                         0x2 = Remote fault.</span>
<a name="l05832"></a>05832 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l05833"></a>05833 <span class="preprocessor">#else</span>
<a name="l05834"></a><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html#ab4348be8134e373607571f38bbb45321">05834</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html#ab4348be8134e373607571f38bbb45321">status</a>                       : 2;
<a name="l05835"></a><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html#a3f5532bb450200aae4b4f37a2298c06d">05835</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html#a3f5532bb450200aae4b4f37a2298c06d">reserved_2_63</a>                : 62;
<a name="l05836"></a>05836 <span class="preprocessor">#endif</span>
<a name="l05837"></a>05837 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#a07946994725bdcc490f14c4027f4adb8">s</a>;
<a name="l05838"></a><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#ace27d3f4b930d380dda00795fbc02cb7">05838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html">cvmx_bgxx_smux_rx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#ace27d3f4b930d380dda00795fbc02cb7">cn73xx</a>;
<a name="l05839"></a><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#a55f74070e29dd3051903e48a4f081584">05839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html">cvmx_bgxx_smux_rx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#a55f74070e29dd3051903e48a4f081584">cn78xx</a>;
<a name="l05840"></a><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#adba9131a04823310573e73b8e9be6479">05840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html">cvmx_bgxx_smux_rx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#adba9131a04823310573e73b8e9be6479">cn78xxp1</a>;
<a name="l05841"></a><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#a08e0121f8481aa131015d78535c55c8a">05841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__ctl_1_1cvmx__bgxx__smux__rx__ctl__s.html">cvmx_bgxx_smux_rx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html#a08e0121f8481aa131015d78535c55c8a">cnf75xx</a>;
<a name="l05842"></a>05842 };
<a name="l05843"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7e2eabc615a097939d10e5e1592ba7a0">05843</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html" title="cvmx_bgx::_smu::_rx_ctl">cvmx_bgxx_smux_rx_ctl</a> <a class="code" href="unioncvmx__bgxx__smux__rx__ctl.html" title="cvmx_bgx::_smu::_rx_ctl">cvmx_bgxx_smux_rx_ctl_t</a>;
<a name="l05844"></a>05844 <span class="comment"></span>
<a name="l05845"></a>05845 <span class="comment">/**</span>
<a name="l05846"></a>05846 <span class="comment"> * cvmx_bgx#_smu#_rx_decision</span>
<a name="l05847"></a>05847 <span class="comment"> *</span>
<a name="l05848"></a>05848 <span class="comment"> * This register specifies the byte count used to determine when to accept or to filter a packet.</span>
<a name="l05849"></a>05849 <span class="comment"> * As each byte in a packet is received by BGX, the L2 byte count (i.e. the number of bytes from</span>
<a name="l05850"></a>05850 <span class="comment"> * the beginning of the L2 header (DMAC)) is compared against CNT. In normal operation, the L2</span>
<a name="l05851"></a>05851 <span class="comment"> * header begins after the PREAMBLE + SFD (BGX()_SMU()_RX_FRM_CTL[PRE_CHK] = 1) and any</span>
<a name="l05852"></a>05852 <span class="comment"> * optional UDD skip data (BGX()_SMU()_RX_UDD_SKP[LEN]).</span>
<a name="l05853"></a>05853 <span class="comment"> */</span>
<a name="l05854"></a><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html">05854</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html" title="cvmx_bgx::_smu::_rx_decision">cvmx_bgxx_smux_rx_decision</a> {
<a name="l05855"></a><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#adf5975dfbac61ae4f45b55adab7090c5">05855</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#adf5975dfbac61ae4f45b55adab7090c5">u64</a>;
<a name="l05856"></a><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html">05856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html">cvmx_bgxx_smux_rx_decision_s</a> {
<a name="l05857"></a>05857 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05858"></a>05858 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html#a234c74dc90f69491d8447104e8c40aba">reserved_5_63</a>                : 59;
<a name="l05859"></a>05859     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html#a87217b3e3af6f76a0e26b811b83255b9">cnt</a>                          : 5;  <span class="comment">/**&lt; The byte count to decide when to accept or filter a packet. */</span>
<a name="l05860"></a>05860 <span class="preprocessor">#else</span>
<a name="l05861"></a><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html#a87217b3e3af6f76a0e26b811b83255b9">05861</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html#a87217b3e3af6f76a0e26b811b83255b9">cnt</a>                          : 5;
<a name="l05862"></a><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html#a234c74dc90f69491d8447104e8c40aba">05862</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html#a234c74dc90f69491d8447104e8c40aba">reserved_5_63</a>                : 59;
<a name="l05863"></a>05863 <span class="preprocessor">#endif</span>
<a name="l05864"></a>05864 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#ab1d6d42712c357f3e0bcb96a759e2bf9">s</a>;
<a name="l05865"></a><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#a5fd67e92b0a9912f3f2419efaf515a30">05865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html">cvmx_bgxx_smux_rx_decision_s</a>   <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#a5fd67e92b0a9912f3f2419efaf515a30">cn73xx</a>;
<a name="l05866"></a><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#a83213cb0022c82781b8d1d1d7f8f523d">05866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html">cvmx_bgxx_smux_rx_decision_s</a>   <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#a83213cb0022c82781b8d1d1d7f8f523d">cn78xx</a>;
<a name="l05867"></a><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#a0571d3d31a51c4eaa5b046abdcc9b762">05867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html">cvmx_bgxx_smux_rx_decision_s</a>   <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#a0571d3d31a51c4eaa5b046abdcc9b762">cn78xxp1</a>;
<a name="l05868"></a><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#ae9e002c075d382552e502125cbba8f2a">05868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__decision_1_1cvmx__bgxx__smux__rx__decision__s.html">cvmx_bgxx_smux_rx_decision_s</a>   <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html#ae9e002c075d382552e502125cbba8f2a">cnf75xx</a>;
<a name="l05869"></a>05869 };
<a name="l05870"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9fefa933d6350dd015e72cad03466b56">05870</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__decision.html" title="cvmx_bgx::_smu::_rx_decision">cvmx_bgxx_smux_rx_decision</a> <a class="code" href="unioncvmx__bgxx__smux__rx__decision.html" title="cvmx_bgx::_smu::_rx_decision">cvmx_bgxx_smux_rx_decision_t</a>;
<a name="l05871"></a>05871 <span class="comment"></span>
<a name="l05872"></a>05872 <span class="comment">/**</span>
<a name="l05873"></a>05873 <span class="comment"> * cvmx_bgx#_smu#_rx_frm_chk</span>
<a name="l05874"></a>05874 <span class="comment"> *</span>
<a name="l05875"></a>05875 <span class="comment"> * The CSRs provide the enable bits for a subset of errors passed to CMR encoded.</span>
<a name="l05876"></a>05876 <span class="comment"> *</span>
<a name="l05877"></a>05877 <span class="comment"> */</span>
<a name="l05878"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html">05878</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html" title="cvmx_bgx::_smu::_rx_frm_chk">cvmx_bgxx_smux_rx_frm_chk</a> {
<a name="l05879"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#afd18ca9f8d449e4f455f88d43f907ad6">05879</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#afd18ca9f8d449e4f455f88d43f907ad6">u64</a>;
<a name="l05880"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html">05880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html">cvmx_bgxx_smux_rx_frm_chk_s</a> {
<a name="l05881"></a>05881 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05882"></a>05882 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a6814949ac32434a040fbf93fce681e9e">reserved_9_63</a>                : 55;
<a name="l05883"></a>05883     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#abbd6407e6a4459e2c7582d5520a4e043">skperr</a>                       : 1;  <span class="comment">/**&lt; Skipper error. */</span>
<a name="l05884"></a>05884     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a1025f512a11acf6acada0d7d2e41b8c5">rcverr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with data-reception error. */</span>
<a name="l05885"></a>05885     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a2e5afd85ee67e700b412ebbe419bd602">reserved_6_6</a>                 : 1;
<a name="l05886"></a>05886     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a8f30670beea398a0e93e2a51a3e57713">fcserr_c</a>                     : 1;  <span class="comment">/**&lt; Control frame was received with FCS/CRC error. */</span>
<a name="l05887"></a>05887     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a7bff0f9a2b519ed3b0c5e0d1fb8cfd9f">fcserr_d</a>                     : 1;  <span class="comment">/**&lt; Data frame was received with FCS/CRC error. */</span>
<a name="l05888"></a>05888     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a490c6c10d16f8d5fbf11185ce1bdb9c4">jabber</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; sys_length. */</span>
<a name="l05889"></a>05889     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a619df650db577c6977fa2ade2457f7b1">reserved_0_2</a>                 : 3;
<a name="l05890"></a>05890 <span class="preprocessor">#else</span>
<a name="l05891"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a619df650db577c6977fa2ade2457f7b1">05891</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a619df650db577c6977fa2ade2457f7b1">reserved_0_2</a>                 : 3;
<a name="l05892"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a490c6c10d16f8d5fbf11185ce1bdb9c4">05892</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a490c6c10d16f8d5fbf11185ce1bdb9c4">jabber</a>                       : 1;
<a name="l05893"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a7bff0f9a2b519ed3b0c5e0d1fb8cfd9f">05893</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a7bff0f9a2b519ed3b0c5e0d1fb8cfd9f">fcserr_d</a>                     : 1;
<a name="l05894"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a8f30670beea398a0e93e2a51a3e57713">05894</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a8f30670beea398a0e93e2a51a3e57713">fcserr_c</a>                     : 1;
<a name="l05895"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a2e5afd85ee67e700b412ebbe419bd602">05895</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a2e5afd85ee67e700b412ebbe419bd602">reserved_6_6</a>                 : 1;
<a name="l05896"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a1025f512a11acf6acada0d7d2e41b8c5">05896</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a1025f512a11acf6acada0d7d2e41b8c5">rcverr</a>                       : 1;
<a name="l05897"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#abbd6407e6a4459e2c7582d5520a4e043">05897</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#abbd6407e6a4459e2c7582d5520a4e043">skperr</a>                       : 1;
<a name="l05898"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a6814949ac32434a040fbf93fce681e9e">05898</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html#a6814949ac32434a040fbf93fce681e9e">reserved_9_63</a>                : 55;
<a name="l05899"></a>05899 <span class="preprocessor">#endif</span>
<a name="l05900"></a>05900 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#acd40e74d4bf56bde5d7b3f5820fb2fdc">s</a>;
<a name="l05901"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#afe1f6a72732fdd29f14de0cba8604657">05901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html">cvmx_bgxx_smux_rx_frm_chk_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#afe1f6a72732fdd29f14de0cba8604657">cn73xx</a>;
<a name="l05902"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#af225e2b9536e333f09f4f6ce377139ab">05902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html">cvmx_bgxx_smux_rx_frm_chk_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#af225e2b9536e333f09f4f6ce377139ab">cn78xx</a>;
<a name="l05903"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#a7c5f59d01095745e76ffa577da8e71ae">05903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html">cvmx_bgxx_smux_rx_frm_chk_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#a7c5f59d01095745e76ffa577da8e71ae">cn78xxp1</a>;
<a name="l05904"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#a82e2df7cb0103378973709848eed3ad0">05904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__chk_1_1cvmx__bgxx__smux__rx__frm__chk__s.html">cvmx_bgxx_smux_rx_frm_chk_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html#a82e2df7cb0103378973709848eed3ad0">cnf75xx</a>;
<a name="l05905"></a>05905 };
<a name="l05906"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7768d78945b5e0d264032b00893bd7f4">05906</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html" title="cvmx_bgx::_smu::_rx_frm_chk">cvmx_bgxx_smux_rx_frm_chk</a> <a class="code" href="unioncvmx__bgxx__smux__rx__frm__chk.html" title="cvmx_bgx::_smu::_rx_frm_chk">cvmx_bgxx_smux_rx_frm_chk_t</a>;
<a name="l05907"></a>05907 <span class="comment"></span>
<a name="l05908"></a>05908 <span class="comment">/**</span>
<a name="l05909"></a>05909 <span class="comment"> * cvmx_bgx#_smu#_rx_frm_ctl</span>
<a name="l05910"></a>05910 <span class="comment"> *</span>
<a name="l05911"></a>05911 <span class="comment"> * This register controls the handling of the frames.</span>
<a name="l05912"></a>05912 <span class="comment"> * The [CTL_BCK] and [CTL_DRP] bits control how the hardware handles incoming PAUSE packets. The</span>
<a name="l05913"></a>05913 <span class="comment"> * most</span>
<a name="l05914"></a>05914 <span class="comment"> * common modes of operation:</span>
<a name="l05915"></a>05915 <span class="comment"> * _ [CTL_BCK] = 1, [CTL_DRP] = 1: hardware handles everything</span>
<a name="l05916"></a>05916 <span class="comment"> * _ [CTL_BCK] = 0, [CTL_DRP] = 0: software sees all PAUSE frames</span>
<a name="l05917"></a>05917 <span class="comment"> * _ [CTL_BCK] = 0, [CTL_DRP] = 1: all PAUSE frames are completely ignored</span>
<a name="l05918"></a>05918 <span class="comment"> *</span>
<a name="l05919"></a>05919 <span class="comment"> * These control bits should be set to [CTL_BCK] = 0, [CTL_DRP] = 0 in half-duplex mode. Since</span>
<a name="l05920"></a>05920 <span class="comment"> * PAUSE</span>
<a name="l05921"></a>05921 <span class="comment"> * packets only apply to full duplex operation, any PAUSE packet would constitute an exception</span>
<a name="l05922"></a>05922 <span class="comment"> * which should be handled by the processing cores. PAUSE packets should not be forwarded.</span>
<a name="l05923"></a>05923 <span class="comment"> */</span>
<a name="l05924"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html">05924</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html" title="cvmx_bgx::_smu::_rx_frm_ctl">cvmx_bgxx_smux_rx_frm_ctl</a> {
<a name="l05925"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a4e62e64eb2a722c7fbe4ff22b5a340b1">05925</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a4e62e64eb2a722c7fbe4ff22b5a340b1">u64</a>;
<a name="l05926"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html">05926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html">cvmx_bgxx_smux_rx_frm_ctl_s</a> {
<a name="l05927"></a>05927 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05928"></a>05928 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ad733a2fb5656063266de87ebfa940790">reserved_13_63</a>               : 51;
<a name="l05929"></a>05929     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ae0c0d418540d1a2ba589748a4efdc80a">ptp_mode</a>                     : 1;  <span class="comment">/**&lt; Timestamp mode. When [PTP_MODE] is set, a 64-bit timestamp is prepended to every incoming</span>
<a name="l05930"></a>05930 <span class="comment">                                                         packet.</span>
<a name="l05931"></a>05931 <span class="comment">                                                         The timestamp bytes are added to the packet in such a way as to not modify the packet&apos;s</span>
<a name="l05932"></a>05932 <span class="comment">                                                         receive byte count. This implies that the BGX()_SMU()_RX_JABBER,</span>
<a name="l05933"></a>05933 <span class="comment">                                                         BGX()_SMU()_RX_DECISION, and BGX()_SMU()_RX_UDD_SKP do not require any</span>
<a name="l05934"></a>05934 <span class="comment">                                                         adjustment as they operate on the received packet size. When the packet reaches PKI, its</span>
<a name="l05935"></a>05935 <span class="comment">                                                         size reflects the additional bytes and is subject to the following restrictions:</span>
<a name="l05936"></a>05936 <span class="comment">                                                         If [PTP_MODE] = 1 and [PRE_CHK] = 1, [PRE_STRP] must be 1.</span>
<a name="l05937"></a>05937 <span class="comment">                                                         If [PTP_MODE] = 1:</span>
<a name="l05938"></a>05938 <span class="comment">                                                         * PKI_CL()_PKIND()_SKIP[FCS_SKIP,INST_SKIP] should be increased by 8.</span>
<a name="l05939"></a>05939 <span class="comment">                                                         * PKI_CL()_PKIND()_CFG[HG_EN] should be 0.</span>
<a name="l05940"></a>05940 <span class="comment">                                                         * PKI_FRM_LEN_CHK()[MAXLEN] should be increased by 8.</span>
<a name="l05941"></a>05941 <span class="comment">                                                         * PKI_FRM_LEN_CHK()[MINLEN] should be increased by 8.</span>
<a name="l05942"></a>05942 <span class="comment">                                                         * PKI_TAG_INC()_MASK should be adjusted. */</span>
<a name="l05943"></a>05943     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#aa9966a1d9958e184d43702f75dae803e">reserved_6_11</a>                : 6;
<a name="l05944"></a>05944     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a85f447243f1066bd096fd879710d63e3">ctl_smac</a>                     : 1;  <span class="comment">/**&lt; Control PAUSE frames can match station SMAC. */</span>
<a name="l05945"></a>05945     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a6a868de858bc144112fb66e4517e8f75">ctl_mcst</a>                     : 1;  <span class="comment">/**&lt; Control PAUSE frames can match globally assigned multicast address. */</span>
<a name="l05946"></a>05946     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a28a2ac93a9812368a5f7d56714930d5d">ctl_bck</a>                      : 1;  <span class="comment">/**&lt; Forward PAUSE information to TX block. */</span>
<a name="l05947"></a>05947     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#af6f970cb4f38fad5be9517f3d34e4596">ctl_drp</a>                      : 1;  <span class="comment">/**&lt; Drop control PAUSE frames. */</span>
<a name="l05948"></a>05948     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a3fde483fb4e73b653cba6ab22d3d06a3">pre_strp</a>                     : 1;  <span class="comment">/**&lt; Strip off the preamble (when present).</span>
<a name="l05949"></a>05949 <span class="comment">                                                         0 = PREAMBLE + SFD is sent to core as part of frame.</span>
<a name="l05950"></a>05950 <span class="comment">                                                         1 = PREAMBLE + SFD is dropped.</span>
<a name="l05951"></a>05951 <span class="comment">                                                         [PRE_CHK] must be set to enable this and all PREAMBLE features.</span>
<a name="l05952"></a>05952 <span class="comment">                                                         If [PTP_MODE] = 1 and [PRE_CHK] = 1, [PRE_STRP] must be 1.</span>
<a name="l05953"></a>05953 <span class="comment">                                                         When [PRE_CHK] is set (indicating that the PREAMBLE will be sent), [PRE_STRP] determines</span>
<a name="l05954"></a>05954 <span class="comment">                                                         if</span>
<a name="l05955"></a>05955 <span class="comment">                                                         the PREAMBLE+SFD bytes are thrown away or sent to the core as part of the packet. In</span>
<a name="l05956"></a>05956 <span class="comment">                                                         either mode, the PREAMBLE+SFD bytes are not counted toward the packet size when checking</span>
<a name="l05957"></a>05957 <span class="comment">                                                         against the MIN and MAX bounds. Furthermore, the bytes are skipped when locating the start</span>
<a name="l05958"></a>05958 <span class="comment">                                                         of the L2 header for DMAC and control frame recognition. */</span>
<a name="l05959"></a>05959     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ab1233179d656164739d0fbd05a03f2de">pre_chk</a>                      : 1;  <span class="comment">/**&lt; Check the preamble for correctness.</span>
<a name="l05960"></a>05960 <span class="comment">                                                         This port is configured to send a valid 802.3 PREAMBLE to begin every frame. BGX checks</span>
<a name="l05961"></a>05961 <span class="comment">                                                         that a valid PREAMBLE is received. When a problem does occur within</span>
<a name="l05962"></a>05962 <span class="comment">                                                         the PREAMBLE sequence, the frame is marked as bad and not sent into the core. The</span>
<a name="l05963"></a>05963 <span class="comment">                                                         BGX()_SMU()_RX_INT[PCTERR] interrupt is also raised.</span>
<a name="l05964"></a>05964 <span class="comment">                                                         When BGX()_SMU()_TX_CTL[HG_EN] is set, [PRE_CHK] must be 0.</span>
<a name="l05965"></a>05965 <span class="comment">                                                         If [PTP_MODE] = 1 and [PRE_CHK] = 1, [PRE_STRP] must be 1. */</span>
<a name="l05966"></a>05966 <span class="preprocessor">#else</span>
<a name="l05967"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ab1233179d656164739d0fbd05a03f2de">05967</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ab1233179d656164739d0fbd05a03f2de">pre_chk</a>                      : 1;
<a name="l05968"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a3fde483fb4e73b653cba6ab22d3d06a3">05968</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a3fde483fb4e73b653cba6ab22d3d06a3">pre_strp</a>                     : 1;
<a name="l05969"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#af6f970cb4f38fad5be9517f3d34e4596">05969</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#af6f970cb4f38fad5be9517f3d34e4596">ctl_drp</a>                      : 1;
<a name="l05970"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a28a2ac93a9812368a5f7d56714930d5d">05970</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a28a2ac93a9812368a5f7d56714930d5d">ctl_bck</a>                      : 1;
<a name="l05971"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a6a868de858bc144112fb66e4517e8f75">05971</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a6a868de858bc144112fb66e4517e8f75">ctl_mcst</a>                     : 1;
<a name="l05972"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a85f447243f1066bd096fd879710d63e3">05972</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#a85f447243f1066bd096fd879710d63e3">ctl_smac</a>                     : 1;
<a name="l05973"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#aa9966a1d9958e184d43702f75dae803e">05973</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#aa9966a1d9958e184d43702f75dae803e">reserved_6_11</a>                : 6;
<a name="l05974"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ae0c0d418540d1a2ba589748a4efdc80a">05974</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ae0c0d418540d1a2ba589748a4efdc80a">ptp_mode</a>                     : 1;
<a name="l05975"></a><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ad733a2fb5656063266de87ebfa940790">05975</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html#ad733a2fb5656063266de87ebfa940790">reserved_13_63</a>               : 51;
<a name="l05976"></a>05976 <span class="preprocessor">#endif</span>
<a name="l05977"></a>05977 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a035c175c26214ad70af27afc66a94ace">s</a>;
<a name="l05978"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a83bed612886a4834f2e168450d17c8ab">05978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html">cvmx_bgxx_smux_rx_frm_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a83bed612886a4834f2e168450d17c8ab">cn73xx</a>;
<a name="l05979"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a1528abda42007c7cb223f8a92035a3a5">05979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html">cvmx_bgxx_smux_rx_frm_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a1528abda42007c7cb223f8a92035a3a5">cn78xx</a>;
<a name="l05980"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a0a9d9d3f4b9803cc5e6eb8ecf9394715">05980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html">cvmx_bgxx_smux_rx_frm_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#a0a9d9d3f4b9803cc5e6eb8ecf9394715">cn78xxp1</a>;
<a name="l05981"></a><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#acf631adb3d4e14fd2cc0ab502e432a36">05981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__frm__ctl_1_1cvmx__bgxx__smux__rx__frm__ctl__s.html">cvmx_bgxx_smux_rx_frm_ctl_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html#acf631adb3d4e14fd2cc0ab502e432a36">cnf75xx</a>;
<a name="l05982"></a>05982 };
<a name="l05983"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7a0c186e6c93790f512e59c6ec555012">05983</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html" title="cvmx_bgx::_smu::_rx_frm_ctl">cvmx_bgxx_smux_rx_frm_ctl</a> <a class="code" href="unioncvmx__bgxx__smux__rx__frm__ctl.html" title="cvmx_bgx::_smu::_rx_frm_ctl">cvmx_bgxx_smux_rx_frm_ctl_t</a>;
<a name="l05984"></a>05984 <span class="comment"></span>
<a name="l05985"></a>05985 <span class="comment">/**</span>
<a name="l05986"></a>05986 <span class="comment"> * cvmx_bgx#_smu#_rx_int</span>
<a name="l05987"></a>05987 <span class="comment"> *</span>
<a name="l05988"></a>05988 <span class="comment"> * SMU Interrupt Register.</span>
<a name="l05989"></a>05989 <span class="comment"> *</span>
<a name="l05990"></a>05990 <span class="comment"> */</span>
<a name="l05991"></a><a class="code" href="unioncvmx__bgxx__smux__rx__int.html">05991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__int.html" title="cvmx_bgx::_smu::_rx_int">cvmx_bgxx_smux_rx_int</a> {
<a name="l05992"></a><a class="code" href="unioncvmx__bgxx__smux__rx__int.html#aae9eeed8c0bb96aababb648d2776c711">05992</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__int.html#aae9eeed8c0bb96aababb648d2776c711">u64</a>;
<a name="l05993"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html">05993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html">cvmx_bgxx_smux_rx_int_s</a> {
<a name="l05994"></a>05994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05995"></a>05995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a1fe2bc1d6f6de1571a490398a8d2e705">reserved_12_63</a>               : 52;
<a name="l05996"></a>05996     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a5fa1625d8807bffc3984da378de2d41a">hg2cc</a>                        : 1;  <span class="comment">/**&lt; HiGig2 received message CRC or control-character error. Set when either a CRC8 error is</span>
<a name="l05997"></a>05997 <span class="comment">                                                         detected, or when a control character is found in the message bytes after the K.SOM.</span>
<a name="l05998"></a>05998 <span class="comment">                                                         HG2CC has higher priority than HG2FLD, which means that a HiGig2 message that results in</span>
<a name="l05999"></a>05999 <span class="comment">                                                         HG2CC getting set never sets HG2FLD. */</span>
<a name="l06000"></a>06000     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a3866119fa17de2754e34fc8cc014e0dc">hg2fld</a>                       : 1;  <span class="comment">/**&lt; HiGig2 received message field error:</span>
<a name="l06001"></a>06001 <span class="comment">                                                         MSG_TYPE field not 0x0, i.e. it is not a flow-control message, which is the only defined</span>
<a name="l06002"></a>06002 <span class="comment">                                                         type for HiGig2.</span>
<a name="l06003"></a>06003 <span class="comment">                                                         FWD_TYPE field not 0x0, i.e. it is not a link-level message, which is the only defined</span>
<a name="l06004"></a>06004 <span class="comment">                                                         type for HiGig2.</span>
<a name="l06005"></a>06005 <span class="comment">                                                         FC_OBJECT field is neither 0x0 for physical link, nor 0x2 for logical link. Those are the</span>
<a name="l06006"></a>06006 <span class="comment">                                                         only two defined types in HiGig2 */</span>
<a name="l06007"></a>06007     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#aab97a39c9a9806069bdaddd5674f3946">bad_term</a>                     : 1;  <span class="comment">/**&lt; Frame is terminated by control character other than /T/. (XAUI/RXAUI mode only) The error</span>
<a name="l06008"></a>06008 <span class="comment">                                                         propagation control character /E/ will be included as part of the frame and does not cause</span>
<a name="l06009"></a>06009 <span class="comment">                                                         a frame termination. */</span>
<a name="l06010"></a>06010     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a0d3c30f444ed88d9ba39d8e3aee21ec2">bad_seq</a>                      : 1;  <span class="comment">/**&lt; Reserved sequence detected. (XAUI/RXAUI mode only) */</span>
<a name="l06011"></a>06011     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#add13ba346f8b4fdc9e9e9fe34956b3cf">rem_fault</a>                    : 1;  <span class="comment">/**&lt; Remote-fault sequence detected. (XAUI/RXAUI mode only) */</span>
<a name="l06012"></a>06012     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#aa9be3ef9a7702b5e6993f73498a75e14">loc_fault</a>                    : 1;  <span class="comment">/**&lt; Local-fault sequence detected. (XAUI/RXAUI mode only) */</span>
<a name="l06013"></a>06013     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a0601ccd804e926991cd05c252c9abb03">rsverr</a>                       : 1;  <span class="comment">/**&lt; Reserved opcodes. */</span>
<a name="l06014"></a>06014     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a8638a8656471130e809cb1d015616656">pcterr</a>                       : 1;  <span class="comment">/**&lt; Bad preamble/protocol. In XAUI/RXAUI mode, the column of data that was bad is logged in</span>
<a name="l06015"></a>06015 <span class="comment">                                                         BGX()_SMU()_RX_BAD_COL_LO and BGX()_SMU()_RX_BAD_COL_HI.</span>
<a name="l06016"></a>06016 <span class="comment">                                                         PCTERR checks that the frame begins with a valid</span>
<a name="l06017"></a>06017 <span class="comment">                                                         PREAMBLE sequence. Does not check the number of PREAMBLE cycles. */</span>
<a name="l06018"></a>06018     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a9695c74292bc77984b450999081eee13">skperr</a>                       : 1;  <span class="comment">/**&lt; Skipper error. */</span>
<a name="l06019"></a>06019     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a14d3eb3db4f86101a3a4837154316e32">rcverr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with data-reception error. */</span>
<a name="l06020"></a>06020     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a82f9a29930057ff4c5ece83fb18b1b15">fcserr</a>                       : 1;  <span class="comment">/**&lt; Frame was received with FCS/CRC error */</span>
<a name="l06021"></a>06021     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a37358e466c2ab7a6bd27740810dd9fb1">jabber</a>                       : 1;  <span class="comment">/**&lt; Frame was received with length &gt; sys_length. An RX Jabber error indicates that a packet</span>
<a name="l06022"></a>06022 <span class="comment">                                                         was received which is longer than the maximum allowed packet as defined by the system. BGX</span>
<a name="l06023"></a>06023 <span class="comment">                                                         terminates the packet with an EOP on the beat on which JABBER was exceeded. The beat on</span>
<a name="l06024"></a>06024 <span class="comment">                                                         which JABBER was exceeded is left unchanged and all subsequent data beats are dropped.</span>
<a name="l06025"></a>06025 <span class="comment">                                                         Failure to truncate could lead to system instability. */</span>
<a name="l06026"></a>06026 <span class="preprocessor">#else</span>
<a name="l06027"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a37358e466c2ab7a6bd27740810dd9fb1">06027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a37358e466c2ab7a6bd27740810dd9fb1">jabber</a>                       : 1;
<a name="l06028"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a82f9a29930057ff4c5ece83fb18b1b15">06028</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a82f9a29930057ff4c5ece83fb18b1b15">fcserr</a>                       : 1;
<a name="l06029"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a14d3eb3db4f86101a3a4837154316e32">06029</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a14d3eb3db4f86101a3a4837154316e32">rcverr</a>                       : 1;
<a name="l06030"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a9695c74292bc77984b450999081eee13">06030</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a9695c74292bc77984b450999081eee13">skperr</a>                       : 1;
<a name="l06031"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a8638a8656471130e809cb1d015616656">06031</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a8638a8656471130e809cb1d015616656">pcterr</a>                       : 1;
<a name="l06032"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a0601ccd804e926991cd05c252c9abb03">06032</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a0601ccd804e926991cd05c252c9abb03">rsverr</a>                       : 1;
<a name="l06033"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#aa9be3ef9a7702b5e6993f73498a75e14">06033</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#aa9be3ef9a7702b5e6993f73498a75e14">loc_fault</a>                    : 1;
<a name="l06034"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#add13ba346f8b4fdc9e9e9fe34956b3cf">06034</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#add13ba346f8b4fdc9e9e9fe34956b3cf">rem_fault</a>                    : 1;
<a name="l06035"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a0d3c30f444ed88d9ba39d8e3aee21ec2">06035</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a0d3c30f444ed88d9ba39d8e3aee21ec2">bad_seq</a>                      : 1;
<a name="l06036"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#aab97a39c9a9806069bdaddd5674f3946">06036</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#aab97a39c9a9806069bdaddd5674f3946">bad_term</a>                     : 1;
<a name="l06037"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a3866119fa17de2754e34fc8cc014e0dc">06037</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a3866119fa17de2754e34fc8cc014e0dc">hg2fld</a>                       : 1;
<a name="l06038"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a5fa1625d8807bffc3984da378de2d41a">06038</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a5fa1625d8807bffc3984da378de2d41a">hg2cc</a>                        : 1;
<a name="l06039"></a><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a1fe2bc1d6f6de1571a490398a8d2e705">06039</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html#a1fe2bc1d6f6de1571a490398a8d2e705">reserved_12_63</a>               : 52;
<a name="l06040"></a>06040 <span class="preprocessor">#endif</span>
<a name="l06041"></a>06041 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__int.html#a7883a17309841a5c7003510a61fb8f5e">s</a>;
<a name="l06042"></a><a class="code" href="unioncvmx__bgxx__smux__rx__int.html#ac55b66d69cad0094b1a00559477af533">06042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html">cvmx_bgxx_smux_rx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__int.html#ac55b66d69cad0094b1a00559477af533">cn73xx</a>;
<a name="l06043"></a><a class="code" href="unioncvmx__bgxx__smux__rx__int.html#a45e44218a873c017f93a94f8ae7cca39">06043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html">cvmx_bgxx_smux_rx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__int.html#a45e44218a873c017f93a94f8ae7cca39">cn78xx</a>;
<a name="l06044"></a><a class="code" href="unioncvmx__bgxx__smux__rx__int.html#a09ca9c42b32f720f086e30c68bcdbfc6">06044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html">cvmx_bgxx_smux_rx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__int.html#a09ca9c42b32f720f086e30c68bcdbfc6">cn78xxp1</a>;
<a name="l06045"></a><a class="code" href="unioncvmx__bgxx__smux__rx__int.html#ae811b84f21a95f8356c871b962b9eff8">06045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__int_1_1cvmx__bgxx__smux__rx__int__s.html">cvmx_bgxx_smux_rx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__rx__int.html#ae811b84f21a95f8356c871b962b9eff8">cnf75xx</a>;
<a name="l06046"></a>06046 };
<a name="l06047"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa802f0a95026e9644ba5cbaa05f185d4">06047</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__int.html" title="cvmx_bgx::_smu::_rx_int">cvmx_bgxx_smux_rx_int</a> <a class="code" href="unioncvmx__bgxx__smux__rx__int.html" title="cvmx_bgx::_smu::_rx_int">cvmx_bgxx_smux_rx_int_t</a>;
<a name="l06048"></a>06048 <span class="comment"></span>
<a name="l06049"></a>06049 <span class="comment">/**</span>
<a name="l06050"></a>06050 <span class="comment"> * cvmx_bgx#_smu#_rx_jabber</span>
<a name="l06051"></a>06051 <span class="comment"> *</span>
<a name="l06052"></a>06052 <span class="comment"> * This register specifies the maximum size for packets, beyond which the SMU truncates. In</span>
<a name="l06053"></a>06053 <span class="comment"> * XAUI/RXAUI mode, port 0 is used for checking.</span>
<a name="l06054"></a>06054 <span class="comment"> */</span>
<a name="l06055"></a><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html">06055</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html" title="cvmx_bgx::_smu::_rx_jabber">cvmx_bgxx_smux_rx_jabber</a> {
<a name="l06056"></a><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a30c57f06535f592e3d5061418ed27dd8">06056</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a30c57f06535f592e3d5061418ed27dd8">u64</a>;
<a name="l06057"></a><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html">06057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html">cvmx_bgxx_smux_rx_jabber_s</a> {
<a name="l06058"></a>06058 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06059"></a>06059 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html#a8504e48f053ab0b42aede57426f47a97">reserved_16_63</a>               : 48;
<a name="l06060"></a>06060     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html#a247da7e49058e2ca73548c875bfee273">cnt</a>                          : 16; <span class="comment">/**&lt; Byte count for jabber check. Failing packets set the JABBER interrupt and are optionally</span>
<a name="l06061"></a>06061 <span class="comment">                                                         sent with opcode = JABBER. BGX truncates the packet to CNT+1 to CNT+8 bytes.</span>
<a name="l06062"></a>06062 <span class="comment">                                                         CNT must be 8-byte aligned such that CNT&lt;2:0&gt; = 000. */</span>
<a name="l06063"></a>06063 <span class="preprocessor">#else</span>
<a name="l06064"></a><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html#a247da7e49058e2ca73548c875bfee273">06064</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html#a247da7e49058e2ca73548c875bfee273">cnt</a>                          : 16;
<a name="l06065"></a><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html#a8504e48f053ab0b42aede57426f47a97">06065</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html#a8504e48f053ab0b42aede57426f47a97">reserved_16_63</a>               : 48;
<a name="l06066"></a>06066 <span class="preprocessor">#endif</span>
<a name="l06067"></a>06067 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a5017e36a5776a0ec314259c637939fd8">s</a>;
<a name="l06068"></a><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a3b118e5fdd28b3654fe7cc71949afd49">06068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html">cvmx_bgxx_smux_rx_jabber_s</a>     <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a3b118e5fdd28b3654fe7cc71949afd49">cn73xx</a>;
<a name="l06069"></a><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#aeb5af54cd49ae01276c6b57cbfe3c9c6">06069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html">cvmx_bgxx_smux_rx_jabber_s</a>     <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#aeb5af54cd49ae01276c6b57cbfe3c9c6">cn78xx</a>;
<a name="l06070"></a><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#afc1c57e7eb1e604ec67c42c0255b499f">06070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html">cvmx_bgxx_smux_rx_jabber_s</a>     <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#afc1c57e7eb1e604ec67c42c0255b499f">cn78xxp1</a>;
<a name="l06071"></a><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a1949a1c4fa2c1556976018a1f227897e">06071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__jabber_1_1cvmx__bgxx__smux__rx__jabber__s.html">cvmx_bgxx_smux_rx_jabber_s</a>     <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html#a1949a1c4fa2c1556976018a1f227897e">cnf75xx</a>;
<a name="l06072"></a>06072 };
<a name="l06073"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a8540aee21950d60170d522809051e1e1">06073</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html" title="cvmx_bgx::_smu::_rx_jabber">cvmx_bgxx_smux_rx_jabber</a> <a class="code" href="unioncvmx__bgxx__smux__rx__jabber.html" title="cvmx_bgx::_smu::_rx_jabber">cvmx_bgxx_smux_rx_jabber_t</a>;
<a name="l06074"></a>06074 <span class="comment"></span>
<a name="l06075"></a>06075 <span class="comment">/**</span>
<a name="l06076"></a>06076 <span class="comment"> * cvmx_bgx#_smu#_rx_udd_skp</span>
<a name="l06077"></a>06077 <span class="comment"> *</span>
<a name="l06078"></a>06078 <span class="comment"> * This register specifies the amount of user-defined data (UDD) added before the start of the</span>
<a name="l06079"></a>06079 <span class="comment"> * L2C data.</span>
<a name="l06080"></a>06080 <span class="comment"> */</span>
<a name="l06081"></a><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html">06081</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html" title="cvmx_bgx::_smu::_rx_udd_skp">cvmx_bgxx_smux_rx_udd_skp</a> {
<a name="l06082"></a><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a72571a7a04c2c6fd8ef1b737d71dcb5a">06082</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a72571a7a04c2c6fd8ef1b737d71dcb5a">u64</a>;
<a name="l06083"></a><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html">06083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html">cvmx_bgxx_smux_rx_udd_skp_s</a> {
<a name="l06084"></a>06084 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06085"></a>06085 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#a182e16a52fac108b915847602917136e">reserved_9_63</a>                : 55;
<a name="l06086"></a>06086     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#aaa192ecaa369049b1ad8c2dbad06a7ee">fcssel</a>                       : 1;  <span class="comment">/**&lt; Include the skip bytes in the FCS calculation.</span>
<a name="l06087"></a>06087 <span class="comment">                                                         0 = All skip bytes are included in FCS.</span>
<a name="l06088"></a>06088 <span class="comment">                                                         1 = The skip bytes are not included in FCS.</span>
<a name="l06089"></a>06089 <span class="comment">                                                         When BGX()_SMU()_TX_CTL[HG_EN] is set, this field must be 0.</span>
<a name="l06090"></a>06090 <span class="comment">                                                         The skip bytes are part of the packet and are sent through the IOI packet interface and</span>
<a name="l06091"></a>06091 <span class="comment">                                                         are handled by PKI. The system can determine if the UDD bytes are included in the FCS</span>
<a name="l06092"></a>06092 <span class="comment">                                                         check by using the FCSSEL field, if the FCS check is enabled. */</span>
<a name="l06093"></a>06093     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#af3f928ad48eaf1c499a27e7efce57b61">reserved_7_7</a>                 : 1;
<a name="l06094"></a>06094     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#aeed4a868dda8af8feae0b30006128c2a">len</a>                          : 7;  <span class="comment">/**&lt; Amount of user-defined data before the start of the L2C data, in bytes.</span>
<a name="l06095"></a>06095 <span class="comment">                                                         Setting to 0 means L2C comes first; maximum value is 64.</span>
<a name="l06096"></a>06096 <span class="comment">                                                         LEN must be 0x0 in half-duplex operation.</span>
<a name="l06097"></a>06097 <span class="comment">                                                         When BGX()_SMU()_TX_CTL[HG_EN] is set, this field must be set to 12 or 16</span>
<a name="l06098"></a>06098 <span class="comment">                                                         (depending on HiGig header size) to account for the HiGig header.</span>
<a name="l06099"></a>06099 <span class="comment">                                                         LEN = 12 selects HiGig/HiGig+; LEN = 16 selects HiGig2. */</span>
<a name="l06100"></a>06100 <span class="preprocessor">#else</span>
<a name="l06101"></a><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#aeed4a868dda8af8feae0b30006128c2a">06101</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#aeed4a868dda8af8feae0b30006128c2a">len</a>                          : 7;
<a name="l06102"></a><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#af3f928ad48eaf1c499a27e7efce57b61">06102</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#af3f928ad48eaf1c499a27e7efce57b61">reserved_7_7</a>                 : 1;
<a name="l06103"></a><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#aaa192ecaa369049b1ad8c2dbad06a7ee">06103</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#aaa192ecaa369049b1ad8c2dbad06a7ee">fcssel</a>                       : 1;
<a name="l06104"></a><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#a182e16a52fac108b915847602917136e">06104</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html#a182e16a52fac108b915847602917136e">reserved_9_63</a>                : 55;
<a name="l06105"></a>06105 <span class="preprocessor">#endif</span>
<a name="l06106"></a>06106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a14a2bc3a3dab67c4e743b6bd0f265288">s</a>;
<a name="l06107"></a><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#acbb988d073c91c1a70f1746c9176a53e">06107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html">cvmx_bgxx_smux_rx_udd_skp_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#acbb988d073c91c1a70f1746c9176a53e">cn73xx</a>;
<a name="l06108"></a><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a79b536ee1845a7aa5d6f3b02ed51a328">06108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html">cvmx_bgxx_smux_rx_udd_skp_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a79b536ee1845a7aa5d6f3b02ed51a328">cn78xx</a>;
<a name="l06109"></a><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a948b77bfb8bb4c9c64286ef098ee6477">06109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html">cvmx_bgxx_smux_rx_udd_skp_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a948b77bfb8bb4c9c64286ef098ee6477">cn78xxp1</a>;
<a name="l06110"></a><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a7df9aaedad73735eee1ad54673807859">06110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__rx__udd__skp_1_1cvmx__bgxx__smux__rx__udd__skp__s.html">cvmx_bgxx_smux_rx_udd_skp_s</a>    <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html#a7df9aaedad73735eee1ad54673807859">cnf75xx</a>;
<a name="l06111"></a>06111 };
<a name="l06112"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a0f8ffb3a758d8b6339ce5adcfacd6157">06112</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html" title="cvmx_bgx::_smu::_rx_udd_skp">cvmx_bgxx_smux_rx_udd_skp</a> <a class="code" href="unioncvmx__bgxx__smux__rx__udd__skp.html" title="cvmx_bgx::_smu::_rx_udd_skp">cvmx_bgxx_smux_rx_udd_skp_t</a>;
<a name="l06113"></a>06113 <span class="comment"></span>
<a name="l06114"></a>06114 <span class="comment">/**</span>
<a name="l06115"></a>06115 <span class="comment"> * cvmx_bgx#_smu#_smac</span>
<a name="l06116"></a>06116 <span class="comment"> */</span>
<a name="l06117"></a><a class="code" href="unioncvmx__bgxx__smux__smac.html">06117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__smac.html" title="cvmx_bgx::_smu::_smac">cvmx_bgxx_smux_smac</a> {
<a name="l06118"></a><a class="code" href="unioncvmx__bgxx__smux__smac.html#a117912209ff5ae1b1c42b8b62e952e4f">06118</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__smac.html#a117912209ff5ae1b1c42b8b62e952e4f">u64</a>;
<a name="l06119"></a><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html">06119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html">cvmx_bgxx_smux_smac_s</a> {
<a name="l06120"></a>06120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06121"></a>06121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html#ac850540ae1734fc3e9a98fb0ab7bd512">reserved_48_63</a>               : 16;
<a name="l06122"></a>06122     uint64_t <a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html#a72c45a776d8013ba3e7de5fdc69835e4">smac</a>                         : 48; <span class="comment">/**&lt; The SMAC field is used for generating and accepting control PAUSE packets. */</span>
<a name="l06123"></a>06123 <span class="preprocessor">#else</span>
<a name="l06124"></a><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html#a72c45a776d8013ba3e7de5fdc69835e4">06124</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html#a72c45a776d8013ba3e7de5fdc69835e4">smac</a>                         : 48;
<a name="l06125"></a><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html#ac850540ae1734fc3e9a98fb0ab7bd512">06125</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html#ac850540ae1734fc3e9a98fb0ab7bd512">reserved_48_63</a>               : 16;
<a name="l06126"></a>06126 <span class="preprocessor">#endif</span>
<a name="l06127"></a>06127 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__smac.html#aa57dbe6b28af829b9ffd1d46fbae2303">s</a>;
<a name="l06128"></a><a class="code" href="unioncvmx__bgxx__smux__smac.html#a38847f440591da782f5d251e00eaf2e4">06128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html">cvmx_bgxx_smux_smac_s</a>          <a class="code" href="unioncvmx__bgxx__smux__smac.html#a38847f440591da782f5d251e00eaf2e4">cn73xx</a>;
<a name="l06129"></a><a class="code" href="unioncvmx__bgxx__smux__smac.html#a9a2000c5833e24d39775572713cf3209">06129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html">cvmx_bgxx_smux_smac_s</a>          <a class="code" href="unioncvmx__bgxx__smux__smac.html#a9a2000c5833e24d39775572713cf3209">cn78xx</a>;
<a name="l06130"></a><a class="code" href="unioncvmx__bgxx__smux__smac.html#a1f69b162496b3961c3b13522dd51fe96">06130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html">cvmx_bgxx_smux_smac_s</a>          <a class="code" href="unioncvmx__bgxx__smux__smac.html#a1f69b162496b3961c3b13522dd51fe96">cn78xxp1</a>;
<a name="l06131"></a><a class="code" href="unioncvmx__bgxx__smux__smac.html#a9849e542747ac30ffbdea0151d974418">06131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__smac_1_1cvmx__bgxx__smux__smac__s.html">cvmx_bgxx_smux_smac_s</a>          <a class="code" href="unioncvmx__bgxx__smux__smac.html#a9849e542747ac30ffbdea0151d974418">cnf75xx</a>;
<a name="l06132"></a>06132 };
<a name="l06133"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a48084aacb67623bd3858f4d9da91361d">06133</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__smac.html" title="cvmx_bgx::_smu::_smac">cvmx_bgxx_smux_smac</a> <a class="code" href="unioncvmx__bgxx__smux__smac.html" title="cvmx_bgx::_smu::_smac">cvmx_bgxx_smux_smac_t</a>;
<a name="l06134"></a>06134 <span class="comment"></span>
<a name="l06135"></a>06135 <span class="comment">/**</span>
<a name="l06136"></a>06136 <span class="comment"> * cvmx_bgx#_smu#_tx_append</span>
<a name="l06137"></a>06137 <span class="comment"> *</span>
<a name="l06138"></a>06138 <span class="comment"> * For more details on the interactions between FCS and PAD, see also the description of</span>
<a name="l06139"></a>06139 <span class="comment"> * BGX()_SMU()_TX_MIN_PKT[MIN_SIZE].</span>
<a name="l06140"></a>06140 <span class="comment"> */</span>
<a name="l06141"></a><a class="code" href="unioncvmx__bgxx__smux__tx__append.html">06141</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__append.html" title="cvmx_bgx::_smu::_tx_append">cvmx_bgxx_smux_tx_append</a> {
<a name="l06142"></a><a class="code" href="unioncvmx__bgxx__smux__tx__append.html#a76f3229fe2f50dbe7da3f2f8a1168cf7">06142</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__append.html#a76f3229fe2f50dbe7da3f2f8a1168cf7">u64</a>;
<a name="l06143"></a><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html">06143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html">cvmx_bgxx_smux_tx_append_s</a> {
<a name="l06144"></a>06144 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06145"></a>06145 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a77a474e62e1f605bcbcf3e9ad5c3986e">reserved_4_63</a>                : 60;
<a name="l06146"></a>06146     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a09f1995a4b6fdbad29ced8f0e87aeede">fcs_c</a>                        : 1;  <span class="comment">/**&lt; Append the Ethernet FCS on each PAUSE packet. PAUSE packets are normally padded to 60</span>
<a name="l06147"></a>06147 <span class="comment">                                                         bytes. If BGX()_SMU()_TX_MIN_PKT[MIN_SIZE] exceeds 59, then [FCS_C] is not used. */</span>
<a name="l06148"></a>06148     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a7d573ec963165d062f48df9e2e5e1677">fcs_d</a>                        : 1;  <span class="comment">/**&lt; Append the Ethernet FCS on each data packet. */</span>
<a name="l06149"></a>06149     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#abb9a8e4657bebf7e2f55c15a538b21a4">pad</a>                          : 1;  <span class="comment">/**&lt; Append PAD bytes such that minimum-sized packet is transmitted. */</span>
<a name="l06150"></a>06150     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a65c803bf6d655f55c22fdb592f36b8fc">preamble</a>                     : 1;  <span class="comment">/**&lt; Prepend the Ethernet preamble on each transfer. When BGX()_SMU()_TX_CTL[HG_EN] is</span>
<a name="l06151"></a>06151 <span class="comment">                                                         set, PREAMBLE must be 0. */</span>
<a name="l06152"></a>06152 <span class="preprocessor">#else</span>
<a name="l06153"></a><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a65c803bf6d655f55c22fdb592f36b8fc">06153</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a65c803bf6d655f55c22fdb592f36b8fc">preamble</a>                     : 1;
<a name="l06154"></a><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#abb9a8e4657bebf7e2f55c15a538b21a4">06154</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#abb9a8e4657bebf7e2f55c15a538b21a4">pad</a>                          : 1;
<a name="l06155"></a><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a7d573ec963165d062f48df9e2e5e1677">06155</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a7d573ec963165d062f48df9e2e5e1677">fcs_d</a>                        : 1;
<a name="l06156"></a><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a09f1995a4b6fdbad29ced8f0e87aeede">06156</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a09f1995a4b6fdbad29ced8f0e87aeede">fcs_c</a>                        : 1;
<a name="l06157"></a><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a77a474e62e1f605bcbcf3e9ad5c3986e">06157</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html#a77a474e62e1f605bcbcf3e9ad5c3986e">reserved_4_63</a>                : 60;
<a name="l06158"></a>06158 <span class="preprocessor">#endif</span>
<a name="l06159"></a>06159 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__append.html#ab07ce1ba878c169fdcf61d046bee8492">s</a>;
<a name="l06160"></a><a class="code" href="unioncvmx__bgxx__smux__tx__append.html#aa1668cfadd19fa9de057d52e41b724fe">06160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html">cvmx_bgxx_smux_tx_append_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__append.html#aa1668cfadd19fa9de057d52e41b724fe">cn73xx</a>;
<a name="l06161"></a><a class="code" href="unioncvmx__bgxx__smux__tx__append.html#aef225735e7a5c1cf067975d26b15b0ef">06161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html">cvmx_bgxx_smux_tx_append_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__append.html#aef225735e7a5c1cf067975d26b15b0ef">cn78xx</a>;
<a name="l06162"></a><a class="code" href="unioncvmx__bgxx__smux__tx__append.html#a0d4311a4c19db5425f988f21262da98e">06162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html">cvmx_bgxx_smux_tx_append_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__append.html#a0d4311a4c19db5425f988f21262da98e">cn78xxp1</a>;
<a name="l06163"></a><a class="code" href="unioncvmx__bgxx__smux__tx__append.html#ad7b66718116d3669fcc2827a9e92ed0d">06163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__append_1_1cvmx__bgxx__smux__tx__append__s.html">cvmx_bgxx_smux_tx_append_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__append.html#ad7b66718116d3669fcc2827a9e92ed0d">cnf75xx</a>;
<a name="l06164"></a>06164 };
<a name="l06165"></a><a class="code" href="cvmx-bgxx-defs_8h.html#af70cb6cb761006bb709c1a889b0139d7">06165</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__append.html" title="cvmx_bgx::_smu::_tx_append">cvmx_bgxx_smux_tx_append</a> <a class="code" href="unioncvmx__bgxx__smux__tx__append.html" title="cvmx_bgx::_smu::_tx_append">cvmx_bgxx_smux_tx_append_t</a>;
<a name="l06166"></a>06166 <span class="comment"></span>
<a name="l06167"></a>06167 <span class="comment">/**</span>
<a name="l06168"></a>06168 <span class="comment"> * cvmx_bgx#_smu#_tx_ctl</span>
<a name="l06169"></a>06169 <span class="comment"> */</span>
<a name="l06170"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html">06170</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html" title="cvmx_bgx::_smu::_tx_ctl">cvmx_bgxx_smux_tx_ctl</a> {
<a name="l06171"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a6a423ed9673e7d0583765a2638c2ca0b">06171</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a6a423ed9673e7d0583765a2638c2ca0b">u64</a>;
<a name="l06172"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html">06172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html">cvmx_bgxx_smux_tx_ctl_s</a> {
<a name="l06173"></a>06173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06174"></a>06174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#ac5adb26590e33e0a056cd1af529be83c">reserved_31_63</a>               : 33;
<a name="l06175"></a>06175     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a86c8d5488ed6c053a98983b502bb02e1">spu_mrk_cnt</a>                  : 20; <span class="comment">/**&lt; 40GBASE-R transmit marker interval count. Specifies the interval (number of 66-bit BASE-R</span>
<a name="l06176"></a>06176 <span class="comment">                                                         blocks) at which the LMAC transmit logic inserts 40GBASE-R alignment markers. An internal</span>
<a name="l06177"></a>06177 <span class="comment">                                                         counter in SMU is initialized to this value, counts down for each BASE-R block transmitted</span>
<a name="l06178"></a>06178 <span class="comment">                                                         by the LMAC, and wraps back to the initial value from 0. The LMAC transmit logic inserts</span>
<a name="l06179"></a>06179 <span class="comment">                                                         alignment markers for lanes 0, 1, 2 and 3, respectively, in the last four BASE-R blocks</span>
<a name="l06180"></a>06180 <span class="comment">                                                         before the counter wraps (3, 2, 1, 0). The default value corresponds to an alignment</span>
<a name="l06181"></a>06181 <span class="comment">                                                         marker period of 16363 blocks (exclusive) per lane, as specified in 802.3ba-2010. The</span>
<a name="l06182"></a>06182 <span class="comment">                                                         default value should always be used for normal operation. */</span>
<a name="l06183"></a>06183     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a892460e675f3c022d7589814dd502953">hg_pause_hgi</a>                 : 2;  <span class="comment">/**&lt; HGI field for hardware-generated HiGig PAUSE packets. */</span>
<a name="l06184"></a>06184     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#acb3af24474bdca79a833bea59cf2d00b">hg_en</a>                        : 1;  <span class="comment">/**&lt; Enable HiGig mode.</span>
<a name="l06185"></a>06185 <span class="comment">                                                         When this field is set and BGX()_SMU()_RX_UDD_SKP[LEN] = 12, the interface is in</span>
<a name="l06186"></a>06186 <span class="comment">                                                         HiGig/HiGig+ mode and the following must be set:</span>
<a name="l06187"></a>06187 <span class="comment">                                                         * BGX()_SMU()_RX_FRM_CTL[PRE_CHK] = 0.</span>
<a name="l06188"></a>06188 <span class="comment">                                                         * BGX()_SMU()_RX_UDD_SKP[FCSSEL] = 0.</span>
<a name="l06189"></a>06189 <span class="comment">                                                         * BGX()_SMU()_RX_UDD_SKP[LEN] = 12.</span>
<a name="l06190"></a>06190 <span class="comment">                                                         * BGX()_SMU()_TX_APPEND[PREAMBLE] = 0.</span>
<a name="l06191"></a>06191 <span class="comment">                                                         When this field is set and BGX()_SMU()_RX_UDD_SKP[LEN] = 16, the interface is in</span>
<a name="l06192"></a>06192 <span class="comment">                                                         HiGig2 mode and the following must be set:</span>
<a name="l06193"></a>06193 <span class="comment">                                                         * BGX()_SMU()_RX_FRM_CTL[PRE_CHK] = 0.</span>
<a name="l06194"></a>06194 <span class="comment">                                                         * BGX()_SMU()_RX_UDD_SKP[FCSSEL] = 0.</span>
<a name="l06195"></a>06195 <span class="comment">                                                         * BGX()_SMU()_RX_UDD_SKP[LEN] = 16.</span>
<a name="l06196"></a>06196 <span class="comment">                                                         * BGX()_SMU()_TX_APPEND[PREAMBLE] = 0.</span>
<a name="l06197"></a>06197 <span class="comment">                                                         * BGX()_SMU()_CBFC_CTL[RX_EN] = 0.</span>
<a name="l06198"></a>06198 <span class="comment">                                                         * BGX()_SMU()_CBFC_CTL[TX_EN] = 0. */</span>
<a name="l06199"></a>06199     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a2c9383c2de3d5602e06a8d3c80e49080">l2p_bp_conv</a>                  : 1;  <span class="comment">/**&lt; If set, causes TX to generate 802.3 pause packets when CMR applies logical backpressure</span>
<a name="l06200"></a>06200 <span class="comment">                                                         (XOFF), if and only if BGX()_SMU()_CBFC_CTL[TX_EN] is clear and</span>
<a name="l06201"></a>06201 <span class="comment">                                                         BGX()_SMU()_HG2_CONTROL[HG2TX_EN] is clear. */</span>
<a name="l06202"></a>06202     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a6b4b988757ec14588d0f06b02afeca8d">ls_byp</a>                       : 1;  <span class="comment">/**&lt; Bypass the link status, as determined by the XGMII receiver, and set the link status of</span>
<a name="l06203"></a>06203 <span class="comment">                                                         the transmitter to LS. */</span>
<a name="l06204"></a>06204     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a79750ce03f3ad246711648b27ca97028">ls</a>                           : 2;  <span class="comment">/**&lt; Link status.</span>
<a name="l06205"></a>06205 <span class="comment">                                                         0 = Link OK; link runs normally. RS passes MAC data to PCS.</span>
<a name="l06206"></a>06206 <span class="comment">                                                         1 = Local fault. RS layer sends continuous remote fault sequences.</span>
<a name="l06207"></a>06207 <span class="comment">                                                         2 = Remote fault. RS layer sends continuous idle sequences.</span>
<a name="l06208"></a>06208 <span class="comment">                                                         3 = Link drain. RS layer drops full packets to allow BGX and PKO to drain their FIFOs. */</span>
<a name="l06209"></a>06209     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a4964244189363ec2f42581711613b055">reserved_3_3</a>                 : 1;
<a name="l06210"></a>06210     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#ae10926028a320290e5f6967f0d89aad4">x4a_dis</a>                      : 1;  <span class="comment">/**&lt; Disable 4-byte SOP align (effectively force 8-byte SOP align) for all 10G variants</span>
<a name="l06211"></a>06211 <span class="comment">                                                         (XAUI, RXAUI, 10G). */</span>
<a name="l06212"></a>06212     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#af04166f04918e77bd6206ee2bdba4de8">uni_en</a>                       : 1;  <span class="comment">/**&lt; Enable unidirectional mode (IEEE Clause 66). */</span>
<a name="l06213"></a>06213     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a1da4562fa9039816b6f8c56c9fcb406c">dic_en</a>                       : 1;  <span class="comment">/**&lt; Enable the deficit idle counter for IFG averaging. */</span>
<a name="l06214"></a>06214 <span class="preprocessor">#else</span>
<a name="l06215"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a1da4562fa9039816b6f8c56c9fcb406c">06215</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a1da4562fa9039816b6f8c56c9fcb406c">dic_en</a>                       : 1;
<a name="l06216"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#af04166f04918e77bd6206ee2bdba4de8">06216</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#af04166f04918e77bd6206ee2bdba4de8">uni_en</a>                       : 1;
<a name="l06217"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#ae10926028a320290e5f6967f0d89aad4">06217</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#ae10926028a320290e5f6967f0d89aad4">x4a_dis</a>                      : 1;
<a name="l06218"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a4964244189363ec2f42581711613b055">06218</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a4964244189363ec2f42581711613b055">reserved_3_3</a>                 : 1;
<a name="l06219"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a79750ce03f3ad246711648b27ca97028">06219</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a79750ce03f3ad246711648b27ca97028">ls</a>                           : 2;
<a name="l06220"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a6b4b988757ec14588d0f06b02afeca8d">06220</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a6b4b988757ec14588d0f06b02afeca8d">ls_byp</a>                       : 1;
<a name="l06221"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a2c9383c2de3d5602e06a8d3c80e49080">06221</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a2c9383c2de3d5602e06a8d3c80e49080">l2p_bp_conv</a>                  : 1;
<a name="l06222"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#acb3af24474bdca79a833bea59cf2d00b">06222</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#acb3af24474bdca79a833bea59cf2d00b">hg_en</a>                        : 1;
<a name="l06223"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a892460e675f3c022d7589814dd502953">06223</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a892460e675f3c022d7589814dd502953">hg_pause_hgi</a>                 : 2;
<a name="l06224"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a86c8d5488ed6c053a98983b502bb02e1">06224</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#a86c8d5488ed6c053a98983b502bb02e1">spu_mrk_cnt</a>                  : 20;
<a name="l06225"></a><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#ac5adb26590e33e0a056cd1af529be83c">06225</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html#ac5adb26590e33e0a056cd1af529be83c">reserved_31_63</a>               : 33;
<a name="l06226"></a>06226 <span class="preprocessor">#endif</span>
<a name="l06227"></a>06227 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a23b6eda92a8e9065d856eeb9e1e4edf3">s</a>;
<a name="l06228"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#ae18944cb792f437ad852e03613170af5">06228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html">cvmx_bgxx_smux_tx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#ae18944cb792f437ad852e03613170af5">cn73xx</a>;
<a name="l06229"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a804b18431ffd1276e9e75bcadd003b93">06229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html">cvmx_bgxx_smux_tx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a804b18431ffd1276e9e75bcadd003b93">cn78xx</a>;
<a name="l06230"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#acd30b9208bc57952fbf890036b2c3a4b">06230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html">cvmx_bgxx_smux_tx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#acd30b9208bc57952fbf890036b2c3a4b">cn78xxp1</a>;
<a name="l06231"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a8e7104b9a375d71114556e9daf22e367">06231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ctl_1_1cvmx__bgxx__smux__tx__ctl__s.html">cvmx_bgxx_smux_tx_ctl_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html#a8e7104b9a375d71114556e9daf22e367">cnf75xx</a>;
<a name="l06232"></a>06232 };
<a name="l06233"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ad2dc6547aed104e695c7181797d5826e">06233</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html" title="cvmx_bgx::_smu::_tx_ctl">cvmx_bgxx_smux_tx_ctl</a> <a class="code" href="unioncvmx__bgxx__smux__tx__ctl.html" title="cvmx_bgx::_smu::_tx_ctl">cvmx_bgxx_smux_tx_ctl_t</a>;
<a name="l06234"></a>06234 <span class="comment"></span>
<a name="l06235"></a>06235 <span class="comment">/**</span>
<a name="l06236"></a>06236 <span class="comment"> * cvmx_bgx#_smu#_tx_ifg</span>
<a name="l06237"></a>06237 <span class="comment"> *</span>
<a name="l06238"></a>06238 <span class="comment"> * Programming IFG1 and IFG2:</span>
<a name="l06239"></a>06239 <span class="comment"> * * For XAUI/RXAUI/10Gbs/40Gbs systems that require IEEE 802.3 compatibility, the IFG1+IFG2 sum</span>
<a name="l06240"></a>06240 <span class="comment"> * must be 12.</span>
<a name="l06241"></a>06241 <span class="comment"> * * In loopback mode, the IFG1+IFG2 of local and remote parties must match exactly; otherwise</span>
<a name="l06242"></a>06242 <span class="comment"> * one of the two sides&apos; loopback FIFO will overrun: BGX()_SMU()_TX_INT[LB_OVRFLW].</span>
<a name="l06243"></a>06243 <span class="comment"> */</span>
<a name="l06244"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html">06244</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html" title="cvmx_bgx::_smu::_tx_ifg">cvmx_bgxx_smux_tx_ifg</a> {
<a name="l06245"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#a7ba980c7a9d5dbd0181aaad421bcefd9">06245</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#a7ba980c7a9d5dbd0181aaad421bcefd9">u64</a>;
<a name="l06246"></a><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html">06246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html">cvmx_bgxx_smux_tx_ifg_s</a> {
<a name="l06247"></a>06247 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06248"></a>06248 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#aa06f0d7421685201a8dcfb3479706f54">reserved_8_63</a>                : 56;
<a name="l06249"></a>06249     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#ae892d63db0a142db2e172573cf436cc7">ifg2</a>                         : 4;  <span class="comment">/**&lt; 1/2 of the interframe gap timing (in IFG2*8 bits). */</span>
<a name="l06250"></a>06250     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#a244e71c88bafdce274e925bdf107be8c">ifg1</a>                         : 4;  <span class="comment">/**&lt; 1/2 of the interframe gap timing (in IFG1*8 bits). */</span>
<a name="l06251"></a>06251 <span class="preprocessor">#else</span>
<a name="l06252"></a><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#a244e71c88bafdce274e925bdf107be8c">06252</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#a244e71c88bafdce274e925bdf107be8c">ifg1</a>                         : 4;
<a name="l06253"></a><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#ae892d63db0a142db2e172573cf436cc7">06253</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#ae892d63db0a142db2e172573cf436cc7">ifg2</a>                         : 4;
<a name="l06254"></a><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#aa06f0d7421685201a8dcfb3479706f54">06254</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html#aa06f0d7421685201a8dcfb3479706f54">reserved_8_63</a>                : 56;
<a name="l06255"></a>06255 <span class="preprocessor">#endif</span>
<a name="l06256"></a>06256 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#acf934845b432c16a5b85828b1bb0651e">s</a>;
<a name="l06257"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#a3c5cc70274a7ba257396c982abd79937">06257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html">cvmx_bgxx_smux_tx_ifg_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#a3c5cc70274a7ba257396c982abd79937">cn73xx</a>;
<a name="l06258"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#ae60996d898db9197a2b43e1a8dcab677">06258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html">cvmx_bgxx_smux_tx_ifg_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#ae60996d898db9197a2b43e1a8dcab677">cn78xx</a>;
<a name="l06259"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#a8783e64eb6783a65209e66263c054a03">06259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html">cvmx_bgxx_smux_tx_ifg_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#a8783e64eb6783a65209e66263c054a03">cn78xxp1</a>;
<a name="l06260"></a><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#ad32b2d1ac037e23b5e86e20b58da595b">06260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__ifg_1_1cvmx__bgxx__smux__tx__ifg__s.html">cvmx_bgxx_smux_tx_ifg_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html#ad32b2d1ac037e23b5e86e20b58da595b">cnf75xx</a>;
<a name="l06261"></a>06261 };
<a name="l06262"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1e0a4f51dcc5dae15f09b7b24add17f4">06262</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html" title="cvmx_bgx::_smu::_tx_ifg">cvmx_bgxx_smux_tx_ifg</a> <a class="code" href="unioncvmx__bgxx__smux__tx__ifg.html" title="cvmx_bgx::_smu::_tx_ifg">cvmx_bgxx_smux_tx_ifg_t</a>;
<a name="l06263"></a>06263 <span class="comment"></span>
<a name="l06264"></a>06264 <span class="comment">/**</span>
<a name="l06265"></a>06265 <span class="comment"> * cvmx_bgx#_smu#_tx_int</span>
<a name="l06266"></a>06266 <span class="comment"> */</span>
<a name="l06267"></a><a class="code" href="unioncvmx__bgxx__smux__tx__int.html">06267</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__int.html" title="cvmx_bgx::_smu::_tx_int">cvmx_bgxx_smux_tx_int</a> {
<a name="l06268"></a><a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a2c0c1c1352a24b9ec21f19350def7a96">06268</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a2c0c1c1352a24b9ec21f19350def7a96">u64</a>;
<a name="l06269"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html">06269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html">cvmx_bgxx_smux_tx_int_s</a> {
<a name="l06270"></a>06270 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06271"></a>06271 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ac76b88c8ce114c5a44114e404c303356">reserved_5_63</a>                : 59;
<a name="l06272"></a>06272     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#aceaf1e38a0cd18c4a5fafff5c7556b57">lb_ovrflw</a>                    : 1;  <span class="comment">/**&lt; TX loopback overflow. */</span>
<a name="l06273"></a>06273     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ada8b5f6d05a87d443ee66182e24cf5fe">lb_undflw</a>                    : 1;  <span class="comment">/**&lt; TX loopback underflow. */</span>
<a name="l06274"></a>06274     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ad5958f757d6f908e716b4778f14992cd">fake_commit</a>                  : 1;  <span class="comment">/**&lt; TX SMU started a packet with PTP on SOP and has not seen a commit for it from TX SPU after</span>
<a name="l06275"></a>06275 <span class="comment">                                                         256 cycles so it faked a commit to CMR. */</span>
<a name="l06276"></a>06276     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#a91544ba4e5740e7bd153f13518bbfb8f">xchange</a>                      : 1;  <span class="comment">/**&lt; Link status changed. This denotes a change to BGX()_SMU()_RX_CTL[STATUS]. */</span>
<a name="l06277"></a>06277     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#aae0c6ff03ad4a793cdf0aafeb46cdb2e">undflw</a>                       : 1;  <span class="comment">/**&lt; TX underflow. */</span>
<a name="l06278"></a>06278 <span class="preprocessor">#else</span>
<a name="l06279"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#aae0c6ff03ad4a793cdf0aafeb46cdb2e">06279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#aae0c6ff03ad4a793cdf0aafeb46cdb2e">undflw</a>                       : 1;
<a name="l06280"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#a91544ba4e5740e7bd153f13518bbfb8f">06280</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#a91544ba4e5740e7bd153f13518bbfb8f">xchange</a>                      : 1;
<a name="l06281"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ad5958f757d6f908e716b4778f14992cd">06281</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ad5958f757d6f908e716b4778f14992cd">fake_commit</a>                  : 1;
<a name="l06282"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ada8b5f6d05a87d443ee66182e24cf5fe">06282</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ada8b5f6d05a87d443ee66182e24cf5fe">lb_undflw</a>                    : 1;
<a name="l06283"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#aceaf1e38a0cd18c4a5fafff5c7556b57">06283</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#aceaf1e38a0cd18c4a5fafff5c7556b57">lb_ovrflw</a>                    : 1;
<a name="l06284"></a><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ac76b88c8ce114c5a44114e404c303356">06284</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html#ac76b88c8ce114c5a44114e404c303356">reserved_5_63</a>                : 59;
<a name="l06285"></a>06285 <span class="preprocessor">#endif</span>
<a name="l06286"></a>06286 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__int.html#ab9d26b09dbdf8862657f722b6ae2da90">s</a>;
<a name="l06287"></a><a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a87368d8c414e4a3bf23ebbef323538c6">06287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html">cvmx_bgxx_smux_tx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a87368d8c414e4a3bf23ebbef323538c6">cn73xx</a>;
<a name="l06288"></a><a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a3b89ff05079df7f56b7fa76b47a53960">06288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html">cvmx_bgxx_smux_tx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a3b89ff05079df7f56b7fa76b47a53960">cn78xx</a>;
<a name="l06289"></a><a class="code" href="unioncvmx__bgxx__smux__tx__int.html#ae1fb5e3e9653d735ad9f3ea1a462c142">06289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html">cvmx_bgxx_smux_tx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__int.html#ae1fb5e3e9653d735ad9f3ea1a462c142">cn78xxp1</a>;
<a name="l06290"></a><a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a6820e02f0f7ae2fe19685ef32057876d">06290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__int_1_1cvmx__bgxx__smux__tx__int__s.html">cvmx_bgxx_smux_tx_int_s</a>        <a class="code" href="unioncvmx__bgxx__smux__tx__int.html#a6820e02f0f7ae2fe19685ef32057876d">cnf75xx</a>;
<a name="l06291"></a>06291 };
<a name="l06292"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7c318bc1f66b14455b9ed3846ee29bd5">06292</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__int.html" title="cvmx_bgx::_smu::_tx_int">cvmx_bgxx_smux_tx_int</a> <a class="code" href="unioncvmx__bgxx__smux__tx__int.html" title="cvmx_bgx::_smu::_tx_int">cvmx_bgxx_smux_tx_int_t</a>;
<a name="l06293"></a>06293 <span class="comment"></span>
<a name="l06294"></a>06294 <span class="comment">/**</span>
<a name="l06295"></a>06295 <span class="comment"> * cvmx_bgx#_smu#_tx_min_pkt</span>
<a name="l06296"></a>06296 <span class="comment"> */</span>
<a name="l06297"></a><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html">06297</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html" title="cvmx_bgx::_smu::_tx_min_pkt">cvmx_bgxx_smux_tx_min_pkt</a> {
<a name="l06298"></a><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#ab1fe00220183d2307c255a814184bc83">06298</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#ab1fe00220183d2307c255a814184bc83">u64</a>;
<a name="l06299"></a><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html">06299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html">cvmx_bgxx_smux_tx_min_pkt_s</a> {
<a name="l06300"></a>06300 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06301"></a>06301 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html#ac47ac77c3f293d1ad7e434d3f5a01b8a">reserved_8_63</a>                : 56;
<a name="l06302"></a>06302     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html#a656bcb45686e04d294347fc33a55483c">min_size</a>                     : 8;  <span class="comment">/**&lt; Min frame in bytes inclusive of FCS, if applied. Padding is only appended when</span>
<a name="l06303"></a>06303 <span class="comment">                                                         BGX()_SMU()_TX_APPEND[PAD] for the corresponding port is set. When FCS is added to</span>
<a name="l06304"></a>06304 <span class="comment">                                                         a packet which was padded, the FCS always appears in the 4 octets preceding /T/ or /E/. */</span>
<a name="l06305"></a>06305 <span class="preprocessor">#else</span>
<a name="l06306"></a><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html#a656bcb45686e04d294347fc33a55483c">06306</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html#a656bcb45686e04d294347fc33a55483c">min_size</a>                     : 8;
<a name="l06307"></a><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html#ac47ac77c3f293d1ad7e434d3f5a01b8a">06307</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html#ac47ac77c3f293d1ad7e434d3f5a01b8a">reserved_8_63</a>                : 56;
<a name="l06308"></a>06308 <span class="preprocessor">#endif</span>
<a name="l06309"></a>06309 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#a2df097001991abb4617189699e673302">s</a>;
<a name="l06310"></a><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#ae197d93fc8401552f71267545872491c">06310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html">cvmx_bgxx_smux_tx_min_pkt_s</a>    <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#ae197d93fc8401552f71267545872491c">cn73xx</a>;
<a name="l06311"></a><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#a6446a3b7898c92b2d812e26d0d40867d">06311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html">cvmx_bgxx_smux_tx_min_pkt_s</a>    <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#a6446a3b7898c92b2d812e26d0d40867d">cn78xx</a>;
<a name="l06312"></a><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#ac222fe0b0333aa847a4643bf1f4fb449">06312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html">cvmx_bgxx_smux_tx_min_pkt_s</a>    <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#ac222fe0b0333aa847a4643bf1f4fb449">cn78xxp1</a>;
<a name="l06313"></a><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#afb8d6ac89fc09d18f1023b59e656cfed">06313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__min__pkt_1_1cvmx__bgxx__smux__tx__min__pkt__s.html">cvmx_bgxx_smux_tx_min_pkt_s</a>    <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html#afb8d6ac89fc09d18f1023b59e656cfed">cnf75xx</a>;
<a name="l06314"></a>06314 };
<a name="l06315"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a32c81561d34746d5268afb4bd209ec2e">06315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html" title="cvmx_bgx::_smu::_tx_min_pkt">cvmx_bgxx_smux_tx_min_pkt</a> <a class="code" href="unioncvmx__bgxx__smux__tx__min__pkt.html" title="cvmx_bgx::_smu::_tx_min_pkt">cvmx_bgxx_smux_tx_min_pkt_t</a>;
<a name="l06316"></a>06316 <span class="comment"></span>
<a name="l06317"></a>06317 <span class="comment">/**</span>
<a name="l06318"></a>06318 <span class="comment"> * cvmx_bgx#_smu#_tx_pause_pkt_dmac</span>
<a name="l06319"></a>06319 <span class="comment"> *</span>
<a name="l06320"></a>06320 <span class="comment"> * This register provides the DMAC value that is placed in outbound PAUSE packets.</span>
<a name="l06321"></a>06321 <span class="comment"> *</span>
<a name="l06322"></a>06322 <span class="comment"> */</span>
<a name="l06323"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html">06323</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html" title="cvmx_bgx::_smu::_tx_pause_pkt_dmac">cvmx_bgxx_smux_tx_pause_pkt_dmac</a> {
<a name="l06324"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#af8209e9b1e427617192a3716c94b3e87">06324</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#af8209e9b1e427617192a3716c94b3e87">u64</a>;
<a name="l06325"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html">06325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html">cvmx_bgxx_smux_tx_pause_pkt_dmac_s</a> {
<a name="l06326"></a>06326 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06327"></a>06327 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html#a62dd72cbf409640951b56c254ba08837">reserved_48_63</a>               : 16;
<a name="l06328"></a>06328     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html#ad7a5b2a5eaa1c90becf343cb4a8e52e5">dmac</a>                         : 48; <span class="comment">/**&lt; The DMAC field that is placed in outbound PAUSE packets. */</span>
<a name="l06329"></a>06329 <span class="preprocessor">#else</span>
<a name="l06330"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html#ad7a5b2a5eaa1c90becf343cb4a8e52e5">06330</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html#ad7a5b2a5eaa1c90becf343cb4a8e52e5">dmac</a>                         : 48;
<a name="l06331"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html#a62dd72cbf409640951b56c254ba08837">06331</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html#a62dd72cbf409640951b56c254ba08837">reserved_48_63</a>               : 16;
<a name="l06332"></a>06332 <span class="preprocessor">#endif</span>
<a name="l06333"></a>06333 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a3154bf6a4d609285b58933f685af0104">s</a>;
<a name="l06334"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#af4ee56721365149e20e8e494f87e5a7b">06334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html">cvmx_bgxx_smux_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#af4ee56721365149e20e8e494f87e5a7b">cn73xx</a>;
<a name="l06335"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a8b2526af8e6cef08ac9e7893f214b9fd">06335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html">cvmx_bgxx_smux_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a8b2526af8e6cef08ac9e7893f214b9fd">cn78xx</a>;
<a name="l06336"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a7fbc7c0518e511fa03796ffc9017e604">06336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html">cvmx_bgxx_smux_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a7fbc7c0518e511fa03796ffc9017e604">cn78xxp1</a>;
<a name="l06337"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a136300574775ab962e21c7e685555021">06337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__dmac_1_1cvmx__bgxx__smux__tx__pause__pkt__dmac__s.html">cvmx_bgxx_smux_tx_pause_pkt_dmac_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html#a136300574775ab962e21c7e685555021">cnf75xx</a>;
<a name="l06338"></a>06338 };
<a name="l06339"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a912160cf1b029559afa2be1065978ccc">06339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html" title="cvmx_bgx::_smu::_tx_pause_pkt_dmac">cvmx_bgxx_smux_tx_pause_pkt_dmac</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__dmac.html" title="cvmx_bgx::_smu::_tx_pause_pkt_dmac">cvmx_bgxx_smux_tx_pause_pkt_dmac_t</a>;
<a name="l06340"></a>06340 <span class="comment"></span>
<a name="l06341"></a>06341 <span class="comment">/**</span>
<a name="l06342"></a>06342 <span class="comment"> * cvmx_bgx#_smu#_tx_pause_pkt_interval</span>
<a name="l06343"></a>06343 <span class="comment"> *</span>
<a name="l06344"></a>06344 <span class="comment"> * This register specifies how often PAUSE packets are sent.</span>
<a name="l06345"></a>06345 <span class="comment"> *</span>
<a name="l06346"></a>06346 <span class="comment"> */</span>
<a name="l06347"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html">06347</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html" title="cvmx_bgx::_smu::_tx_pause_pkt_interval">cvmx_bgxx_smux_tx_pause_pkt_interval</a> {
<a name="l06348"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#aeffd248632d54f24ec24a7e66ed88b48">06348</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#aeffd248632d54f24ec24a7e66ed88b48">u64</a>;
<a name="l06349"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html">06349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html">cvmx_bgxx_smux_tx_pause_pkt_interval_s</a> {
<a name="l06350"></a>06350 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06351"></a>06351 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a7f9bfa3957779802b28a8fcc2d97114e">reserved_33_63</a>               : 31;
<a name="l06352"></a>06352     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a892f15378b8c6b497aeb485dcfd86b7f">hg2_intra_en</a>                 : 1;  <span class="comment">/**&lt; Allow intrapacket HiGig2 message generation. Relevant only if HiGig2 message generation is enabled. */</span>
<a name="l06353"></a>06353     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#ab533a837e2aedbcad64f6e2c251be83f">hg2_intra_interval</a>           : 16; <span class="comment">/**&lt; Arbitrate for a HiGig2 message, every (INTERVAL*512) bit-times whilst sending regular</span>
<a name="l06354"></a>06354 <span class="comment">                                                         packet data. Relevant only if HiGig2 message generation and [HG2_INTRA_EN] are both set.</span>
<a name="l06355"></a>06355 <span class="comment">                                                         Normally, 0 &lt; INTERVAL &lt; BGX()_SMU()_TX_PAUSE_PKT_TIME.</span>
<a name="l06356"></a>06356 <span class="comment">                                                         INTERVAL = 0 only sends a single PAUSE packet for each backpressure event. */</span>
<a name="l06357"></a>06357     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a7e2c0860ad83bad9cef18ff225c73bc7">interval</a>                     : 16; <span class="comment">/**&lt; Arbitrate for a 802.3 PAUSE packet, HiGig2 message, or PFC packet every</span>
<a name="l06358"></a>06358 <span class="comment">                                                         (INTERVAL * 512) bit-times.</span>
<a name="l06359"></a>06359 <span class="comment">                                                         Normally, 0 &lt; INTERVAL &lt; BGX()_SMU()_TX_PAUSE_PKT_TIME[P_TIME].</span>
<a name="l06360"></a>06360 <span class="comment">                                                         INTERVAL = 0 only sends a single PAUSE packet for each backpressure event. */</span>
<a name="l06361"></a>06361 <span class="preprocessor">#else</span>
<a name="l06362"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a7e2c0860ad83bad9cef18ff225c73bc7">06362</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a7e2c0860ad83bad9cef18ff225c73bc7">interval</a>                     : 16;
<a name="l06363"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#ab533a837e2aedbcad64f6e2c251be83f">06363</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#ab533a837e2aedbcad64f6e2c251be83f">hg2_intra_interval</a>           : 16;
<a name="l06364"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a892f15378b8c6b497aeb485dcfd86b7f">06364</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a892f15378b8c6b497aeb485dcfd86b7f">hg2_intra_en</a>                 : 1;
<a name="l06365"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a7f9bfa3957779802b28a8fcc2d97114e">06365</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html#a7f9bfa3957779802b28a8fcc2d97114e">reserved_33_63</a>               : 31;
<a name="l06366"></a>06366 <span class="preprocessor">#endif</span>
<a name="l06367"></a>06367 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a79157bc7176b8224f749d48b2ab6af43">s</a>;
<a name="l06368"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a832db8fc5f2e8b8f1bae6d64d806ef48">06368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html">cvmx_bgxx_smux_tx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a832db8fc5f2e8b8f1bae6d64d806ef48">cn73xx</a>;
<a name="l06369"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a9f9170c93c636f22d8b13dc193873e6d">06369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html">cvmx_bgxx_smux_tx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a9f9170c93c636f22d8b13dc193873e6d">cn78xx</a>;
<a name="l06370"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a2f7f9dba38fd759c57b6e2432a0b4d45">06370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html">cvmx_bgxx_smux_tx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a2f7f9dba38fd759c57b6e2432a0b4d45">cn78xxp1</a>;
<a name="l06371"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a81e64814347819b6a55541ceea538346">06371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__interval_1_1cvmx__bgxx__smux__tx__pause__pkt__interval__s.html">cvmx_bgxx_smux_tx_pause_pkt_interval_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html#a81e64814347819b6a55541ceea538346">cnf75xx</a>;
<a name="l06372"></a>06372 };
<a name="l06373"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a168bf9205ccac56c8908cf804e5d4204">06373</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html" title="cvmx_bgx::_smu::_tx_pause_pkt_interval">cvmx_bgxx_smux_tx_pause_pkt_interval</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__interval.html" title="cvmx_bgx::_smu::_tx_pause_pkt_interval">cvmx_bgxx_smux_tx_pause_pkt_interval_t</a>;
<a name="l06374"></a>06374 <span class="comment"></span>
<a name="l06375"></a>06375 <span class="comment">/**</span>
<a name="l06376"></a>06376 <span class="comment"> * cvmx_bgx#_smu#_tx_pause_pkt_time</span>
<a name="l06377"></a>06377 <span class="comment"> */</span>
<a name="l06378"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html">06378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html" title="cvmx_bgx::_smu::_tx_pause_pkt_time">cvmx_bgxx_smux_tx_pause_pkt_time</a> {
<a name="l06379"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a2874aaef9d89f2ec6c9cbad74c8f3a71">06379</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a2874aaef9d89f2ec6c9cbad74c8f3a71">u64</a>;
<a name="l06380"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html">06380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html">cvmx_bgxx_smux_tx_pause_pkt_time_s</a> {
<a name="l06381"></a>06381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06382"></a>06382 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html#ad9863cb83ef56fd91072f2385a25a852">reserved_16_63</a>               : 48;
<a name="l06383"></a>06383     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html#a50aeb82529caaafbfa855663bbe75f70">p_time</a>                       : 16; <span class="comment">/**&lt; Provides the pause_time field placed in outbound 802.3 PAUSE packets, HiGig2 messages, or</span>
<a name="l06384"></a>06384 <span class="comment">                                                         PFC packets in 512 bit-times. Normally, [P_TIME] &gt;</span>
<a name="l06385"></a>06385 <span class="comment">                                                         BGX()_SMU()_TX_PAUSE_PKT_INTERVAL[INTERVAL]. See programming notes in</span>
<a name="l06386"></a>06386 <span class="comment">                                                         BGX()_SMU()_TX_PAUSE_PKT_INTERVAL. */</span>
<a name="l06387"></a>06387 <span class="preprocessor">#else</span>
<a name="l06388"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html#a50aeb82529caaafbfa855663bbe75f70">06388</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html#a50aeb82529caaafbfa855663bbe75f70">p_time</a>                       : 16;
<a name="l06389"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html#ad9863cb83ef56fd91072f2385a25a852">06389</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html#ad9863cb83ef56fd91072f2385a25a852">reserved_16_63</a>               : 48;
<a name="l06390"></a>06390 <span class="preprocessor">#endif</span>
<a name="l06391"></a>06391 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a4e62546e855df171a0f1666faf1e9144">s</a>;
<a name="l06392"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a9e11420f7ae9a47c08115cbe89e7a3df">06392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html">cvmx_bgxx_smux_tx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a9e11420f7ae9a47c08115cbe89e7a3df">cn73xx</a>;
<a name="l06393"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#add20b1eadc37583f51d4b123dd6538cd">06393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html">cvmx_bgxx_smux_tx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#add20b1eadc37583f51d4b123dd6538cd">cn78xx</a>;
<a name="l06394"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a6c424e98f2b724185c8cf2de8882b1ae">06394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html">cvmx_bgxx_smux_tx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#a6c424e98f2b724185c8cf2de8882b1ae">cn78xxp1</a>;
<a name="l06395"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#aa1ea21be4e3fd44996b15fda0c7ce539">06395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__time_1_1cvmx__bgxx__smux__tx__pause__pkt__time__s.html">cvmx_bgxx_smux_tx_pause_pkt_time_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html#aa1ea21be4e3fd44996b15fda0c7ce539">cnf75xx</a>;
<a name="l06396"></a>06396 };
<a name="l06397"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a644da40f600bba94744031479504d094">06397</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html" title="cvmx_bgx::_smu::_tx_pause_pkt_time">cvmx_bgxx_smux_tx_pause_pkt_time</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__time.html" title="cvmx_bgx::_smu::_tx_pause_pkt_time">cvmx_bgxx_smux_tx_pause_pkt_time_t</a>;
<a name="l06398"></a>06398 <span class="comment"></span>
<a name="l06399"></a>06399 <span class="comment">/**</span>
<a name="l06400"></a>06400 <span class="comment"> * cvmx_bgx#_smu#_tx_pause_pkt_type</span>
<a name="l06401"></a>06401 <span class="comment"> *</span>
<a name="l06402"></a>06402 <span class="comment"> * This register provides the P_TYPE field that is placed in outbound PAUSE packets.</span>
<a name="l06403"></a>06403 <span class="comment"> *</span>
<a name="l06404"></a>06404 <span class="comment"> */</span>
<a name="l06405"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html">06405</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html" title="cvmx_bgx::_smu::_tx_pause_pkt_type">cvmx_bgxx_smux_tx_pause_pkt_type</a> {
<a name="l06406"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a48204cdecc7ff4112ba67e3a56449e98">06406</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a48204cdecc7ff4112ba67e3a56449e98">u64</a>;
<a name="l06407"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html">06407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html">cvmx_bgxx_smux_tx_pause_pkt_type_s</a> {
<a name="l06408"></a>06408 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06409"></a>06409 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html#a50a352bebb77b0053fd9e70b39996974">reserved_16_63</a>               : 48;
<a name="l06410"></a>06410     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html#acbdc60282949a53ea8665a1e9b4e1840">p_type</a>                       : 16; <span class="comment">/**&lt; The P_TYPE field that is placed in outbound PAUSE packets. */</span>
<a name="l06411"></a>06411 <span class="preprocessor">#else</span>
<a name="l06412"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html#acbdc60282949a53ea8665a1e9b4e1840">06412</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html#acbdc60282949a53ea8665a1e9b4e1840">p_type</a>                       : 16;
<a name="l06413"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html#a50a352bebb77b0053fd9e70b39996974">06413</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html#a50a352bebb77b0053fd9e70b39996974">reserved_16_63</a>               : 48;
<a name="l06414"></a>06414 <span class="preprocessor">#endif</span>
<a name="l06415"></a>06415 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#ab9401477814b3855c3206c1b2d9b9675">s</a>;
<a name="l06416"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a116d03dda2783f90bcbe493064af52f8">06416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html">cvmx_bgxx_smux_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a116d03dda2783f90bcbe493064af52f8">cn73xx</a>;
<a name="l06417"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a1dbcb2544185967230657be131b0e1e5">06417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html">cvmx_bgxx_smux_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a1dbcb2544185967230657be131b0e1e5">cn78xx</a>;
<a name="l06418"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a747f42a1cbf1b2a3e46b1328add9d26d">06418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html">cvmx_bgxx_smux_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a747f42a1cbf1b2a3e46b1328add9d26d">cn78xxp1</a>;
<a name="l06419"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a3a438c54a1fa9a0f3af4f8d9afb90fa0">06419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__pkt__type_1_1cvmx__bgxx__smux__tx__pause__pkt__type__s.html">cvmx_bgxx_smux_tx_pause_pkt_type_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html#a3a438c54a1fa9a0f3af4f8d9afb90fa0">cnf75xx</a>;
<a name="l06420"></a>06420 };
<a name="l06421"></a><a class="code" href="cvmx-bgxx-defs_8h.html#af3dcd8aa58107af24ff25e9311e36adf">06421</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html" title="cvmx_bgx::_smu::_tx_pause_pkt_type">cvmx_bgxx_smux_tx_pause_pkt_type</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__pkt__type.html" title="cvmx_bgx::_smu::_tx_pause_pkt_type">cvmx_bgxx_smux_tx_pause_pkt_type_t</a>;
<a name="l06422"></a>06422 <span class="comment"></span>
<a name="l06423"></a>06423 <span class="comment">/**</span>
<a name="l06424"></a>06424 <span class="comment"> * cvmx_bgx#_smu#_tx_pause_togo</span>
<a name="l06425"></a>06425 <span class="comment"> */</span>
<a name="l06426"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html">06426</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html" title="cvmx_bgx::_smu::_tx_pause_togo">cvmx_bgxx_smux_tx_pause_togo</a> {
<a name="l06427"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#ada228965b573c63182a86a2505ca296d">06427</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#ada228965b573c63182a86a2505ca296d">u64</a>;
<a name="l06428"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html">06428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html">cvmx_bgxx_smux_tx_pause_togo_s</a> {
<a name="l06429"></a>06429 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06430"></a>06430 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#ab15ee8e1463d8d2ae120b963291b624b">reserved_32_63</a>               : 32;
<a name="l06431"></a>06431     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#a07aff39eb03321f388c691a975b9eb5d">msg_time</a>                     : 16; <span class="comment">/**&lt; Amount of time remaining to backpressure, from the HiGig2 physical message PAUSE timer</span>
<a name="l06432"></a>06432 <span class="comment">                                                         (only valid on port0). */</span>
<a name="l06433"></a>06433     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#adbb3587187d1aa4aa205557de2ae3d02">p_time</a>                       : 16; <span class="comment">/**&lt; Amount of time remaining to backpressure, from the standard 802.3 PAUSE timer. */</span>
<a name="l06434"></a>06434 <span class="preprocessor">#else</span>
<a name="l06435"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#adbb3587187d1aa4aa205557de2ae3d02">06435</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#adbb3587187d1aa4aa205557de2ae3d02">p_time</a>                       : 16;
<a name="l06436"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#a07aff39eb03321f388c691a975b9eb5d">06436</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#a07aff39eb03321f388c691a975b9eb5d">msg_time</a>                     : 16;
<a name="l06437"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#ab15ee8e1463d8d2ae120b963291b624b">06437</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html#ab15ee8e1463d8d2ae120b963291b624b">reserved_32_63</a>               : 32;
<a name="l06438"></a>06438 <span class="preprocessor">#endif</span>
<a name="l06439"></a>06439 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#a880d089476f8875108e44eb13a8d0512">s</a>;
<a name="l06440"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#a2bd045ecebafbbab36fa0aa83e2f7b79">06440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html">cvmx_bgxx_smux_tx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#a2bd045ecebafbbab36fa0aa83e2f7b79">cn73xx</a>;
<a name="l06441"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#aaa0b70457be7bfd2929304e5712e35a9">06441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html">cvmx_bgxx_smux_tx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#aaa0b70457be7bfd2929304e5712e35a9">cn78xx</a>;
<a name="l06442"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#ac5deeeacd2c459303851415b49500ec3">06442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html">cvmx_bgxx_smux_tx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#ac5deeeacd2c459303851415b49500ec3">cn78xxp1</a>;
<a name="l06443"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#a23be604986d232fd271f40d67272d077">06443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__togo_1_1cvmx__bgxx__smux__tx__pause__togo__s.html">cvmx_bgxx_smux_tx_pause_togo_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html#a23be604986d232fd271f40d67272d077">cnf75xx</a>;
<a name="l06444"></a>06444 };
<a name="l06445"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a433e75af78bcc3fc0399b3d6964ba222">06445</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html" title="cvmx_bgx::_smu::_tx_pause_togo">cvmx_bgxx_smux_tx_pause_togo</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__togo.html" title="cvmx_bgx::_smu::_tx_pause_togo">cvmx_bgxx_smux_tx_pause_togo_t</a>;
<a name="l06446"></a>06446 <span class="comment"></span>
<a name="l06447"></a>06447 <span class="comment">/**</span>
<a name="l06448"></a>06448 <span class="comment"> * cvmx_bgx#_smu#_tx_pause_zero</span>
<a name="l06449"></a>06449 <span class="comment"> */</span>
<a name="l06450"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html">06450</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html" title="cvmx_bgx::_smu::_tx_pause_zero">cvmx_bgxx_smux_tx_pause_zero</a> {
<a name="l06451"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a63a9f432649e38d98842efc4bade919a">06451</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a63a9f432649e38d98842efc4bade919a">u64</a>;
<a name="l06452"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html">06452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html">cvmx_bgxx_smux_tx_pause_zero_s</a> {
<a name="l06453"></a>06453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06454"></a>06454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html#a9f33fa8bd4280df23d5e013ea5a0f2c8">reserved_1_63</a>                : 63;
<a name="l06455"></a>06455     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html#a8a59753f382feba0830d7c06647dfd78">send</a>                         : 1;  <span class="comment">/**&lt; Send PAUSE-zero enable. When this bit is set, and the backpressure condition is clear, it</span>
<a name="l06456"></a>06456 <span class="comment">                                                         allows sending a PAUSE packet with pause_time of 0 to enable the channel. */</span>
<a name="l06457"></a>06457 <span class="preprocessor">#else</span>
<a name="l06458"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html#a8a59753f382feba0830d7c06647dfd78">06458</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html#a8a59753f382feba0830d7c06647dfd78">send</a>                         : 1;
<a name="l06459"></a><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html#a9f33fa8bd4280df23d5e013ea5a0f2c8">06459</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html#a9f33fa8bd4280df23d5e013ea5a0f2c8">reserved_1_63</a>                : 63;
<a name="l06460"></a>06460 <span class="preprocessor">#endif</span>
<a name="l06461"></a>06461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a5e615a364a919327172e865a971bfb92">s</a>;
<a name="l06462"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a799e188f59e7189e606d09f769a7ffed">06462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html">cvmx_bgxx_smux_tx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a799e188f59e7189e606d09f769a7ffed">cn73xx</a>;
<a name="l06463"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a32c0d393ffd7e683036a0b9a07fcabe4">06463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html">cvmx_bgxx_smux_tx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a32c0d393ffd7e683036a0b9a07fcabe4">cn78xx</a>;
<a name="l06464"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a64cfc9bbb12a6716a9972c623f166bc7">06464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html">cvmx_bgxx_smux_tx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a64cfc9bbb12a6716a9972c623f166bc7">cn78xxp1</a>;
<a name="l06465"></a><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a2bf36beaa69fccbc87c5bd1fe5d3553c">06465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__pause__zero_1_1cvmx__bgxx__smux__tx__pause__zero__s.html">cvmx_bgxx_smux_tx_pause_zero_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html#a2bf36beaa69fccbc87c5bd1fe5d3553c">cnf75xx</a>;
<a name="l06466"></a>06466 };
<a name="l06467"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a3ba92304d2357dd68291c012d4fbb825">06467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html" title="cvmx_bgx::_smu::_tx_pause_zero">cvmx_bgxx_smux_tx_pause_zero</a> <a class="code" href="unioncvmx__bgxx__smux__tx__pause__zero.html" title="cvmx_bgx::_smu::_tx_pause_zero">cvmx_bgxx_smux_tx_pause_zero_t</a>;
<a name="l06468"></a>06468 <span class="comment"></span>
<a name="l06469"></a>06469 <span class="comment">/**</span>
<a name="l06470"></a>06470 <span class="comment"> * cvmx_bgx#_smu#_tx_soft_pause</span>
<a name="l06471"></a>06471 <span class="comment"> */</span>
<a name="l06472"></a><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html">06472</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html" title="cvmx_bgx::_smu::_tx_soft_pause">cvmx_bgxx_smux_tx_soft_pause</a> {
<a name="l06473"></a><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#af78095c152b43aa048e6ce9b7d0918b4">06473</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#af78095c152b43aa048e6ce9b7d0918b4">u64</a>;
<a name="l06474"></a><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html">06474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html">cvmx_bgxx_smux_tx_soft_pause_s</a> {
<a name="l06475"></a>06475 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06476"></a>06476 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html#ae980dd4f12483659cf8d107eba3c763c">reserved_16_63</a>               : 48;
<a name="l06477"></a>06477     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html#aa7ec02cdbe9fc8c26b1e4760ec33ded2">p_time</a>                       : 16; <span class="comment">/**&lt; Back off the TX bus for ([P_TIME] * 512) bit-times */</span>
<a name="l06478"></a>06478 <span class="preprocessor">#else</span>
<a name="l06479"></a><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html#aa7ec02cdbe9fc8c26b1e4760ec33ded2">06479</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html#aa7ec02cdbe9fc8c26b1e4760ec33ded2">p_time</a>                       : 16;
<a name="l06480"></a><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html#ae980dd4f12483659cf8d107eba3c763c">06480</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html#ae980dd4f12483659cf8d107eba3c763c">reserved_16_63</a>               : 48;
<a name="l06481"></a>06481 <span class="preprocessor">#endif</span>
<a name="l06482"></a>06482 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a5952853dcc8338ca9a657f5f79ae7dac">s</a>;
<a name="l06483"></a><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a6789b045659d42c927f72c17ca10c873">06483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html">cvmx_bgxx_smux_tx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a6789b045659d42c927f72c17ca10c873">cn73xx</a>;
<a name="l06484"></a><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a89f6eeafc7f47ba53d65107b9384f3f2">06484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html">cvmx_bgxx_smux_tx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a89f6eeafc7f47ba53d65107b9384f3f2">cn78xx</a>;
<a name="l06485"></a><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a3baaad2725f3fa040db5440a1b37f1f7">06485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html">cvmx_bgxx_smux_tx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#a3baaad2725f3fa040db5440a1b37f1f7">cn78xxp1</a>;
<a name="l06486"></a><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#af60ce24467fd4f23d03100794be92a57">06486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__soft__pause_1_1cvmx__bgxx__smux__tx__soft__pause__s.html">cvmx_bgxx_smux_tx_soft_pause_s</a> <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html#af60ce24467fd4f23d03100794be92a57">cnf75xx</a>;
<a name="l06487"></a>06487 };
<a name="l06488"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a933fd30d9dff6d2fbede4d3271713d76">06488</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html" title="cvmx_bgx::_smu::_tx_soft_pause">cvmx_bgxx_smux_tx_soft_pause</a> <a class="code" href="unioncvmx__bgxx__smux__tx__soft__pause.html" title="cvmx_bgx::_smu::_tx_soft_pause">cvmx_bgxx_smux_tx_soft_pause_t</a>;
<a name="l06489"></a>06489 <span class="comment"></span>
<a name="l06490"></a>06490 <span class="comment">/**</span>
<a name="l06491"></a>06491 <span class="comment"> * cvmx_bgx#_smu#_tx_thresh</span>
<a name="l06492"></a>06492 <span class="comment"> */</span>
<a name="l06493"></a><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html">06493</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html" title="cvmx_bgx::_smu::_tx_thresh">cvmx_bgxx_smux_tx_thresh</a> {
<a name="l06494"></a><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a5f8ea7c4e67f7096ff7883266043f625">06494</a>     uint64_t <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a5f8ea7c4e67f7096ff7883266043f625">u64</a>;
<a name="l06495"></a><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html">06495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html">cvmx_bgxx_smux_tx_thresh_s</a> {
<a name="l06496"></a>06496 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06497"></a>06497 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html#a3e8bb3142a87c7f378b88cc1d17b11e9">reserved_11_63</a>               : 53;
<a name="l06498"></a>06498     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html#af83d04f6211d1c8e2c800fe383127fc5">cnt</a>                          : 11; <span class="comment">/**&lt; Number of 128-bit words to accumulate in the TX FIFO before sending on the packet</span>
<a name="l06499"></a>06499 <span class="comment">                                                         interface. This field should be large enough to prevent underflow on the packet interface</span>
<a name="l06500"></a>06500 <span class="comment">                                                         and must never be set to 0x0.</span>
<a name="l06501"></a>06501 <span class="comment">                                                         In 10G/40G mode, CNT = 0x100.</span>
<a name="l06502"></a>06502 <span class="comment">                                                         In all modes, this register cannot exceed the TX FIFO depth configured by</span>
<a name="l06503"></a>06503 <span class="comment">                                                         BGX()_CMR_TX_LMACS[LMACS].</span>
<a name="l06504"></a>06504 <span class="comment">                                                         Additionally, cannot exceed corresponding PKO_MCI1_MAX_CRED()[MAX_CRED_LIM] - 9. */</span>
<a name="l06505"></a>06505 <span class="preprocessor">#else</span>
<a name="l06506"></a><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html#af83d04f6211d1c8e2c800fe383127fc5">06506</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html#af83d04f6211d1c8e2c800fe383127fc5">cnt</a>                          : 11;
<a name="l06507"></a><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html#a3e8bb3142a87c7f378b88cc1d17b11e9">06507</a>     uint64_t <a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html#a3e8bb3142a87c7f378b88cc1d17b11e9">reserved_11_63</a>               : 53;
<a name="l06508"></a>06508 <span class="preprocessor">#endif</span>
<a name="l06509"></a>06509 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a74cc64437cd3cee6a1b84c4db830b2fa">s</a>;
<a name="l06510"></a><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a20d2e508178f5768facd17544a6dadc1">06510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html">cvmx_bgxx_smux_tx_thresh_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a20d2e508178f5768facd17544a6dadc1">cn73xx</a>;
<a name="l06511"></a><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a2f06f2281247e1928ea7fc7fbb7759b8">06511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html">cvmx_bgxx_smux_tx_thresh_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a2f06f2281247e1928ea7fc7fbb7759b8">cn78xx</a>;
<a name="l06512"></a><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a78f5b0ff69b87723f4ff8779b347c03d">06512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html">cvmx_bgxx_smux_tx_thresh_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#a78f5b0ff69b87723f4ff8779b347c03d">cn78xxp1</a>;
<a name="l06513"></a><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#acab0f09f7898e4caacf256d5c70dd76c">06513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__smux__tx__thresh_1_1cvmx__bgxx__smux__tx__thresh__s.html">cvmx_bgxx_smux_tx_thresh_s</a>     <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html#acab0f09f7898e4caacf256d5c70dd76c">cnf75xx</a>;
<a name="l06514"></a>06514 };
<a name="l06515"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6db81bd9d0ebb024450e0ddf5588de00">06515</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html" title="cvmx_bgx::_smu::_tx_thresh">cvmx_bgxx_smux_tx_thresh</a> <a class="code" href="unioncvmx__bgxx__smux__tx__thresh.html" title="cvmx_bgx::_smu::_tx_thresh">cvmx_bgxx_smux_tx_thresh_t</a>;
<a name="l06516"></a>06516 <span class="comment"></span>
<a name="l06517"></a>06517 <span class="comment">/**</span>
<a name="l06518"></a>06518 <span class="comment"> * cvmx_bgx#_spu#_an_adv</span>
<a name="l06519"></a>06519 <span class="comment"> *</span>
<a name="l06520"></a>06520 <span class="comment"> * Software programs this register with the contents of the AN-link code word base page to be</span>
<a name="l06521"></a>06521 <span class="comment"> * transmitted during autonegotiation. (See Std 802.3 section 73.6 for details.) Any write</span>
<a name="l06522"></a>06522 <span class="comment"> * operations to this register prior to completion of autonegotiation, as indicated by</span>
<a name="l06523"></a>06523 <span class="comment"> * BGX()_SPU()_AN_STATUS[AN_COMPLETE], should be followed by a renegotiation in order for</span>
<a name="l06524"></a>06524 <span class="comment"> * the new values to take effect. Renegotiation is initiated by setting</span>
<a name="l06525"></a>06525 <span class="comment"> * BGX()_SPU()_AN_CONTROL[AN_RESTART]. Once autonegotiation has completed, software can</span>
<a name="l06526"></a>06526 <span class="comment"> * examine this register along with BGX()_SPU()_AN_LP_BASE to determine the highest</span>
<a name="l06527"></a>06527 <span class="comment"> * common denominator technology.</span>
<a name="l06528"></a>06528 <span class="comment"> */</span>
<a name="l06529"></a><a class="code" href="unioncvmx__bgxx__spux__an__adv.html">06529</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__adv.html" title="cvmx_bgx::_spu::_an_adv">cvmx_bgxx_spux_an_adv</a> {
<a name="l06530"></a><a class="code" href="unioncvmx__bgxx__spux__an__adv.html#a05643bac2dd20bb7fa4da5ef8811588a">06530</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__adv.html#a05643bac2dd20bb7fa4da5ef8811588a">u64</a>;
<a name="l06531"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html">06531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html">cvmx_bgxx_spux_an_adv_s</a> {
<a name="l06532"></a>06532 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06533"></a>06533 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a913e8689953e4c7dbcad08d311feda29">reserved_48_63</a>               : 16;
<a name="l06534"></a>06534     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ae876c1615613facf1471a0a457e637f4">fec_req</a>                      : 1;  <span class="comment">/**&lt; FEC requested. */</span>
<a name="l06535"></a>06535     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a66fbd35efd4637089968c4763fd325d2">fec_able</a>                     : 1;  <span class="comment">/**&lt; FEC ability. */</span>
<a name="l06536"></a>06536     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a2bbe73242d35f9b49ae1d9a45ebead65">arsv</a>                         : 19; <span class="comment">/**&lt; Technology ability. Reserved bits, should always be 0. */</span>
<a name="l06537"></a>06537     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a9d3f80f13233939921960721ed85c2fa">a100g_cr10</a>                   : 1;  <span class="comment">/**&lt; 100GBASE-CR10 ability. Should always be 0; 100GBASE-R is not supported. */</span>
<a name="l06538"></a>06538     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ab8980452f672be94babda5039eb551d8">a40g_cr4</a>                     : 1;  <span class="comment">/**&lt; 40GBASE-CR4 ability. */</span>
<a name="l06539"></a>06539     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a055235b6b38f971310c618ab7080daf5">a40g_kr4</a>                     : 1;  <span class="comment">/**&lt; 40GBASE-KR4 ability. */</span>
<a name="l06540"></a>06540     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a625fe365d8df49e1f15b36080e443a53">a10g_kr</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-KR ability. */</span>
<a name="l06541"></a>06541     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a6fe4215c88c241cae5444cb85b871e0b">a10g_kx4</a>                     : 1;  <span class="comment">/**&lt; 10GBASE-KX4 ability. */</span>
<a name="l06542"></a>06542     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#af83ba8f3317e7088c3cd19d18ce6194c">a1g_kx</a>                       : 1;  <span class="comment">/**&lt; 1000BASE-KX ability. Should always be 0; Autonegotiation is not supported for 1000Base-KX. */</span>
<a name="l06543"></a>06543     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a11cdc32d6912e7052e29e5931b8f613e">t</a>                            : 5;  <span class="comment">/**&lt; Transmitted nonce. This field is automatically updated with a pseudo-random value on entry</span>
<a name="l06544"></a>06544 <span class="comment">                                                         to the AN ability detect state. */</span>
<a name="l06545"></a>06545     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#aa56b10c811b8c70613748ccc5eef1fbd">np</a>                           : 1;  <span class="comment">/**&lt; Next page. Always 0; extended next pages are not used for 10G+ Autonegotiation. */</span>
<a name="l06546"></a>06546     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ab05ae122c220a27f04f5423d5b613dee">ack</a>                          : 1;  <span class="comment">/**&lt; Acknowledge. Always 0 in this register. */</span>
<a name="l06547"></a>06547     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a0f8342b9c125af1ded2ce9d4a6564f71">rf</a>                           : 1;  <span class="comment">/**&lt; Remote fault. */</span>
<a name="l06548"></a>06548     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ac31432772cc507f91b607b763f1653a8">xnp_able</a>                     : 1;  <span class="comment">/**&lt; Extended next page ability. */</span>
<a name="l06549"></a>06549     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a73ee102d98ed40cbb62ebf93956cbf55">asm_dir</a>                      : 1;  <span class="comment">/**&lt; Asymmetric PAUSE. */</span>
<a name="l06550"></a>06550     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a1aa3e0245695f5a57b93f9469d6e7f3b">pause</a>                        : 1;  <span class="comment">/**&lt; PAUSE ability. */</span>
<a name="l06551"></a>06551     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ac1299da1f13515bb48bb91c636293829">e</a>                            : 5;  <span class="comment">/**&lt; Echoed nonce. Provides the echoed-nonce value to use when ACK = 0 in transmitted DME page.</span>
<a name="l06552"></a>06552 <span class="comment">                                                         Should always be 0x0. */</span>
<a name="l06553"></a>06553     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a845abca4f14a86ad15ae0dcab2f6d7b2">s</a>                            : 5;  <span class="comment">/**&lt; Selector. Should be 0x1 (encoding for IEEE Std 802.3). */</span>
<a name="l06554"></a>06554 <span class="preprocessor">#else</span>
<a name="l06555"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a845abca4f14a86ad15ae0dcab2f6d7b2">06555</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a845abca4f14a86ad15ae0dcab2f6d7b2">s</a>                            : 5;
<a name="l06556"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ac1299da1f13515bb48bb91c636293829">06556</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ac1299da1f13515bb48bb91c636293829">e</a>                            : 5;
<a name="l06557"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a1aa3e0245695f5a57b93f9469d6e7f3b">06557</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a1aa3e0245695f5a57b93f9469d6e7f3b">pause</a>                        : 1;
<a name="l06558"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a73ee102d98ed40cbb62ebf93956cbf55">06558</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a73ee102d98ed40cbb62ebf93956cbf55">asm_dir</a>                      : 1;
<a name="l06559"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ac31432772cc507f91b607b763f1653a8">06559</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ac31432772cc507f91b607b763f1653a8">xnp_able</a>                     : 1;
<a name="l06560"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a0f8342b9c125af1ded2ce9d4a6564f71">06560</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a0f8342b9c125af1ded2ce9d4a6564f71">rf</a>                           : 1;
<a name="l06561"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ab05ae122c220a27f04f5423d5b613dee">06561</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ab05ae122c220a27f04f5423d5b613dee">ack</a>                          : 1;
<a name="l06562"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#aa56b10c811b8c70613748ccc5eef1fbd">06562</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#aa56b10c811b8c70613748ccc5eef1fbd">np</a>                           : 1;
<a name="l06563"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a11cdc32d6912e7052e29e5931b8f613e">06563</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a11cdc32d6912e7052e29e5931b8f613e">t</a>                            : 5;
<a name="l06564"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#af83ba8f3317e7088c3cd19d18ce6194c">06564</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#af83ba8f3317e7088c3cd19d18ce6194c">a1g_kx</a>                       : 1;
<a name="l06565"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a6fe4215c88c241cae5444cb85b871e0b">06565</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a6fe4215c88c241cae5444cb85b871e0b">a10g_kx4</a>                     : 1;
<a name="l06566"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a625fe365d8df49e1f15b36080e443a53">06566</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a625fe365d8df49e1f15b36080e443a53">a10g_kr</a>                      : 1;
<a name="l06567"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a055235b6b38f971310c618ab7080daf5">06567</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a055235b6b38f971310c618ab7080daf5">a40g_kr4</a>                     : 1;
<a name="l06568"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ab8980452f672be94babda5039eb551d8">06568</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ab8980452f672be94babda5039eb551d8">a40g_cr4</a>                     : 1;
<a name="l06569"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a9d3f80f13233939921960721ed85c2fa">06569</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a9d3f80f13233939921960721ed85c2fa">a100g_cr10</a>                   : 1;
<a name="l06570"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a2bbe73242d35f9b49ae1d9a45ebead65">06570</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a2bbe73242d35f9b49ae1d9a45ebead65">arsv</a>                         : 19;
<a name="l06571"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a66fbd35efd4637089968c4763fd325d2">06571</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a66fbd35efd4637089968c4763fd325d2">fec_able</a>                     : 1;
<a name="l06572"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ae876c1615613facf1471a0a457e637f4">06572</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#ae876c1615613facf1471a0a457e637f4">fec_req</a>                      : 1;
<a name="l06573"></a><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a913e8689953e4c7dbcad08d311feda29">06573</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html#a913e8689953e4c7dbcad08d311feda29">reserved_48_63</a>               : 16;
<a name="l06574"></a>06574 <span class="preprocessor">#endif</span>
<a name="l06575"></a>06575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__adv.html#ada804db573b268bd446f169e35b3a916">s</a>;
<a name="l06576"></a><a class="code" href="unioncvmx__bgxx__spux__an__adv.html#a98ef646a554ad9afed7369c2a74f73dd">06576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html">cvmx_bgxx_spux_an_adv_s</a>        <a class="code" href="unioncvmx__bgxx__spux__an__adv.html#a98ef646a554ad9afed7369c2a74f73dd">cn73xx</a>;
<a name="l06577"></a><a class="code" href="unioncvmx__bgxx__spux__an__adv.html#ac7461ddafa3ec680ff0992d529fed574">06577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html">cvmx_bgxx_spux_an_adv_s</a>        <a class="code" href="unioncvmx__bgxx__spux__an__adv.html#ac7461ddafa3ec680ff0992d529fed574">cn78xx</a>;
<a name="l06578"></a><a class="code" href="unioncvmx__bgxx__spux__an__adv.html#acaa6d7809d0a8c433dbc359ae66e29d4">06578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html">cvmx_bgxx_spux_an_adv_s</a>        <a class="code" href="unioncvmx__bgxx__spux__an__adv.html#acaa6d7809d0a8c433dbc359ae66e29d4">cn78xxp1</a>;
<a name="l06579"></a><a class="code" href="unioncvmx__bgxx__spux__an__adv.html#afa73248c3f2943da6fa69b2f7d360869">06579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__adv_1_1cvmx__bgxx__spux__an__adv__s.html">cvmx_bgxx_spux_an_adv_s</a>        <a class="code" href="unioncvmx__bgxx__spux__an__adv.html#afa73248c3f2943da6fa69b2f7d360869">cnf75xx</a>;
<a name="l06580"></a>06580 };
<a name="l06581"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a091b36ff1dc617775c3b81c503925098">06581</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__adv.html" title="cvmx_bgx::_spu::_an_adv">cvmx_bgxx_spux_an_adv</a> <a class="code" href="unioncvmx__bgxx__spux__an__adv.html" title="cvmx_bgx::_spu::_an_adv">cvmx_bgxx_spux_an_adv_t</a>;
<a name="l06582"></a>06582 <span class="comment"></span>
<a name="l06583"></a>06583 <span class="comment">/**</span>
<a name="l06584"></a>06584 <span class="comment"> * cvmx_bgx#_spu#_an_bp_status</span>
<a name="l06585"></a>06585 <span class="comment"> *</span>
<a name="l06586"></a>06586 <span class="comment"> * The contents of this register are updated</span>
<a name="l06587"></a>06587 <span class="comment"> * during autonegotiation and are valid when BGX()_SPU()_AN_STATUS[AN_COMPLETE] is set.</span>
<a name="l06588"></a>06588 <span class="comment"> * At that time, one of the port type bits ([N100G_CR10], [N40G_CR4], [N40G_KR4], [N10G_KR],</span>
<a name="l06589"></a>06589 <span class="comment"> * [N10G_KX4],</span>
<a name="l06590"></a>06590 <span class="comment"> * [N1G_KX]) will be set depending on the AN priority resolution. If a BASE-R type is negotiated,</span>
<a name="l06591"></a>06591 <span class="comment"> * then [FEC] will be set to indicate that FEC operation has been negotiated, and will be</span>
<a name="l06592"></a>06592 <span class="comment"> * clear otherwise.</span>
<a name="l06593"></a>06593 <span class="comment"> */</span>
<a name="l06594"></a><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html">06594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html" title="cvmx_bgx::_spu::_an_bp_status">cvmx_bgxx_spux_an_bp_status</a> {
<a name="l06595"></a><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#a452a2269575e0330d11a75e2befd312f">06595</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#a452a2269575e0330d11a75e2befd312f">u64</a>;
<a name="l06596"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html">06596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html">cvmx_bgxx_spux_an_bp_status_s</a> {
<a name="l06597"></a>06597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06598"></a>06598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a46e0ae440d86a40a01ce24fd26e015b2">reserved_9_63</a>                : 55;
<a name="l06599"></a>06599     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a0883365d58613e51417f9e29486a3553">n100g_cr10</a>                   : 1;  <span class="comment">/**&lt; 100GBASE-CR10 negotiated; expected to always be 0; 100GBASE-R is not supported. */</span>
<a name="l06600"></a>06600     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#ab340bf66b0f621ae66607813933ea9dd">reserved_7_7</a>                 : 1;
<a name="l06601"></a>06601     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a1c171cfba552d0c39fb902f07fc20b93">n40g_cr4</a>                     : 1;  <span class="comment">/**&lt; 40GBASE-CR4 negotiated. */</span>
<a name="l06602"></a>06602     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a8539927a2d450d557097f2ca03b89cae">n40g_kr4</a>                     : 1;  <span class="comment">/**&lt; 40GBASE-KR4 negotiated. */</span>
<a name="l06603"></a>06603     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a1e37fd0245235b0544c491e14b723e5f">fec</a>                          : 1;  <span class="comment">/**&lt; BASE-R FEC negotiated. */</span>
<a name="l06604"></a>06604     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#ad4e5554e0508ebf6e0c3efc6b9035713">n10g_kr</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-KR negotiated. */</span>
<a name="l06605"></a>06605     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a53c9cfb7b90f2456c650d0aac7d52a5e">n10g_kx4</a>                     : 1;  <span class="comment">/**&lt; 10GBASE-KX4 or CX4 negotiated (XAUI). */</span>
<a name="l06606"></a>06606     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a0308bedb896bef2029916a2f28808a02">n1g_kx</a>                       : 1;  <span class="comment">/**&lt; 1000BASE-KX negotiated. */</span>
<a name="l06607"></a>06607     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a914f1378797a904ec87f7697c3aeefa2">bp_an_able</a>                   : 1;  <span class="comment">/**&lt; Backplane or BASE-R copper AN Ability; always 1. */</span>
<a name="l06608"></a>06608 <span class="preprocessor">#else</span>
<a name="l06609"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a914f1378797a904ec87f7697c3aeefa2">06609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a914f1378797a904ec87f7697c3aeefa2">bp_an_able</a>                   : 1;
<a name="l06610"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a0308bedb896bef2029916a2f28808a02">06610</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a0308bedb896bef2029916a2f28808a02">n1g_kx</a>                       : 1;
<a name="l06611"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a53c9cfb7b90f2456c650d0aac7d52a5e">06611</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a53c9cfb7b90f2456c650d0aac7d52a5e">n10g_kx4</a>                     : 1;
<a name="l06612"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#ad4e5554e0508ebf6e0c3efc6b9035713">06612</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#ad4e5554e0508ebf6e0c3efc6b9035713">n10g_kr</a>                      : 1;
<a name="l06613"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a1e37fd0245235b0544c491e14b723e5f">06613</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a1e37fd0245235b0544c491e14b723e5f">fec</a>                          : 1;
<a name="l06614"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a8539927a2d450d557097f2ca03b89cae">06614</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a8539927a2d450d557097f2ca03b89cae">n40g_kr4</a>                     : 1;
<a name="l06615"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a1c171cfba552d0c39fb902f07fc20b93">06615</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a1c171cfba552d0c39fb902f07fc20b93">n40g_cr4</a>                     : 1;
<a name="l06616"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#ab340bf66b0f621ae66607813933ea9dd">06616</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#ab340bf66b0f621ae66607813933ea9dd">reserved_7_7</a>                 : 1;
<a name="l06617"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a0883365d58613e51417f9e29486a3553">06617</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a0883365d58613e51417f9e29486a3553">n100g_cr10</a>                   : 1;
<a name="l06618"></a><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a46e0ae440d86a40a01ce24fd26e015b2">06618</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html#a46e0ae440d86a40a01ce24fd26e015b2">reserved_9_63</a>                : 55;
<a name="l06619"></a>06619 <span class="preprocessor">#endif</span>
<a name="l06620"></a>06620 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#a12f0f40a55092a5ad823c2c5faa18777">s</a>;
<a name="l06621"></a><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#ae1d96669e24c9135ef9bdc137977748c">06621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html">cvmx_bgxx_spux_an_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#ae1d96669e24c9135ef9bdc137977748c">cn73xx</a>;
<a name="l06622"></a><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#adac782fecb2ac0be1ab982fe3867ecad">06622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html">cvmx_bgxx_spux_an_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#adac782fecb2ac0be1ab982fe3867ecad">cn78xx</a>;
<a name="l06623"></a><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#aebd16d314fe678e82be941a077fd709c">06623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html">cvmx_bgxx_spux_an_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#aebd16d314fe678e82be941a077fd709c">cn78xxp1</a>;
<a name="l06624"></a><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#a0734fc67fa6897fe9049071db861c96d">06624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__bp__status_1_1cvmx__bgxx__spux__an__bp__status__s.html">cvmx_bgxx_spux_an_bp_status_s</a>  <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html#a0734fc67fa6897fe9049071db861c96d">cnf75xx</a>;
<a name="l06625"></a>06625 };
<a name="l06626"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a44d4eb46dfa8ebebf517c088a80cc6f9">06626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html" title="cvmx_bgx::_spu::_an_bp_status">cvmx_bgxx_spux_an_bp_status</a> <a class="code" href="unioncvmx__bgxx__spux__an__bp__status.html" title="cvmx_bgx::_spu::_an_bp_status">cvmx_bgxx_spux_an_bp_status_t</a>;
<a name="l06627"></a>06627 <span class="comment"></span>
<a name="l06628"></a>06628 <span class="comment">/**</span>
<a name="l06629"></a>06629 <span class="comment"> * cvmx_bgx#_spu#_an_control</span>
<a name="l06630"></a>06630 <span class="comment"> */</span>
<a name="l06631"></a><a class="code" href="unioncvmx__bgxx__spux__an__control.html">06631</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__control.html" title="cvmx_bgx::_spu::_an_control">cvmx_bgxx_spux_an_control</a> {
<a name="l06632"></a><a class="code" href="unioncvmx__bgxx__spux__an__control.html#a6363c77f1ad7d1649df9fbcc44f34f99">06632</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__control.html#a6363c77f1ad7d1649df9fbcc44f34f99">u64</a>;
<a name="l06633"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html">06633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html">cvmx_bgxx_spux_an_control_s</a> {
<a name="l06634"></a>06634 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06635"></a>06635 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a100be33329ca8fc559f43dd924739315">reserved_16_63</a>               : 48;
<a name="l06636"></a>06636     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a98536797d5ef149ddd500842890bf977">an_reset</a>                     : 1;  <span class="comment">/**&lt; Autonegotiation reset. Setting this bit or BGX()_SPU()_CONTROL1[RESET] to 1</span>
<a name="l06637"></a>06637 <span class="comment">                                                         causes the following to happen:</span>
<a name="l06638"></a>06638 <span class="comment">                                                         * Resets the logical PCS (LPCS)</span>
<a name="l06639"></a>06639 <span class="comment">                                                         * Sets the Std 802.3 PCS, FEC and AN registers for the LPCS to their default states</span>
<a name="l06640"></a>06640 <span class="comment">                                                         * Resets the associated SerDes lanes.</span>
<a name="l06641"></a>06641 <span class="comment">                                                         It takes up to 32 coprocessor-clock cycles to reset the LPCS, after which RESET is</span>
<a name="l06642"></a>06642 <span class="comment">                                                         automatically cleared. */</span>
<a name="l06643"></a>06643     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a23bd18007c13f0431c21d4900e35927a">reserved_14_14</a>               : 1;
<a name="l06644"></a>06644     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a042453a7c57b1bf60ba9f5ba5be12ef5">xnp_en</a>                       : 1;  <span class="comment">/**&lt; Extended next-page enable. */</span>
<a name="l06645"></a>06645     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#ac2e5d3ac2cabfb0ae58bb0cab547a861">an_en</a>                        : 1;  <span class="comment">/**&lt; Autonegotiation enable. This bit should not be set when</span>
<a name="l06646"></a>06646 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE] is set to RXAUI; autonegotiation is not supported</span>
<a name="l06647"></a>06647 <span class="comment">                                                         in RXAUI mode. */</span>
<a name="l06648"></a>06648     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#abf2338fcd6817d1ae8e211f19f083e8d">reserved_10_11</a>               : 2;
<a name="l06649"></a>06649     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a141547d61443e9f31dd6c5973077aadd">an_restart</a>                   : 1;  <span class="comment">/**&lt; Autonegotiation restart. Writing a 1 to this bit restarts the autonegotiation process if</span>
<a name="l06650"></a>06650 <span class="comment">                                                         [AN_EN] is also set. This is a self-clearing bit. */</span>
<a name="l06651"></a>06651     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a0befe091df8551276363e7a20958f815">reserved_0_8</a>                 : 9;
<a name="l06652"></a>06652 <span class="preprocessor">#else</span>
<a name="l06653"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a0befe091df8551276363e7a20958f815">06653</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a0befe091df8551276363e7a20958f815">reserved_0_8</a>                 : 9;
<a name="l06654"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a141547d61443e9f31dd6c5973077aadd">06654</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a141547d61443e9f31dd6c5973077aadd">an_restart</a>                   : 1;
<a name="l06655"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#abf2338fcd6817d1ae8e211f19f083e8d">06655</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#abf2338fcd6817d1ae8e211f19f083e8d">reserved_10_11</a>               : 2;
<a name="l06656"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#ac2e5d3ac2cabfb0ae58bb0cab547a861">06656</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#ac2e5d3ac2cabfb0ae58bb0cab547a861">an_en</a>                        : 1;
<a name="l06657"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a042453a7c57b1bf60ba9f5ba5be12ef5">06657</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a042453a7c57b1bf60ba9f5ba5be12ef5">xnp_en</a>                       : 1;
<a name="l06658"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a23bd18007c13f0431c21d4900e35927a">06658</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a23bd18007c13f0431c21d4900e35927a">reserved_14_14</a>               : 1;
<a name="l06659"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a98536797d5ef149ddd500842890bf977">06659</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a98536797d5ef149ddd500842890bf977">an_reset</a>                     : 1;
<a name="l06660"></a><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a100be33329ca8fc559f43dd924739315">06660</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html#a100be33329ca8fc559f43dd924739315">reserved_16_63</a>               : 48;
<a name="l06661"></a>06661 <span class="preprocessor">#endif</span>
<a name="l06662"></a>06662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__control.html#aafaed724f93a72b5abb32ef0f318f50e">s</a>;
<a name="l06663"></a><a class="code" href="unioncvmx__bgxx__spux__an__control.html#a2922053d0c23b33ca4788673703cf9ab">06663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html">cvmx_bgxx_spux_an_control_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__control.html#a2922053d0c23b33ca4788673703cf9ab">cn73xx</a>;
<a name="l06664"></a><a class="code" href="unioncvmx__bgxx__spux__an__control.html#a843efd5f9ee621f9406124bba94dd4bf">06664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html">cvmx_bgxx_spux_an_control_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__control.html#a843efd5f9ee621f9406124bba94dd4bf">cn78xx</a>;
<a name="l06665"></a><a class="code" href="unioncvmx__bgxx__spux__an__control.html#a11369924dab1aec064dbb923d88cb222">06665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html">cvmx_bgxx_spux_an_control_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__control.html#a11369924dab1aec064dbb923d88cb222">cn78xxp1</a>;
<a name="l06666"></a><a class="code" href="unioncvmx__bgxx__spux__an__control.html#af9e8f043d520c8842e9a56028f50aa73">06666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__control_1_1cvmx__bgxx__spux__an__control__s.html">cvmx_bgxx_spux_an_control_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__control.html#af9e8f043d520c8842e9a56028f50aa73">cnf75xx</a>;
<a name="l06667"></a>06667 };
<a name="l06668"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a195fa71f4a03a28caedec6b4f0726c76">06668</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__control.html" title="cvmx_bgx::_spu::_an_control">cvmx_bgxx_spux_an_control</a> <a class="code" href="unioncvmx__bgxx__spux__an__control.html" title="cvmx_bgx::_spu::_an_control">cvmx_bgxx_spux_an_control_t</a>;
<a name="l06669"></a>06669 <span class="comment"></span>
<a name="l06670"></a>06670 <span class="comment">/**</span>
<a name="l06671"></a>06671 <span class="comment"> * cvmx_bgx#_spu#_an_lp_base</span>
<a name="l06672"></a>06672 <span class="comment"> *</span>
<a name="l06673"></a>06673 <span class="comment"> * This register captures the contents of the latest AN link code word base page received from</span>
<a name="l06674"></a>06674 <span class="comment"> * the link partner during autonegotiation. (See Std 802.3 section 73.6 for details.)</span>
<a name="l06675"></a>06675 <span class="comment"> * BGX()_SPU()_AN_STATUS[PAGE_RX] is set when this register is updated by hardware.</span>
<a name="l06676"></a>06676 <span class="comment"> */</span>
<a name="l06677"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html">06677</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html" title="cvmx_bgx::_spu::_an_lp_base">cvmx_bgxx_spux_an_lp_base</a> {
<a name="l06678"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a97d65516d206d5c5e0b1b3e8d88dfbb6">06678</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a97d65516d206d5c5e0b1b3e8d88dfbb6">u64</a>;
<a name="l06679"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html">06679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html">cvmx_bgxx_spux_an_lp_base_s</a> {
<a name="l06680"></a>06680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06681"></a>06681 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9f9044cf21ae6beab32466005ce42085">reserved_48_63</a>               : 16;
<a name="l06682"></a>06682     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a6748a754e63fb6ce6b904edbddd232f8">fec_req</a>                      : 1;  <span class="comment">/**&lt; FEC requested. */</span>
<a name="l06683"></a>06683     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#af1691b93c81228cc8f4b3a2985e332d0">fec_able</a>                     : 1;  <span class="comment">/**&lt; FEC ability. */</span>
<a name="l06684"></a>06684     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a408e958924a20410b11df18af92d4ac3">arsv</a>                         : 19; <span class="comment">/**&lt; Technology ability. Reserved bits, should always be 0. */</span>
<a name="l06685"></a>06685     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9245fe7a03d3b280626bd2c1dc054c3a">a100g_cr10</a>                   : 1;  <span class="comment">/**&lt; 100GBASE-CR10 ability. */</span>
<a name="l06686"></a>06686     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a93cff61cada33f29da4e04c6478785f0">a40g_cr4</a>                     : 1;  <span class="comment">/**&lt; 40GBASE-CR4 ability. */</span>
<a name="l06687"></a>06687     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a1f16e2a6fab95f9b0278758cdf0a1f1a">a40g_kr4</a>                     : 1;  <span class="comment">/**&lt; 40GBASE-KR4 ability. */</span>
<a name="l06688"></a>06688     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a2d2d480181027918379feb06244fa57c">a10g_kr</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-KR ability. */</span>
<a name="l06689"></a>06689     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a425bb7d30b6bebf977b5676116162bf0">a10g_kx4</a>                     : 1;  <span class="comment">/**&lt; 10GBASE-KX4 ability. */</span>
<a name="l06690"></a>06690     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a992820ead2b5bb96c51f6b2767119f21">a1g_kx</a>                       : 1;  <span class="comment">/**&lt; 1000BASE-KX ability. */</span>
<a name="l06691"></a>06691     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9a2cae24d2ac24a8b5bb9e55c53d833e">t</a>                            : 5;  <span class="comment">/**&lt; Transmitted nonce. */</span>
<a name="l06692"></a>06692     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a38a57880ebc3620342ab3933d843ee6e">np</a>                           : 1;  <span class="comment">/**&lt; Next page. */</span>
<a name="l06693"></a>06693     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#afb903743bf359b54308fc064b9d77f07">ack</a>                          : 1;  <span class="comment">/**&lt; Acknowledge. */</span>
<a name="l06694"></a>06694     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a93ea3b8111f7b3210fe56f070aebd30c">rf</a>                           : 1;  <span class="comment">/**&lt; Remote fault. */</span>
<a name="l06695"></a>06695     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a552d85e16a55a8bd1c0f6c37ae20c2db">xnp_able</a>                     : 1;  <span class="comment">/**&lt; Extended next page ability. */</span>
<a name="l06696"></a>06696     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a209c2ceed23ed3eea74a56941217b063">asm_dir</a>                      : 1;  <span class="comment">/**&lt; Asymmetric PAUSE. */</span>
<a name="l06697"></a>06697     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a1bec3804997901568f678d914b846085">pause</a>                        : 1;  <span class="comment">/**&lt; PAUSE ability. */</span>
<a name="l06698"></a>06698     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#ac94b23abaf73cc078f335d173dc8b750">e</a>                            : 5;  <span class="comment">/**&lt; Echoed nonce. */</span>
<a name="l06699"></a>06699     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#ac0b85778b0d122188530b702ecaedd58">s</a>                            : 5;  <span class="comment">/**&lt; Selector. */</span>
<a name="l06700"></a>06700 <span class="preprocessor">#else</span>
<a name="l06701"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#ac0b85778b0d122188530b702ecaedd58">06701</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#ac0b85778b0d122188530b702ecaedd58">s</a>                            : 5;
<a name="l06702"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#ac94b23abaf73cc078f335d173dc8b750">06702</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#ac94b23abaf73cc078f335d173dc8b750">e</a>                            : 5;
<a name="l06703"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a1bec3804997901568f678d914b846085">06703</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a1bec3804997901568f678d914b846085">pause</a>                        : 1;
<a name="l06704"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a209c2ceed23ed3eea74a56941217b063">06704</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a209c2ceed23ed3eea74a56941217b063">asm_dir</a>                      : 1;
<a name="l06705"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a552d85e16a55a8bd1c0f6c37ae20c2db">06705</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a552d85e16a55a8bd1c0f6c37ae20c2db">xnp_able</a>                     : 1;
<a name="l06706"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a93ea3b8111f7b3210fe56f070aebd30c">06706</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a93ea3b8111f7b3210fe56f070aebd30c">rf</a>                           : 1;
<a name="l06707"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#afb903743bf359b54308fc064b9d77f07">06707</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#afb903743bf359b54308fc064b9d77f07">ack</a>                          : 1;
<a name="l06708"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a38a57880ebc3620342ab3933d843ee6e">06708</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a38a57880ebc3620342ab3933d843ee6e">np</a>                           : 1;
<a name="l06709"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9a2cae24d2ac24a8b5bb9e55c53d833e">06709</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9a2cae24d2ac24a8b5bb9e55c53d833e">t</a>                            : 5;
<a name="l06710"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a992820ead2b5bb96c51f6b2767119f21">06710</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a992820ead2b5bb96c51f6b2767119f21">a1g_kx</a>                       : 1;
<a name="l06711"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a425bb7d30b6bebf977b5676116162bf0">06711</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a425bb7d30b6bebf977b5676116162bf0">a10g_kx4</a>                     : 1;
<a name="l06712"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a2d2d480181027918379feb06244fa57c">06712</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a2d2d480181027918379feb06244fa57c">a10g_kr</a>                      : 1;
<a name="l06713"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a1f16e2a6fab95f9b0278758cdf0a1f1a">06713</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a1f16e2a6fab95f9b0278758cdf0a1f1a">a40g_kr4</a>                     : 1;
<a name="l06714"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a93cff61cada33f29da4e04c6478785f0">06714</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a93cff61cada33f29da4e04c6478785f0">a40g_cr4</a>                     : 1;
<a name="l06715"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9245fe7a03d3b280626bd2c1dc054c3a">06715</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9245fe7a03d3b280626bd2c1dc054c3a">a100g_cr10</a>                   : 1;
<a name="l06716"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a408e958924a20410b11df18af92d4ac3">06716</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a408e958924a20410b11df18af92d4ac3">arsv</a>                         : 19;
<a name="l06717"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#af1691b93c81228cc8f4b3a2985e332d0">06717</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#af1691b93c81228cc8f4b3a2985e332d0">fec_able</a>                     : 1;
<a name="l06718"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a6748a754e63fb6ce6b904edbddd232f8">06718</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a6748a754e63fb6ce6b904edbddd232f8">fec_req</a>                      : 1;
<a name="l06719"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9f9044cf21ae6beab32466005ce42085">06719</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html#a9f9044cf21ae6beab32466005ce42085">reserved_48_63</a>               : 16;
<a name="l06720"></a>06720 <span class="preprocessor">#endif</span>
<a name="l06721"></a>06721 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a10f0389ad18fa25a03a99c52a28d585d">s</a>;
<a name="l06722"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a560c6398aee50494f6e5cf5a58acd6b6">06722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html">cvmx_bgxx_spux_an_lp_base_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a560c6398aee50494f6e5cf5a58acd6b6">cn73xx</a>;
<a name="l06723"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a2640975d798333bce3f29306e081c06e">06723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html">cvmx_bgxx_spux_an_lp_base_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a2640975d798333bce3f29306e081c06e">cn78xx</a>;
<a name="l06724"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a332ac78a9c79e4f6436140f4402b7d82">06724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html">cvmx_bgxx_spux_an_lp_base_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#a332ac78a9c79e4f6436140f4402b7d82">cn78xxp1</a>;
<a name="l06725"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#afa089429afa55a7b45226062f51886bc">06725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__base_1_1cvmx__bgxx__spux__an__lp__base__s.html">cvmx_bgxx_spux_an_lp_base_s</a>    <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html#afa089429afa55a7b45226062f51886bc">cnf75xx</a>;
<a name="l06726"></a>06726 };
<a name="l06727"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a059724a5607ebded7e984f2f28d81508">06727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html" title="cvmx_bgx::_spu::_an_lp_base">cvmx_bgxx_spux_an_lp_base</a> <a class="code" href="unioncvmx__bgxx__spux__an__lp__base.html" title="cvmx_bgx::_spu::_an_lp_base">cvmx_bgxx_spux_an_lp_base_t</a>;
<a name="l06728"></a>06728 <span class="comment"></span>
<a name="l06729"></a>06729 <span class="comment">/**</span>
<a name="l06730"></a>06730 <span class="comment"> * cvmx_bgx#_spu#_an_lp_xnp</span>
<a name="l06731"></a>06731 <span class="comment"> *</span>
<a name="l06732"></a>06732 <span class="comment"> * This register captures the contents of the latest next page code word received from the link</span>
<a name="l06733"></a>06733 <span class="comment"> * partner during autonegotiation, if any. See section 802.3 section 73.7.7 for details.</span>
<a name="l06734"></a>06734 <span class="comment"> */</span>
<a name="l06735"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html">06735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html" title="cvmx_bgx::_spu::_an_lp_xnp">cvmx_bgxx_spux_an_lp_xnp</a> {
<a name="l06736"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a6891835efa6394b8498d54c592c70ec2">06736</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a6891835efa6394b8498d54c592c70ec2">u64</a>;
<a name="l06737"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html">06737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html">cvmx_bgxx_spux_an_lp_xnp_s</a> {
<a name="l06738"></a>06738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06739"></a>06739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#ac6825f76d74bcbd6ad70546c941dd91b">reserved_48_63</a>               : 16;
<a name="l06740"></a>06740     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a0f520168df3365114860ec532942fac2">u</a>                            : 32; <span class="comment">/**&lt; Unformatted code field. */</span>
<a name="l06741"></a>06741     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a0b313fd7f74e01cc4343d3ede6329f61">np</a>                           : 1;  <span class="comment">/**&lt; Next page. */</span>
<a name="l06742"></a>06742     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a2b4a76b1b370f94c0727dbacbbee6558">ack</a>                          : 1;  <span class="comment">/**&lt; Acknowledge. */</span>
<a name="l06743"></a>06743     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a997448afe6eceed1f233d15be61279cc">mp</a>                           : 1;  <span class="comment">/**&lt; Message page. */</span>
<a name="l06744"></a>06744     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a1cfbb4981e1e7f4b9f0566380a4c22fa">ack2</a>                         : 1;  <span class="comment">/**&lt; Acknowledge 2. */</span>
<a name="l06745"></a>06745     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a088b5ebaf18f63b33c1607e7add76940">toggle</a>                       : 1;  <span class="comment">/**&lt; Toggle. */</span>
<a name="l06746"></a>06746     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a856826dc137c99d4e108b318390e2e1d">m_u</a>                          : 11; <span class="comment">/**&lt; Message/unformatted code field. */</span>
<a name="l06747"></a>06747 <span class="preprocessor">#else</span>
<a name="l06748"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a856826dc137c99d4e108b318390e2e1d">06748</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a856826dc137c99d4e108b318390e2e1d">m_u</a>                          : 11;
<a name="l06749"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a088b5ebaf18f63b33c1607e7add76940">06749</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a088b5ebaf18f63b33c1607e7add76940">toggle</a>                       : 1;
<a name="l06750"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a1cfbb4981e1e7f4b9f0566380a4c22fa">06750</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a1cfbb4981e1e7f4b9f0566380a4c22fa">ack2</a>                         : 1;
<a name="l06751"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a997448afe6eceed1f233d15be61279cc">06751</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a997448afe6eceed1f233d15be61279cc">mp</a>                           : 1;
<a name="l06752"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a2b4a76b1b370f94c0727dbacbbee6558">06752</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a2b4a76b1b370f94c0727dbacbbee6558">ack</a>                          : 1;
<a name="l06753"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a0b313fd7f74e01cc4343d3ede6329f61">06753</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a0b313fd7f74e01cc4343d3ede6329f61">np</a>                           : 1;
<a name="l06754"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a0f520168df3365114860ec532942fac2">06754</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#a0f520168df3365114860ec532942fac2">u</a>                            : 32;
<a name="l06755"></a><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#ac6825f76d74bcbd6ad70546c941dd91b">06755</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html#ac6825f76d74bcbd6ad70546c941dd91b">reserved_48_63</a>               : 16;
<a name="l06756"></a>06756 <span class="preprocessor">#endif</span>
<a name="l06757"></a>06757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a30bc3b195e877fc44204b556921c9226">s</a>;
<a name="l06758"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#ac0c209e7fd2d61e0b2ee8590d16d3eee">06758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html">cvmx_bgxx_spux_an_lp_xnp_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#ac0c209e7fd2d61e0b2ee8590d16d3eee">cn73xx</a>;
<a name="l06759"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a8185efe7bf324c312c6ddc604efbcdde">06759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html">cvmx_bgxx_spux_an_lp_xnp_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a8185efe7bf324c312c6ddc604efbcdde">cn78xx</a>;
<a name="l06760"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a4855a65eb4d5ef6197f8e9ff72b5e72d">06760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html">cvmx_bgxx_spux_an_lp_xnp_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#a4855a65eb4d5ef6197f8e9ff72b5e72d">cn78xxp1</a>;
<a name="l06761"></a><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#ab9f098ddd8e21b950ce99840c04f720e">06761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__lp__xnp_1_1cvmx__bgxx__spux__an__lp__xnp__s.html">cvmx_bgxx_spux_an_lp_xnp_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html#ab9f098ddd8e21b950ce99840c04f720e">cnf75xx</a>;
<a name="l06762"></a>06762 };
<a name="l06763"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9cfcf569d6c33742d719fbaabde41a6d">06763</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html" title="cvmx_bgx::_spu::_an_lp_xnp">cvmx_bgxx_spux_an_lp_xnp</a> <a class="code" href="unioncvmx__bgxx__spux__an__lp__xnp.html" title="cvmx_bgx::_spu::_an_lp_xnp">cvmx_bgxx_spux_an_lp_xnp_t</a>;
<a name="l06764"></a>06764 <span class="comment"></span>
<a name="l06765"></a>06765 <span class="comment">/**</span>
<a name="l06766"></a>06766 <span class="comment"> * cvmx_bgx#_spu#_an_status</span>
<a name="l06767"></a>06767 <span class="comment"> */</span>
<a name="l06768"></a><a class="code" href="unioncvmx__bgxx__spux__an__status.html">06768</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__status.html" title="cvmx_bgx::_spu::_an_status">cvmx_bgxx_spux_an_status</a> {
<a name="l06769"></a><a class="code" href="unioncvmx__bgxx__spux__an__status.html#af73ba03dc44ab425a2d922c7e5c05cd9">06769</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__status.html#af73ba03dc44ab425a2d922c7e5c05cd9">u64</a>;
<a name="l06770"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html">06770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html">cvmx_bgxx_spux_an_status_s</a> {
<a name="l06771"></a>06771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06772"></a>06772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a0d408262a51934fb8ee1d462367f255c">reserved_10_63</a>               : 54;
<a name="l06773"></a>06773     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a295a0d20a6099a9fb065b14a9abd9343">prl_flt</a>                      : 1;  <span class="comment">/**&lt; Parallel detection fault. Always 0; SPU does not support parallel detection as part of the</span>
<a name="l06774"></a>06774 <span class="comment">                                                         autonegotiation protocol. */</span>
<a name="l06775"></a>06775     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa6a95cfb2f999e11bace3b9552609aaa">reserved_8_8</a>                 : 1;
<a name="l06776"></a>06776     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a972fd7b277c341fbc80e4efa8468a207">xnp_stat</a>                     : 1;  <span class="comment">/**&lt; Extended next-page status. */</span>
<a name="l06777"></a>06777     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa4e77f9ba7b45e8843a6b4eda5ed485e">page_rx</a>                      : 1;  <span class="comment">/**&lt; Page received. This latching-high bit is set when a new page has been received and stored</span>
<a name="l06778"></a>06778 <span class="comment">                                                         in BGX()_SPU()_AN_LP_BASE or BGX()_SPU()_AN_LP_XNP; stays set until a 1 is</span>
<a name="l06779"></a>06779 <span class="comment">                                                         written by software, Autonegotiation is disabled or restarted, or next page exchange is</span>
<a name="l06780"></a>06780 <span class="comment">                                                         initiated. Note that in order to avoid read side effects, this is implemented as a</span>
<a name="l06781"></a>06781 <span class="comment">                                                         write-1-to-clear bit, rather than latching high read-only as specified in 802.3. */</span>
<a name="l06782"></a>06782     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a911b3ce7d212b9e40dc1c33351924651">an_complete</a>                  : 1;  <span class="comment">/**&lt; Autonegotiation complete. Set when the autonegotiation process has been completed and</span>
<a name="l06783"></a>06783 <span class="comment">                                                         the link is up and running using the negotiated highest common denominator (HCD)</span>
<a name="l06784"></a>06784 <span class="comment">                                                         technology. If AN is enabled (BGX()_SPU()_AN_CONTROL[AN_EN] = 1) and this bit is</span>
<a name="l06785"></a>06785 <span class="comment">                                                         read as a zero, it indicates that the AN process has not been completed, and the contents</span>
<a name="l06786"></a>06786 <span class="comment">                                                         of BGX()_SPU()_AN_LP_BASE, BGX()_SPU()_AN_XNP_TX, and</span>
<a name="l06787"></a>06787 <span class="comment">                                                         BGX()_SPU()_AN_LP_XNP are as defined by the current state of the autonegotiation</span>
<a name="l06788"></a>06788 <span class="comment">                                                         protocol, or as written for manual configuration. This bit is always zero when AN is</span>
<a name="l06789"></a>06789 <span class="comment">                                                         disabled (BGX()_SPU()_AN_CONTROL[AN_EN] = 0). */</span>
<a name="l06790"></a>06790     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa2a3c8dfbbb176776221e9b377bd45d3">rmt_flt</a>                      : 1;  <span class="comment">/**&lt; Remote fault: Always 0. */</span>
<a name="l06791"></a>06791     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a1a68be566e1f3a49dfd70e82c63dc279">an_able</a>                      : 1;  <span class="comment">/**&lt; Autonegotiation ability: Always 1. */</span>
<a name="l06792"></a>06792     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a7578e3cc976c60c8cf12d469cc82b37b">link_status</a>                  : 1;  <span class="comment">/**&lt; Link status. This bit captures the state of the link_status variable as defined in 802.3</span>
<a name="l06793"></a>06793 <span class="comment">                                                         section 73.9.1. When set, indicates that a valid link has been established. When clear,</span>
<a name="l06794"></a>06794 <span class="comment">                                                         indicates that the link has been invalid after this bit was last set by software. Latching</span>
<a name="l06795"></a>06795 <span class="comment">                                                         low bit; stays clear until a 1 is written by software. Note that in order to avoid read</span>
<a name="l06796"></a>06796 <span class="comment">                                                         side effects, this is implemented as a write-1-to-set bit, rather than latching low read-</span>
<a name="l06797"></a>06797 <span class="comment">                                                         only as specified in 802.3. */</span>
<a name="l06798"></a>06798     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a4fe92d241e5538109c068dbbe74bf753">reserved_1_1</a>                 : 1;
<a name="l06799"></a>06799     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a9620fd0027a623c5427c2f5a3f1c8b69">lp_an_able</a>                   : 1;  <span class="comment">/**&lt; Link partner autonegotiation ability. Set to indicate that the link partner is able to</span>
<a name="l06800"></a>06800 <span class="comment">                                                         participate in the autonegotiation function, and cleared otherwise. */</span>
<a name="l06801"></a>06801 <span class="preprocessor">#else</span>
<a name="l06802"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a9620fd0027a623c5427c2f5a3f1c8b69">06802</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a9620fd0027a623c5427c2f5a3f1c8b69">lp_an_able</a>                   : 1;
<a name="l06803"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a4fe92d241e5538109c068dbbe74bf753">06803</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a4fe92d241e5538109c068dbbe74bf753">reserved_1_1</a>                 : 1;
<a name="l06804"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a7578e3cc976c60c8cf12d469cc82b37b">06804</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a7578e3cc976c60c8cf12d469cc82b37b">link_status</a>                  : 1;
<a name="l06805"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a1a68be566e1f3a49dfd70e82c63dc279">06805</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a1a68be566e1f3a49dfd70e82c63dc279">an_able</a>                      : 1;
<a name="l06806"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa2a3c8dfbbb176776221e9b377bd45d3">06806</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa2a3c8dfbbb176776221e9b377bd45d3">rmt_flt</a>                      : 1;
<a name="l06807"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a911b3ce7d212b9e40dc1c33351924651">06807</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a911b3ce7d212b9e40dc1c33351924651">an_complete</a>                  : 1;
<a name="l06808"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa4e77f9ba7b45e8843a6b4eda5ed485e">06808</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa4e77f9ba7b45e8843a6b4eda5ed485e">page_rx</a>                      : 1;
<a name="l06809"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a972fd7b277c341fbc80e4efa8468a207">06809</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a972fd7b277c341fbc80e4efa8468a207">xnp_stat</a>                     : 1;
<a name="l06810"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa6a95cfb2f999e11bace3b9552609aaa">06810</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#aa6a95cfb2f999e11bace3b9552609aaa">reserved_8_8</a>                 : 1;
<a name="l06811"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a295a0d20a6099a9fb065b14a9abd9343">06811</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a295a0d20a6099a9fb065b14a9abd9343">prl_flt</a>                      : 1;
<a name="l06812"></a><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a0d408262a51934fb8ee1d462367f255c">06812</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html#a0d408262a51934fb8ee1d462367f255c">reserved_10_63</a>               : 54;
<a name="l06813"></a>06813 <span class="preprocessor">#endif</span>
<a name="l06814"></a>06814 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__status.html#a43746148fa62b865da714e684b245b2c">s</a>;
<a name="l06815"></a><a class="code" href="unioncvmx__bgxx__spux__an__status.html#a565ae74a98285cd0588e1d27b81ff92e">06815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html">cvmx_bgxx_spux_an_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__status.html#a565ae74a98285cd0588e1d27b81ff92e">cn73xx</a>;
<a name="l06816"></a><a class="code" href="unioncvmx__bgxx__spux__an__status.html#a8abec73e1460a15f69149ab8542a2a82">06816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html">cvmx_bgxx_spux_an_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__status.html#a8abec73e1460a15f69149ab8542a2a82">cn78xx</a>;
<a name="l06817"></a><a class="code" href="unioncvmx__bgxx__spux__an__status.html#ae88d0e6e4d6e334198d524f986f3408e">06817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html">cvmx_bgxx_spux_an_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__status.html#ae88d0e6e4d6e334198d524f986f3408e">cn78xxp1</a>;
<a name="l06818"></a><a class="code" href="unioncvmx__bgxx__spux__an__status.html#ad49f1e194b1e7b30d1cfc1e49f2958f9">06818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__status_1_1cvmx__bgxx__spux__an__status__s.html">cvmx_bgxx_spux_an_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__status.html#ad49f1e194b1e7b30d1cfc1e49f2958f9">cnf75xx</a>;
<a name="l06819"></a>06819 };
<a name="l06820"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ab35b3dbb27dcccb7e4af6ea20b058861">06820</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__status.html" title="cvmx_bgx::_spu::_an_status">cvmx_bgxx_spux_an_status</a> <a class="code" href="unioncvmx__bgxx__spux__an__status.html" title="cvmx_bgx::_spu::_an_status">cvmx_bgxx_spux_an_status_t</a>;
<a name="l06821"></a>06821 <span class="comment"></span>
<a name="l06822"></a>06822 <span class="comment">/**</span>
<a name="l06823"></a>06823 <span class="comment"> * cvmx_bgx#_spu#_an_xnp_tx</span>
<a name="l06824"></a>06824 <span class="comment"> *</span>
<a name="l06825"></a>06825 <span class="comment"> * Software programs this register with the contents of the AN message next page or unformatted</span>
<a name="l06826"></a>06826 <span class="comment"> * next page link code word to be transmitted during autonegotiation. Next page exchange occurs</span>
<a name="l06827"></a>06827 <span class="comment"> * after the base link code words have been exchanged if either end of the link segment sets the</span>
<a name="l06828"></a>06828 <span class="comment"> * NP bit to 1, indicating that it has at least one next page to send. Once initiated, next page</span>
<a name="l06829"></a>06829 <span class="comment"> * exchange continues until both ends of the link segment set their NP bits to 0. See section</span>
<a name="l06830"></a>06830 <span class="comment"> * 802.3 section 73.7.7 for details.</span>
<a name="l06831"></a>06831 <span class="comment"> */</span>
<a name="l06832"></a><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html">06832</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html" title="cvmx_bgx::_spu::_an_xnp_tx">cvmx_bgxx_spux_an_xnp_tx</a> {
<a name="l06833"></a><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#a521ba7fbe83a16198fba42af5f55c328">06833</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#a521ba7fbe83a16198fba42af5f55c328">u64</a>;
<a name="l06834"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html">06834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html">cvmx_bgxx_spux_an_xnp_tx_s</a> {
<a name="l06835"></a>06835 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06836"></a>06836 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a43ab4e129cc85a51923254106c3a7fef">reserved_48_63</a>               : 16;
<a name="l06837"></a>06837     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a21ca98a83cd8a648bcde1db675b58088">u</a>                            : 32; <span class="comment">/**&lt; Unformatted code field. When the MP bit is set, this field contains the 32-bit unformatted</span>
<a name="l06838"></a>06838 <span class="comment">                                                         code field of the message next page. When MP is clear, this field contains the upper 32</span>
<a name="l06839"></a>06839 <span class="comment">                                                         bits of the 43-bit unformatted code field of the unformatted next page. */</span>
<a name="l06840"></a>06840     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#afd93009729ce6d654be2406596772a9f">np</a>                           : 1;  <span class="comment">/**&lt; Next page. */</span>
<a name="l06841"></a>06841     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a75b7991c90d82746bf0fe5ce9e0e4243">ack</a>                          : 1;  <span class="comment">/**&lt; Acknowledge: Always 0 in this register. */</span>
<a name="l06842"></a>06842     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#abc7f9b18cef2d7a4ca349050b3fdf633">mp</a>                           : 1;  <span class="comment">/**&lt; Message page. Set to indicate that this register contains a message next page. Clear to</span>
<a name="l06843"></a>06843 <span class="comment">                                                         indicate that the register contains an unformatted next page. */</span>
<a name="l06844"></a>06844     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#ae411986625d9cb8aabe973f3cb7c9668">ack2</a>                         : 1;  <span class="comment">/**&lt; Acknowledge 2. Indicates that the receiver is able to act on the information (or perform</span>
<a name="l06845"></a>06845 <span class="comment">                                                         the task) defined in the message. */</span>
<a name="l06846"></a>06846     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a324f209ac411d1a2564053a2acf9c3e7">toggle</a>                       : 1;  <span class="comment">/**&lt; This bit is ignored by hardware. The value of the TOGGLE bit in transmitted next pages is</span>
<a name="l06847"></a>06847 <span class="comment">                                                         automatically generated by hardware. */</span>
<a name="l06848"></a>06848     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#ad1eea72d8bbceef18ed2dfad64ca2284">m_u</a>                          : 11; <span class="comment">/**&lt; Message/unformatted code field: When the MP bit is set, this field contains the message</span>
<a name="l06849"></a>06849 <span class="comment">                                                         code field (M) of the message next page. When MP is clear, this field contains the lower</span>
<a name="l06850"></a>06850 <span class="comment">                                                         11 bits of the 43-bit unformatted code field of the unformatted next page. */</span>
<a name="l06851"></a>06851 <span class="preprocessor">#else</span>
<a name="l06852"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#ad1eea72d8bbceef18ed2dfad64ca2284">06852</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#ad1eea72d8bbceef18ed2dfad64ca2284">m_u</a>                          : 11;
<a name="l06853"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a324f209ac411d1a2564053a2acf9c3e7">06853</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a324f209ac411d1a2564053a2acf9c3e7">toggle</a>                       : 1;
<a name="l06854"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#ae411986625d9cb8aabe973f3cb7c9668">06854</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#ae411986625d9cb8aabe973f3cb7c9668">ack2</a>                         : 1;
<a name="l06855"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#abc7f9b18cef2d7a4ca349050b3fdf633">06855</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#abc7f9b18cef2d7a4ca349050b3fdf633">mp</a>                           : 1;
<a name="l06856"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a75b7991c90d82746bf0fe5ce9e0e4243">06856</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a75b7991c90d82746bf0fe5ce9e0e4243">ack</a>                          : 1;
<a name="l06857"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#afd93009729ce6d654be2406596772a9f">06857</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#afd93009729ce6d654be2406596772a9f">np</a>                           : 1;
<a name="l06858"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a21ca98a83cd8a648bcde1db675b58088">06858</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a21ca98a83cd8a648bcde1db675b58088">u</a>                            : 32;
<a name="l06859"></a><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a43ab4e129cc85a51923254106c3a7fef">06859</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html#a43ab4e129cc85a51923254106c3a7fef">reserved_48_63</a>               : 16;
<a name="l06860"></a>06860 <span class="preprocessor">#endif</span>
<a name="l06861"></a>06861 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#a4eb43144c1983892d09a329116c5e350">s</a>;
<a name="l06862"></a><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#aa85570c53821d8ac711005028bf2abe5">06862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html">cvmx_bgxx_spux_an_xnp_tx_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#aa85570c53821d8ac711005028bf2abe5">cn73xx</a>;
<a name="l06863"></a><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#ae57fda713a3169c579f7071fcb0ce45f">06863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html">cvmx_bgxx_spux_an_xnp_tx_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#ae57fda713a3169c579f7071fcb0ce45f">cn78xx</a>;
<a name="l06864"></a><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#ab87ba213d2a7ea61a876e8c602b8d383">06864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html">cvmx_bgxx_spux_an_xnp_tx_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#ab87ba213d2a7ea61a876e8c602b8d383">cn78xxp1</a>;
<a name="l06865"></a><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#a3991574facb085ccef3447be2075cfbe">06865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__an__xnp__tx_1_1cvmx__bgxx__spux__an__xnp__tx__s.html">cvmx_bgxx_spux_an_xnp_tx_s</a>     <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html#a3991574facb085ccef3447be2075cfbe">cnf75xx</a>;
<a name="l06866"></a>06866 };
<a name="l06867"></a><a class="code" href="cvmx-bgxx-defs_8h.html#abfa959fc4b72dde0c7c1c248fd61246f">06867</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html" title="cvmx_bgx::_spu::_an_xnp_tx">cvmx_bgxx_spux_an_xnp_tx</a> <a class="code" href="unioncvmx__bgxx__spux__an__xnp__tx.html" title="cvmx_bgx::_spu::_an_xnp_tx">cvmx_bgxx_spux_an_xnp_tx_t</a>;
<a name="l06868"></a>06868 <span class="comment"></span>
<a name="l06869"></a>06869 <span class="comment">/**</span>
<a name="l06870"></a>06870 <span class="comment"> * cvmx_bgx#_spu#_br_algn_status</span>
<a name="l06871"></a>06871 <span class="comment"> *</span>
<a name="l06872"></a>06872 <span class="comment"> * This register implements the Std 802.3 multilane BASE-R PCS alignment status 1-4 registers</span>
<a name="l06873"></a>06873 <span class="comment"> * (3.50-3.53). It is valid only when the LPCS type is 40GBASE-R</span>
<a name="l06874"></a>06874 <span class="comment"> * (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x4), and always returns 0x0 for all other LPCS</span>
<a name="l06875"></a>06875 <span class="comment"> * types. Std 802.3 bits that are not applicable to 40GBASE-R (e.g. status bits for PCS lanes</span>
<a name="l06876"></a>06876 <span class="comment"> * 19-4) are not implemented and marked as reserved. PCS lanes 3-0 are valid and are mapped to</span>
<a name="l06877"></a>06877 <span class="comment"> * physical SerDes lanes based on the programming of BGX()_CMR()_CONFIG[LANE_TO_SDS].</span>
<a name="l06878"></a>06878 <span class="comment"> */</span>
<a name="l06879"></a><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html">06879</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html" title="cvmx_bgx::_spu::_br_algn_status">cvmx_bgxx_spux_br_algn_status</a> {
<a name="l06880"></a><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a42bc46a5f5396b3f12e26ecf92e8b8b4">06880</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a42bc46a5f5396b3f12e26ecf92e8b8b4">u64</a>;
<a name="l06881"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html">06881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html">cvmx_bgxx_spux_br_algn_status_s</a> {
<a name="l06882"></a>06882 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06883"></a>06883 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a83f6502a4020a888438bbc2d7d085608">reserved_36_63</a>               : 28;
<a name="l06884"></a>06884     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a4704ca6f2b79f454cd857fd40dbe4934">marker_lock</a>                  : 4;  <span class="comment">/**&lt; Marker-locked status for PCS lanes 3-0.</span>
<a name="l06885"></a>06885 <span class="comment">                                                         0 = Not locked.</span>
<a name="l06886"></a>06886 <span class="comment">                                                         1 = Locked. */</span>
<a name="l06887"></a>06887     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#adce2a61c2f3a993b1c5d0fa0d675f94e">reserved_13_31</a>               : 19;
<a name="l06888"></a>06888     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#ac59e34f62fab076d3ff26c28e537b6c3">alignd</a>                       : 1;  <span class="comment">/**&lt; All lanes are locked and aligned. This bit returns 1 when the logical PCS has locked and</span>
<a name="l06889"></a>06889 <span class="comment">                                                         aligned all associated receive lanes; returns 0 otherwise. For all other PCS types, this</span>
<a name="l06890"></a>06890 <span class="comment">                                                         bit always returns 0. */</span>
<a name="l06891"></a>06891     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a21bc5c037fba647456cc838d8f832304">reserved_4_11</a>                : 8;
<a name="l06892"></a>06892     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a845850ccb53b6c510ce0aac0a5348883">block_lock</a>                   : 4;  <span class="comment">/**&lt; Block-lock status for PCS lanes 3-0:</span>
<a name="l06893"></a>06893 <span class="comment">                                                         0 = Not locked.</span>
<a name="l06894"></a>06894 <span class="comment">                                                         1 = Locked. */</span>
<a name="l06895"></a>06895 <span class="preprocessor">#else</span>
<a name="l06896"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a845850ccb53b6c510ce0aac0a5348883">06896</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a845850ccb53b6c510ce0aac0a5348883">block_lock</a>                   : 4;
<a name="l06897"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a21bc5c037fba647456cc838d8f832304">06897</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a21bc5c037fba647456cc838d8f832304">reserved_4_11</a>                : 8;
<a name="l06898"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#ac59e34f62fab076d3ff26c28e537b6c3">06898</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#ac59e34f62fab076d3ff26c28e537b6c3">alignd</a>                       : 1;
<a name="l06899"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#adce2a61c2f3a993b1c5d0fa0d675f94e">06899</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#adce2a61c2f3a993b1c5d0fa0d675f94e">reserved_13_31</a>               : 19;
<a name="l06900"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a4704ca6f2b79f454cd857fd40dbe4934">06900</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a4704ca6f2b79f454cd857fd40dbe4934">marker_lock</a>                  : 4;
<a name="l06901"></a><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a83f6502a4020a888438bbc2d7d085608">06901</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html#a83f6502a4020a888438bbc2d7d085608">reserved_36_63</a>               : 28;
<a name="l06902"></a>06902 <span class="preprocessor">#endif</span>
<a name="l06903"></a>06903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#ab2c80e0b688a683459f4bd9705afca5d">s</a>;
<a name="l06904"></a><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#aca69cd779c71119ed3ad48a7309cb612">06904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html">cvmx_bgxx_spux_br_algn_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#aca69cd779c71119ed3ad48a7309cb612">cn73xx</a>;
<a name="l06905"></a><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a5452df03cba8b7c023e0329328963101">06905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html">cvmx_bgxx_spux_br_algn_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a5452df03cba8b7c023e0329328963101">cn78xx</a>;
<a name="l06906"></a><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a942bd7f7975e9c615e0913dfa24df92f">06906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html">cvmx_bgxx_spux_br_algn_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a942bd7f7975e9c615e0913dfa24df92f">cn78xxp1</a>;
<a name="l06907"></a><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a396a2934f9db7ba0b4e47167759f9beb">06907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__algn__status_1_1cvmx__bgxx__spux__br__algn__status__s.html">cvmx_bgxx_spux_br_algn_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html#a396a2934f9db7ba0b4e47167759f9beb">cnf75xx</a>;
<a name="l06908"></a>06908 };
<a name="l06909"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9086f151365570b9688fc8ddfe1e375c">06909</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html" title="cvmx_bgx::_spu::_br_algn_status">cvmx_bgxx_spux_br_algn_status</a> <a class="code" href="unioncvmx__bgxx__spux__br__algn__status.html" title="cvmx_bgx::_spu::_br_algn_status">cvmx_bgxx_spux_br_algn_status_t</a>;
<a name="l06910"></a>06910 <span class="comment"></span>
<a name="l06911"></a>06911 <span class="comment">/**</span>
<a name="l06912"></a>06912 <span class="comment"> * cvmx_bgx#_spu#_br_bip_err_cnt</span>
<a name="l06913"></a>06913 <span class="comment"> *</span>
<a name="l06914"></a>06914 <span class="comment"> * This register implements the Std 802.3 BIP error-counter registers for PCS lanes 0-3</span>
<a name="l06915"></a>06915 <span class="comment"> * (3.200-3.203). It is valid only when the LPCS type is 40GBASE-R</span>
<a name="l06916"></a>06916 <span class="comment"> * (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x4), and always returns 0x0 for all other LPCS</span>
<a name="l06917"></a>06917 <span class="comment"> * types. The counters are indexed by the RX PCS lane number based on the Alignment Marker</span>
<a name="l06918"></a>06918 <span class="comment"> * detected on each lane and captured in BGX()_SPU()_BR_LANE_MAP. Each counter counts the</span>
<a name="l06919"></a>06919 <span class="comment"> * BIP errors for its PCS lane, and is held at all ones in case of overflow. The counters are</span>
<a name="l06920"></a>06920 <span class="comment"> * reset to all 0s when this register is read by software.</span>
<a name="l06921"></a>06921 <span class="comment"> *</span>
<a name="l06922"></a>06922 <span class="comment"> * The reset operation takes precedence over the increment operation; if the register is read on</span>
<a name="l06923"></a>06923 <span class="comment"> * the same clock cycle as an increment operation, the counter is reset to all 0s and the</span>
<a name="l06924"></a>06924 <span class="comment"> * increment operation is lost. The counters are writable for test purposes, rather than read-</span>
<a name="l06925"></a>06925 <span class="comment"> * only as specified in Std 802.3.</span>
<a name="l06926"></a>06926 <span class="comment"> */</span>
<a name="l06927"></a><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html">06927</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html" title="cvmx_bgx::_spu::_br_bip_err_cnt">cvmx_bgxx_spux_br_bip_err_cnt</a> {
<a name="l06928"></a><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a1042113ba0fbe3f0aabb495629bfed8a">06928</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a1042113ba0fbe3f0aabb495629bfed8a">u64</a>;
<a name="l06929"></a><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html">06929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html">cvmx_bgxx_spux_br_bip_err_cnt_s</a> {
<a name="l06930"></a>06930 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06931"></a>06931 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a5f33b20373d4d49b8cbff84e98e7c793">bip_err_cnt_ln3</a>              : 16; <span class="comment">/**&lt; BIP error counter for lane on which PCS lane 3 markers are received. */</span>
<a name="l06932"></a>06932     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a05aecaf1215c7d775a55ae0336f78986">bip_err_cnt_ln2</a>              : 16; <span class="comment">/**&lt; BIP error counter for lane on which PCS lane 2 markers are received. */</span>
<a name="l06933"></a>06933     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#afc50ac66ec292290b38da4f1f3ee6291">bip_err_cnt_ln1</a>              : 16; <span class="comment">/**&lt; BIP error counter for lane on which PCS lane 1 markers are received. */</span>
<a name="l06934"></a>06934     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a4982cdc3b732bf04498fca7d5155874c">bip_err_cnt_ln0</a>              : 16; <span class="comment">/**&lt; BIP error counter for lane on which PCS lane 0 markers are received. */</span>
<a name="l06935"></a>06935 <span class="preprocessor">#else</span>
<a name="l06936"></a><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a4982cdc3b732bf04498fca7d5155874c">06936</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a4982cdc3b732bf04498fca7d5155874c">bip_err_cnt_ln0</a>              : 16;
<a name="l06937"></a><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#afc50ac66ec292290b38da4f1f3ee6291">06937</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#afc50ac66ec292290b38da4f1f3ee6291">bip_err_cnt_ln1</a>              : 16;
<a name="l06938"></a><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a05aecaf1215c7d775a55ae0336f78986">06938</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a05aecaf1215c7d775a55ae0336f78986">bip_err_cnt_ln2</a>              : 16;
<a name="l06939"></a><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a5f33b20373d4d49b8cbff84e98e7c793">06939</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html#a5f33b20373d4d49b8cbff84e98e7c793">bip_err_cnt_ln3</a>              : 16;
<a name="l06940"></a>06940 <span class="preprocessor">#endif</span>
<a name="l06941"></a>06941 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a142afb084fa2c3a26140f6efbd58c91d">s</a>;
<a name="l06942"></a><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a5ac48c9660083b6d7575399543442ab3">06942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html">cvmx_bgxx_spux_br_bip_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a5ac48c9660083b6d7575399543442ab3">cn73xx</a>;
<a name="l06943"></a><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a9be0f4579ada8f92b44d7c360456b1cc">06943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html">cvmx_bgxx_spux_br_bip_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a9be0f4579ada8f92b44d7c360456b1cc">cn78xx</a>;
<a name="l06944"></a><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a56000bc62256e4c53d06eb1ca7fee1d6">06944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html">cvmx_bgxx_spux_br_bip_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#a56000bc62256e4c53d06eb1ca7fee1d6">cn78xxp1</a>;
<a name="l06945"></a><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#afb67ce2c3a7103759ca168e2ca66fa6d">06945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__bip__err__cnt_1_1cvmx__bgxx__spux__br__bip__err__cnt__s.html">cvmx_bgxx_spux_br_bip_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html#afb67ce2c3a7103759ca168e2ca66fa6d">cnf75xx</a>;
<a name="l06946"></a>06946 };
<a name="l06947"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5ae4c23ad9d144f5442c3fd5eca96c3d">06947</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html" title="cvmx_bgx::_spu::_br_bip_err_cnt">cvmx_bgxx_spux_br_bip_err_cnt</a> <a class="code" href="unioncvmx__bgxx__spux__br__bip__err__cnt.html" title="cvmx_bgx::_spu::_br_bip_err_cnt">cvmx_bgxx_spux_br_bip_err_cnt_t</a>;
<a name="l06948"></a>06948 <span class="comment"></span>
<a name="l06949"></a>06949 <span class="comment">/**</span>
<a name="l06950"></a>06950 <span class="comment"> * cvmx_bgx#_spu#_br_lane_map</span>
<a name="l06951"></a>06951 <span class="comment"> *</span>
<a name="l06952"></a>06952 <span class="comment"> * This register implements the Std 802.3 lane 0-3 mapping registers (3.400-3.403). It is valid</span>
<a name="l06953"></a>06953 <span class="comment"> * only when the LPCS type is 40GBASE-R (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x4), and always</span>
<a name="l06954"></a>06954 <span class="comment"> * returns 0x0 for all other LPCS types. The LNx_MAPPING field for each programmed PCS lane</span>
<a name="l06955"></a>06955 <span class="comment"> * (called service interface in 802.3ba-2010) is valid when that lane has achieved alignment</span>
<a name="l06956"></a>06956 <span class="comment"> * marker lock on the receive side (i.e. the associated</span>
<a name="l06957"></a>06957 <span class="comment"> * BGX()_SPU()_BR_ALGN_STATUS[MARKER_LOCK] = 1), and is invalid otherwise. When valid, it</span>
<a name="l06958"></a>06958 <span class="comment"> * returns the actual detected receive PCS lane number based on the received alignment marker</span>
<a name="l06959"></a>06959 <span class="comment"> * contents received on that service interface.</span>
<a name="l06960"></a>06960 <span class="comment"> *</span>
<a name="l06961"></a>06961 <span class="comment"> * The mapping is flexible because Std 802.3 allows multilane BASE-R receive lanes to be re-</span>
<a name="l06962"></a>06962 <span class="comment"> * ordered. Note that for the transmit side, each PCS lane is mapped to a physical SerDes lane</span>
<a name="l06963"></a>06963 <span class="comment"> * based on the programming of BGX()_CMR()_CONFIG[LANE_TO_SDS]. For the receive side,</span>
<a name="l06964"></a>06964 <span class="comment"> * BGX()_CMR()_CONFIG[LANE_TO_SDS] specifies the service interface to physical SerDes</span>
<a name="l06965"></a>06965 <span class="comment"> * lane mapping, and this register specifies the PCS lane to service interface mapping.</span>
<a name="l06966"></a>06966 <span class="comment"> */</span>
<a name="l06967"></a><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html">06967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html" title="cvmx_bgx::_spu::_br_lane_map">cvmx_bgxx_spux_br_lane_map</a> {
<a name="l06968"></a><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a7bf67cc490986e57e2496013f466a345">06968</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a7bf67cc490986e57e2496013f466a345">u64</a>;
<a name="l06969"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html">06969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html">cvmx_bgxx_spux_br_lane_map_s</a> {
<a name="l06970"></a>06970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06971"></a>06971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#ad704bcf8a87ffd5604abb0207a3805cb">reserved_54_63</a>               : 10;
<a name="l06972"></a>06972     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a2a837c0b81c38f590d132d7e49f03b0c">ln3_mapping</a>                  : 6;  <span class="comment">/**&lt; PCS lane number received on service interface 3 */</span>
<a name="l06973"></a>06973     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a8578a991b7d455360ef208f12a3b64b7">reserved_38_47</a>               : 10;
<a name="l06974"></a>06974     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a97f1aeb74d0960d39bfd1aae4011566e">ln2_mapping</a>                  : 6;  <span class="comment">/**&lt; PCS lane number received on service interface 2 */</span>
<a name="l06975"></a>06975     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#aa9628f76f5f20cefe4cad1b8fe269ddb">reserved_22_31</a>               : 10;
<a name="l06976"></a>06976     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a440a009fe8e0921d9834f33fcda91bc1">ln1_mapping</a>                  : 6;  <span class="comment">/**&lt; PCS lane number received on service interface 1 */</span>
<a name="l06977"></a>06977     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#afb7ea492d1007c91d0c598fcca246e1a">reserved_6_15</a>                : 10;
<a name="l06978"></a>06978     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#abbb1ccbf0be9e8aba918fbc36646e6ca">ln0_mapping</a>                  : 6;  <span class="comment">/**&lt; PCS lane number received on service interface 0 */</span>
<a name="l06979"></a>06979 <span class="preprocessor">#else</span>
<a name="l06980"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#abbb1ccbf0be9e8aba918fbc36646e6ca">06980</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#abbb1ccbf0be9e8aba918fbc36646e6ca">ln0_mapping</a>                  : 6;
<a name="l06981"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#afb7ea492d1007c91d0c598fcca246e1a">06981</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#afb7ea492d1007c91d0c598fcca246e1a">reserved_6_15</a>                : 10;
<a name="l06982"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a440a009fe8e0921d9834f33fcda91bc1">06982</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a440a009fe8e0921d9834f33fcda91bc1">ln1_mapping</a>                  : 6;
<a name="l06983"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#aa9628f76f5f20cefe4cad1b8fe269ddb">06983</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#aa9628f76f5f20cefe4cad1b8fe269ddb">reserved_22_31</a>               : 10;
<a name="l06984"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a97f1aeb74d0960d39bfd1aae4011566e">06984</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a97f1aeb74d0960d39bfd1aae4011566e">ln2_mapping</a>                  : 6;
<a name="l06985"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a8578a991b7d455360ef208f12a3b64b7">06985</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a8578a991b7d455360ef208f12a3b64b7">reserved_38_47</a>               : 10;
<a name="l06986"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a2a837c0b81c38f590d132d7e49f03b0c">06986</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#a2a837c0b81c38f590d132d7e49f03b0c">ln3_mapping</a>                  : 6;
<a name="l06987"></a><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#ad704bcf8a87ffd5604abb0207a3805cb">06987</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html#ad704bcf8a87ffd5604abb0207a3805cb">reserved_54_63</a>               : 10;
<a name="l06988"></a>06988 <span class="preprocessor">#endif</span>
<a name="l06989"></a>06989 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a7c6426635c0342dc5e3d931f1af62570">s</a>;
<a name="l06990"></a><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a0c0f36004ca88f37a49d9391420be55c">06990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html">cvmx_bgxx_spux_br_lane_map_s</a>   <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a0c0f36004ca88f37a49d9391420be55c">cn73xx</a>;
<a name="l06991"></a><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a1e829e32cd6ccdbd384a361069836063">06991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html">cvmx_bgxx_spux_br_lane_map_s</a>   <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a1e829e32cd6ccdbd384a361069836063">cn78xx</a>;
<a name="l06992"></a><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a542e54baf54417faabb6bb04c2ed423a">06992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html">cvmx_bgxx_spux_br_lane_map_s</a>   <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a542e54baf54417faabb6bb04c2ed423a">cn78xxp1</a>;
<a name="l06993"></a><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a66b1e45c854cd0126cb833c67ffcc9d7">06993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__lane__map_1_1cvmx__bgxx__spux__br__lane__map__s.html">cvmx_bgxx_spux_br_lane_map_s</a>   <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html#a66b1e45c854cd0126cb833c67ffcc9d7">cnf75xx</a>;
<a name="l06994"></a>06994 };
<a name="l06995"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a736e232246d6629d65bd8c9b67b429cf">06995</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html" title="cvmx_bgx::_spu::_br_lane_map">cvmx_bgxx_spux_br_lane_map</a> <a class="code" href="unioncvmx__bgxx__spux__br__lane__map.html" title="cvmx_bgx::_spu::_br_lane_map">cvmx_bgxx_spux_br_lane_map_t</a>;
<a name="l06996"></a>06996 <span class="comment"></span>
<a name="l06997"></a>06997 <span class="comment">/**</span>
<a name="l06998"></a>06998 <span class="comment"> * cvmx_bgx#_spu#_br_pmd_control</span>
<a name="l06999"></a>06999 <span class="comment"> */</span>
<a name="l07000"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html">07000</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html" title="cvmx_bgx::_spu::_br_pmd_control">cvmx_bgxx_spux_br_pmd_control</a> {
<a name="l07001"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a107ac215e9a3cddf5e1c7ea4a4f1e2d6">07001</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a107ac215e9a3cddf5e1c7ea4a4f1e2d6">u64</a>;
<a name="l07002"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html">07002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html">cvmx_bgxx_spux_br_pmd_control_s</a> {
<a name="l07003"></a>07003 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07004"></a>07004 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#aa6030b4586fc352bfc8222f3e5074e49">reserved_2_63</a>                : 62;
<a name="l07005"></a>07005     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#a502ad1238df2df69984afc3fc1113133">train_en</a>                     : 1;  <span class="comment">/**&lt; BASE-R training enable. */</span>
<a name="l07006"></a>07006     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#abc37f8a7fedb5c083717ca3ced874108">train_restart</a>                : 1;  <span class="comment">/**&lt; BASE-R training restart. Writing a 1 to this bit restarts the training process if</span>
<a name="l07007"></a>07007 <span class="comment">                                                         [TRAIN_EN] is also set. This is a self-clearing bit. Software should</span>
<a name="l07008"></a>07008 <span class="comment">                                                         wait a minimum of 1.7ms after BGX()_SPU()_INT[TRAINING_FAILURE] is set before</span>
<a name="l07009"></a>07009 <span class="comment">                                                         restarting the training process. */</span>
<a name="l07010"></a>07010 <span class="preprocessor">#else</span>
<a name="l07011"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#abc37f8a7fedb5c083717ca3ced874108">07011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#abc37f8a7fedb5c083717ca3ced874108">train_restart</a>                : 1;
<a name="l07012"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#a502ad1238df2df69984afc3fc1113133">07012</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#a502ad1238df2df69984afc3fc1113133">train_en</a>                     : 1;
<a name="l07013"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#aa6030b4586fc352bfc8222f3e5074e49">07013</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html#aa6030b4586fc352bfc8222f3e5074e49">reserved_2_63</a>                : 62;
<a name="l07014"></a>07014 <span class="preprocessor">#endif</span>
<a name="l07015"></a>07015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a920674ccb311d7a97ca702715e43931d">s</a>;
<a name="l07016"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#aa67f90bd2f7b448f6b6399c8d3f0a068">07016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html">cvmx_bgxx_spux_br_pmd_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#aa67f90bd2f7b448f6b6399c8d3f0a068">cn73xx</a>;
<a name="l07017"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a24034f3b1f6bdde259d9a1327e4414ac">07017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html">cvmx_bgxx_spux_br_pmd_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a24034f3b1f6bdde259d9a1327e4414ac">cn78xx</a>;
<a name="l07018"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a307a8bc36fd899f801c6f2e6a49aaa5e">07018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html">cvmx_bgxx_spux_br_pmd_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#a307a8bc36fd899f801c6f2e6a49aaa5e">cn78xxp1</a>;
<a name="l07019"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#ad15279b9a02262ad51b5d394b79f8768">07019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__control_1_1cvmx__bgxx__spux__br__pmd__control__s.html">cvmx_bgxx_spux_br_pmd_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html#ad15279b9a02262ad51b5d394b79f8768">cnf75xx</a>;
<a name="l07020"></a>07020 };
<a name="l07021"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a68648244c75fd3b3ae7079e63f0a2f91">07021</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html" title="cvmx_bgx::_spu::_br_pmd_control">cvmx_bgxx_spux_br_pmd_control</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__control.html" title="cvmx_bgx::_spu::_br_pmd_control">cvmx_bgxx_spux_br_pmd_control_t</a>;
<a name="l07022"></a>07022 <span class="comment"></span>
<a name="l07023"></a>07023 <span class="comment">/**</span>
<a name="l07024"></a>07024 <span class="comment"> * cvmx_bgx#_spu#_br_pmd_ld_cup</span>
<a name="l07025"></a>07025 <span class="comment"> *</span>
<a name="l07026"></a>07026 <span class="comment"> * This register implements 802.3 MDIO register 1.153 for 10GBASE-R (when</span>
<a name="l07027"></a>07027 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 10G_R)</span>
<a name="l07028"></a>07028 <span class="comment"> * and MDIO registers 1.1300-1.1303 for 40GBASE-R (when</span>
<a name="l07029"></a>07029 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 40G_R). It is automatically cleared at the start of training.</span>
<a name="l07030"></a>07030 <span class="comment"> * When link training</span>
<a name="l07031"></a>07031 <span class="comment"> * is in progress, each field reflects the contents of the coefficient update field in the</span>
<a name="l07032"></a>07032 <span class="comment"> * associated lane&apos;s outgoing training frame. The fields in this register are read/write even</span>
<a name="l07033"></a>07033 <span class="comment"> * though they are specified as read-only in 802.3.</span>
<a name="l07034"></a>07034 <span class="comment"> *</span>
<a name="l07035"></a>07035 <span class="comment"> * If BGX()_SPU_DBG_CONTROL[BR_PMD_TRAIN_SOFT_EN] is set, then this register must be updated</span>
<a name="l07036"></a>07036 <span class="comment"> * by software during link training and hardware updates are disabled. If</span>
<a name="l07037"></a>07037 <span class="comment"> * BGX()_SPU_DBG_CONTROL[BR_PMD_TRAIN_SOFT_EN] is clear, this register is automatically</span>
<a name="l07038"></a>07038 <span class="comment"> * updated by hardware, and it should not be written by software. The lane fields in this</span>
<a name="l07039"></a>07039 <span class="comment"> * register are indexed by logical PCS lane ID.</span>
<a name="l07040"></a>07040 <span class="comment"> *</span>
<a name="l07041"></a>07041 <span class="comment"> * The lane 0 field (LN0_*) is valid for both</span>
<a name="l07042"></a>07042 <span class="comment"> * 10GBASE-R and 40GBASE-R. The remaining fields (LN1_*, LN2_*, LN3_*) are only valid for</span>
<a name="l07043"></a>07043 <span class="comment"> * 40GBASE-R.</span>
<a name="l07044"></a>07044 <span class="comment"> */</span>
<a name="l07045"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html">07045</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html" title="cvmx_bgx::_spu::_br_pmd_ld_cup">cvmx_bgxx_spux_br_pmd_ld_cup</a> {
<a name="l07046"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#ae6ee1fee511217fe3f1e860936702534">07046</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#ae6ee1fee511217fe3f1e860936702534">u64</a>;
<a name="l07047"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html">07047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html">cvmx_bgxx_spux_br_pmd_ld_cup_s</a> {
<a name="l07048"></a>07048 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07049"></a>07049 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a8b07ead7a12d6389f47d0de452c74851">ln3_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 3 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. Not valid for</span>
<a name="l07050"></a>07050 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07051"></a>07051     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a3d0c554e996dd89f701ed33a3abb7f78">ln2_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 2 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. Not valid for</span>
<a name="l07052"></a>07052 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07053"></a>07053     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a14467145156620937d0eea3c797fb9ee">ln1_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 1 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. Not valid for</span>
<a name="l07054"></a>07054 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07055"></a>07055     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a15c4bae2274d6b4026fb071d5a4c2b6e">ln0_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 0 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. */</span>
<a name="l07056"></a>07056 <span class="preprocessor">#else</span>
<a name="l07057"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a15c4bae2274d6b4026fb071d5a4c2b6e">07057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a15c4bae2274d6b4026fb071d5a4c2b6e">ln0_cup</a>                      : 16;
<a name="l07058"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a14467145156620937d0eea3c797fb9ee">07058</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a14467145156620937d0eea3c797fb9ee">ln1_cup</a>                      : 16;
<a name="l07059"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a3d0c554e996dd89f701ed33a3abb7f78">07059</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a3d0c554e996dd89f701ed33a3abb7f78">ln2_cup</a>                      : 16;
<a name="l07060"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a8b07ead7a12d6389f47d0de452c74851">07060</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html#a8b07ead7a12d6389f47d0de452c74851">ln3_cup</a>                      : 16;
<a name="l07061"></a>07061 <span class="preprocessor">#endif</span>
<a name="l07062"></a>07062 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a76a3c053f6079578d4100680fa7a2469">s</a>;
<a name="l07063"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a7ebe56122ab5922c1cc10ef3d4371fc1">07063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html">cvmx_bgxx_spux_br_pmd_ld_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a7ebe56122ab5922c1cc10ef3d4371fc1">cn73xx</a>;
<a name="l07064"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a1cfab3f5f0290310f15e9ccea2fe4ead">07064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html">cvmx_bgxx_spux_br_pmd_ld_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a1cfab3f5f0290310f15e9ccea2fe4ead">cn78xx</a>;
<a name="l07065"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a25158b46fb283a9a45b34bc6f38ea6da">07065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html">cvmx_bgxx_spux_br_pmd_ld_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a25158b46fb283a9a45b34bc6f38ea6da">cn78xxp1</a>;
<a name="l07066"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a35794817f4f1e0824c89b6a28ea46413">07066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__cup_1_1cvmx__bgxx__spux__br__pmd__ld__cup__s.html">cvmx_bgxx_spux_br_pmd_ld_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html#a35794817f4f1e0824c89b6a28ea46413">cnf75xx</a>;
<a name="l07067"></a>07067 };
<a name="l07068"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa177224e315ca78740ed946c2920899b">07068</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html" title="cvmx_bgx::_spu::_br_pmd_ld_cup">cvmx_bgxx_spux_br_pmd_ld_cup</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__cup.html" title="cvmx_bgx::_spu::_br_pmd_ld_cup">cvmx_bgxx_spux_br_pmd_ld_cup_t</a>;
<a name="l07069"></a>07069 <span class="comment"></span>
<a name="l07070"></a>07070 <span class="comment">/**</span>
<a name="l07071"></a>07071 <span class="comment"> * cvmx_bgx#_spu#_br_pmd_ld_rep</span>
<a name="l07072"></a>07072 <span class="comment"> *</span>
<a name="l07073"></a>07073 <span class="comment"> * This register implements 802.3 MDIO register 1.154 for 10GBASE-R (when</span>
<a name="l07074"></a>07074 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 10G_R) and MDIO registers 1.1400-1.1403 for 40GBASE-R</span>
<a name="l07075"></a>07075 <span class="comment"> * (when BGX()_CMR()_CONFIG[LMAC_TYPE] = 40G_R). It is automatically cleared at the start of</span>
<a name="l07076"></a>07076 <span class="comment"> * training. Each field</span>
<a name="l07077"></a>07077 <span class="comment"> * reflects the contents of the status report field in the associated lane&apos;s outgoing training</span>
<a name="l07078"></a>07078 <span class="comment"> * frame. The fields in this register are read/write even though they are specified as read-only</span>
<a name="l07079"></a>07079 <span class="comment"> * in 802.3. If BGX()_SPU_DBG_CONTROL[BR_PMD_TRAIN_SOFT_EN] is set, then this register must</span>
<a name="l07080"></a>07080 <span class="comment"> * be updated by software during link training and hardware updates are disabled. If</span>
<a name="l07081"></a>07081 <span class="comment"> * BGX()_SPU_DBG_CONTROL[BR_PMD_TRAIN_SOFT_EN] is clear, this register is automatically</span>
<a name="l07082"></a>07082 <span class="comment"> * updated by hardware, and it should not be written by software. The lane fields in this</span>
<a name="l07083"></a>07083 <span class="comment"> * register are indexed by logical PCS lane ID.</span>
<a name="l07084"></a>07084 <span class="comment"> *</span>
<a name="l07085"></a>07085 <span class="comment"> * The lane 0 field (LN0_*) is valid for both</span>
<a name="l07086"></a>07086 <span class="comment"> * 10GBASE-R and 40GBASE-R. The remaining fields (LN1_*, LN2_*, LN3_*) are only valid for</span>
<a name="l07087"></a>07087 <span class="comment"> * 40GBASE-R.</span>
<a name="l07088"></a>07088 <span class="comment"> */</span>
<a name="l07089"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html">07089</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html" title="cvmx_bgx::_spu::_br_pmd_ld_rep">cvmx_bgxx_spux_br_pmd_ld_rep</a> {
<a name="l07090"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#ad3fd7bd090f6fed3cfaadac301d9db17">07090</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#ad3fd7bd090f6fed3cfaadac301d9db17">u64</a>;
<a name="l07091"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html">07091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html">cvmx_bgxx_spux_br_pmd_ld_rep_s</a> {
<a name="l07092"></a>07092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07093"></a>07093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#acdd849376a34b3b7b359380df42bd8d3">ln3_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 3 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. Not valid for</span>
<a name="l07094"></a>07094 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07095"></a>07095     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a26757bcee9c3d7cb91b33195a9fcc3fe">ln2_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 2 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. Not valid for</span>
<a name="l07096"></a>07096 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07097"></a>07097     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a05d4b8c655bf44a47f8c99d16e017c61">ln1_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 1 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. Not valid for</span>
<a name="l07098"></a>07098 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07099"></a>07099     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a6e9a513d38dacc9dd67831585a1b332e">ln0_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 0 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. */</span>
<a name="l07100"></a>07100 <span class="preprocessor">#else</span>
<a name="l07101"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a6e9a513d38dacc9dd67831585a1b332e">07101</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a6e9a513d38dacc9dd67831585a1b332e">ln0_rep</a>                      : 16;
<a name="l07102"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a05d4b8c655bf44a47f8c99d16e017c61">07102</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a05d4b8c655bf44a47f8c99d16e017c61">ln1_rep</a>                      : 16;
<a name="l07103"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a26757bcee9c3d7cb91b33195a9fcc3fe">07103</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#a26757bcee9c3d7cb91b33195a9fcc3fe">ln2_rep</a>                      : 16;
<a name="l07104"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#acdd849376a34b3b7b359380df42bd8d3">07104</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html#acdd849376a34b3b7b359380df42bd8d3">ln3_rep</a>                      : 16;
<a name="l07105"></a>07105 <span class="preprocessor">#endif</span>
<a name="l07106"></a>07106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#adc0ab06b0d6952cd0b4af45e127baa2a">s</a>;
<a name="l07107"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a58966ed12ce32ab57d029837c6015e56">07107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html">cvmx_bgxx_spux_br_pmd_ld_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a58966ed12ce32ab57d029837c6015e56">cn73xx</a>;
<a name="l07108"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a66895f37dc4df6c3f227f48e75bd6fce">07108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html">cvmx_bgxx_spux_br_pmd_ld_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a66895f37dc4df6c3f227f48e75bd6fce">cn78xx</a>;
<a name="l07109"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a7d6b9dd49f4e73f68bca3390660c256d">07109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html">cvmx_bgxx_spux_br_pmd_ld_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a7d6b9dd49f4e73f68bca3390660c256d">cn78xxp1</a>;
<a name="l07110"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a9cc8dc2668d16f3346f5f761c8fdccf2">07110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__ld__rep_1_1cvmx__bgxx__spux__br__pmd__ld__rep__s.html">cvmx_bgxx_spux_br_pmd_ld_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html#a9cc8dc2668d16f3346f5f761c8fdccf2">cnf75xx</a>;
<a name="l07111"></a>07111 };
<a name="l07112"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a875b8967c2f93b02da4533f9f65cf42b">07112</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html" title="cvmx_bgx::_spu::_br_pmd_ld_rep">cvmx_bgxx_spux_br_pmd_ld_rep</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__ld__rep.html" title="cvmx_bgx::_spu::_br_pmd_ld_rep">cvmx_bgxx_spux_br_pmd_ld_rep_t</a>;
<a name="l07113"></a>07113 <span class="comment"></span>
<a name="l07114"></a>07114 <span class="comment">/**</span>
<a name="l07115"></a>07115 <span class="comment"> * cvmx_bgx#_spu#_br_pmd_lp_cup</span>
<a name="l07116"></a>07116 <span class="comment"> *</span>
<a name="l07117"></a>07117 <span class="comment"> * This register implements 802.3 MDIO register 1.152 for 10GBASE-R (when</span>
<a name="l07118"></a>07118 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 10G_R)</span>
<a name="l07119"></a>07119 <span class="comment"> * and MDIO registers 1.1100-1.1103 for 40GBASE-R (when</span>
<a name="l07120"></a>07120 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 40G_R). It is automatically cleared at the start of training.</span>
<a name="l07121"></a>07121 <span class="comment"> * Each field reflects</span>
<a name="l07122"></a>07122 <span class="comment"> * the contents of the coefficient update field in the lane&apos;s most recently received training</span>
<a name="l07123"></a>07123 <span class="comment"> * frame. This register should not be written when link training is enabled, i.e. when</span>
<a name="l07124"></a>07124 <span class="comment"> * BGX()_SPU()_BR_PMD_CONTROL[TRAIN_EN] is set. The lane fields in this register are indexed by</span>
<a name="l07125"></a>07125 <span class="comment"> * logical PCS lane ID.</span>
<a name="l07126"></a>07126 <span class="comment"> *</span>
<a name="l07127"></a>07127 <span class="comment"> * The lane 0 field (LN0_*) is valid for both 10GBASE-R and 40GBASE-R. The remaining fields</span>
<a name="l07128"></a>07128 <span class="comment"> * (LN1_*, LN2_*, LN3_*) are only valid for 40GBASE-R.</span>
<a name="l07129"></a>07129 <span class="comment"> */</span>
<a name="l07130"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html">07130</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html" title="cvmx_bgx::_spu::_br_pmd_lp_cup">cvmx_bgxx_spux_br_pmd_lp_cup</a> {
<a name="l07131"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#ac32301cc011393bf6648d353a8c9f3b1">07131</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#ac32301cc011393bf6648d353a8c9f3b1">u64</a>;
<a name="l07132"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html">07132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html">cvmx_bgxx_spux_br_pmd_lp_cup_s</a> {
<a name="l07133"></a>07133 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07134"></a>07134 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a19acc6a67d3f5d6b2cb7420611c9346c">ln3_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 3 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. Not valid for</span>
<a name="l07135"></a>07135 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07136"></a>07136     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a94173d3147f5de83a6a577407da69eab">ln2_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 2 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. Not valid for</span>
<a name="l07137"></a>07137 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07138"></a>07138     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a4bf650ebb53171625883d4cb4e787d55">ln1_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 1 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. Not valid for</span>
<a name="l07139"></a>07139 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07140"></a>07140     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#adacc5748c35d8f7d72330a7b83214006">ln0_cup</a>                      : 16; <span class="comment">/**&lt; PCS lane 0 coefficient update: format defined by BGX_SPU_BR_TRAIN_CUP_S. */</span>
<a name="l07141"></a>07141 <span class="preprocessor">#else</span>
<a name="l07142"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#adacc5748c35d8f7d72330a7b83214006">07142</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#adacc5748c35d8f7d72330a7b83214006">ln0_cup</a>                      : 16;
<a name="l07143"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a4bf650ebb53171625883d4cb4e787d55">07143</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a4bf650ebb53171625883d4cb4e787d55">ln1_cup</a>                      : 16;
<a name="l07144"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a94173d3147f5de83a6a577407da69eab">07144</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a94173d3147f5de83a6a577407da69eab">ln2_cup</a>                      : 16;
<a name="l07145"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a19acc6a67d3f5d6b2cb7420611c9346c">07145</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html#a19acc6a67d3f5d6b2cb7420611c9346c">ln3_cup</a>                      : 16;
<a name="l07146"></a>07146 <span class="preprocessor">#endif</span>
<a name="l07147"></a>07147 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#af24681ece26714da73ff630c412278c1">s</a>;
<a name="l07148"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a355529cc47bc65a46fd8ab747fc99af4">07148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html">cvmx_bgxx_spux_br_pmd_lp_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a355529cc47bc65a46fd8ab747fc99af4">cn73xx</a>;
<a name="l07149"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a720bc667f58bb521ed066676bc3ed8b7">07149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html">cvmx_bgxx_spux_br_pmd_lp_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a720bc667f58bb521ed066676bc3ed8b7">cn78xx</a>;
<a name="l07150"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a4f296bec0c652697f23a9853fe628d7c">07150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html">cvmx_bgxx_spux_br_pmd_lp_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a4f296bec0c652697f23a9853fe628d7c">cn78xxp1</a>;
<a name="l07151"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a7b7be09fc9547143f929a865e50e343f">07151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__cup_1_1cvmx__bgxx__spux__br__pmd__lp__cup__s.html">cvmx_bgxx_spux_br_pmd_lp_cup_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html#a7b7be09fc9547143f929a865e50e343f">cnf75xx</a>;
<a name="l07152"></a>07152 };
<a name="l07153"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aebe6086a2597ed18adb8e2aa39f95995">07153</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html" title="cvmx_bgx::_spu::_br_pmd_lp_cup">cvmx_bgxx_spux_br_pmd_lp_cup</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__cup.html" title="cvmx_bgx::_spu::_br_pmd_lp_cup">cvmx_bgxx_spux_br_pmd_lp_cup_t</a>;
<a name="l07154"></a>07154 <span class="comment"></span>
<a name="l07155"></a>07155 <span class="comment">/**</span>
<a name="l07156"></a>07156 <span class="comment"> * cvmx_bgx#_spu#_br_pmd_lp_rep</span>
<a name="l07157"></a>07157 <span class="comment"> *</span>
<a name="l07158"></a>07158 <span class="comment"> * This register implements 802.3 MDIO register 1.153 for 10GBASE-R (when</span>
<a name="l07159"></a>07159 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 10G_R)</span>
<a name="l07160"></a>07160 <span class="comment"> * and MDIO registers 1.1200-1.1203 for 40GBASE-R (when</span>
<a name="l07161"></a>07161 <span class="comment"> * BGX()_CMR()_CONFIG[LMAC_TYPE] = 40G_R). It is automatically cleared at the start of training.</span>
<a name="l07162"></a>07162 <span class="comment"> * Each field reflects</span>
<a name="l07163"></a>07163 <span class="comment"> * the contents of the status report field in the associated lane&apos;s most recently received</span>
<a name="l07164"></a>07164 <span class="comment"> * training frame. The lane fields in this register are indexed by logical PCS lane ID.</span>
<a name="l07165"></a>07165 <span class="comment"> *</span>
<a name="l07166"></a>07166 <span class="comment"> * The lane</span>
<a name="l07167"></a>07167 <span class="comment"> * 0 field (LN0_*) is valid for both 10GBASE-R and 40GBASE-R. The remaining fields (LN1_*, LN2_*,</span>
<a name="l07168"></a>07168 <span class="comment"> * LN3_*) are only valid for 40GBASE-R.</span>
<a name="l07169"></a>07169 <span class="comment"> */</span>
<a name="l07170"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html">07170</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html" title="cvmx_bgx::_spu::_br_pmd_lp_rep">cvmx_bgxx_spux_br_pmd_lp_rep</a> {
<a name="l07171"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#ab8b39becdcd071b2415049cd627521b3">07171</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#ab8b39becdcd071b2415049cd627521b3">u64</a>;
<a name="l07172"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html">07172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html">cvmx_bgxx_spux_br_pmd_lp_rep_s</a> {
<a name="l07173"></a>07173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07174"></a>07174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a7f58af29d1be0e07fd06e9b16a3abe03">ln3_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 3 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. Not valid for</span>
<a name="l07175"></a>07175 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07176"></a>07176     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#aa7ee35e59dc3740b888697360e998bc3">ln2_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 2 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. Not valid for</span>
<a name="l07177"></a>07177 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07178"></a>07178     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a74e29c1af97130a2d642c410be711a5b">ln1_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 1 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. Not valid for</span>
<a name="l07179"></a>07179 <span class="comment">                                                         10GBASE-R. */</span>
<a name="l07180"></a>07180     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a6f161d3eae67eadecd8ebb04194fa739">ln0_rep</a>                      : 16; <span class="comment">/**&lt; PCS lane 0 status report: format defined by BGX_SPU_BR_TRAIN_REP_S. */</span>
<a name="l07181"></a>07181 <span class="preprocessor">#else</span>
<a name="l07182"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a6f161d3eae67eadecd8ebb04194fa739">07182</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a6f161d3eae67eadecd8ebb04194fa739">ln0_rep</a>                      : 16;
<a name="l07183"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a74e29c1af97130a2d642c410be711a5b">07183</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a74e29c1af97130a2d642c410be711a5b">ln1_rep</a>                      : 16;
<a name="l07184"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#aa7ee35e59dc3740b888697360e998bc3">07184</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#aa7ee35e59dc3740b888697360e998bc3">ln2_rep</a>                      : 16;
<a name="l07185"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a7f58af29d1be0e07fd06e9b16a3abe03">07185</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html#a7f58af29d1be0e07fd06e9b16a3abe03">ln3_rep</a>                      : 16;
<a name="l07186"></a>07186 <span class="preprocessor">#endif</span>
<a name="l07187"></a>07187 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a239ee704635f84be976d45ed503f0b01">s</a>;
<a name="l07188"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a2612610e7035bdf73994f98d1225326e">07188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html">cvmx_bgxx_spux_br_pmd_lp_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a2612610e7035bdf73994f98d1225326e">cn73xx</a>;
<a name="l07189"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a8325cca395124fe87ea6f93a17f1c9d1">07189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html">cvmx_bgxx_spux_br_pmd_lp_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a8325cca395124fe87ea6f93a17f1c9d1">cn78xx</a>;
<a name="l07190"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#aa41e16dca3d2f96d60dc64d2a42189ca">07190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html">cvmx_bgxx_spux_br_pmd_lp_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#aa41e16dca3d2f96d60dc64d2a42189ca">cn78xxp1</a>;
<a name="l07191"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a2c9a4c1ad821c4190e95c498fbca39a2">07191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__lp__rep_1_1cvmx__bgxx__spux__br__pmd__lp__rep__s.html">cvmx_bgxx_spux_br_pmd_lp_rep_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html#a2c9a4c1ad821c4190e95c498fbca39a2">cnf75xx</a>;
<a name="l07192"></a>07192 };
<a name="l07193"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1f058e2b14f622623b0187f61389882f">07193</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html" title="cvmx_bgx::_spu::_br_pmd_lp_rep">cvmx_bgxx_spux_br_pmd_lp_rep</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__lp__rep.html" title="cvmx_bgx::_spu::_br_pmd_lp_rep">cvmx_bgxx_spux_br_pmd_lp_rep_t</a>;
<a name="l07194"></a>07194 <span class="comment"></span>
<a name="l07195"></a>07195 <span class="comment">/**</span>
<a name="l07196"></a>07196 <span class="comment"> * cvmx_bgx#_spu#_br_pmd_status</span>
<a name="l07197"></a>07197 <span class="comment"> *</span>
<a name="l07198"></a>07198 <span class="comment"> * The lane fields in this register are indexed by logical PCS lane ID. The lane 0 field (LN0_*)</span>
<a name="l07199"></a>07199 <span class="comment"> * is valid for both 10GBASE-R and 40GBASE-R. The remaining fields (LN1_*, LN2_*, LN3_*) are only</span>
<a name="l07200"></a>07200 <span class="comment"> * valid for 40GBASE-R.</span>
<a name="l07201"></a>07201 <span class="comment"> */</span>
<a name="l07202"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html">07202</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html" title="cvmx_bgx::_spu::_br_pmd_status">cvmx_bgxx_spux_br_pmd_status</a> {
<a name="l07203"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#ac88a16f7eea7fcfa4fb1dda748521b0e">07203</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#ac88a16f7eea7fcfa4fb1dda748521b0e">u64</a>;
<a name="l07204"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html">07204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html">cvmx_bgxx_spux_br_pmd_status_s</a> {
<a name="l07205"></a>07205 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07206"></a>07206 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#aacb333fcd66fdd361e9dfd0d16b4dc2b">reserved_16_63</a>               : 48;
<a name="l07207"></a>07207     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#aba1fd926b79f6a1330ae7a53352d3072">ln3_train_status</a>             : 4;  <span class="comment">/**&lt; PCS lane 3 link training status. Format defined by BGX_SPU_BR_LANE_TRAIN_STATUS_S. Not</span>
<a name="l07208"></a>07208 <span class="comment">                                                         valid for 10GBASE-R. */</span>
<a name="l07209"></a>07209     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a4e0b4e1a0ce4cc92028f18ac66adf149">ln2_train_status</a>             : 4;  <span class="comment">/**&lt; PCS lane 2 link training status. Format defined by BGX_SPU_BR_LANE_TRAIN_STATUS_S. Not</span>
<a name="l07210"></a>07210 <span class="comment">                                                         valid for 10GBASE-R. */</span>
<a name="l07211"></a>07211     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a79b3319d839e97664967a345a998aab3">ln1_train_status</a>             : 4;  <span class="comment">/**&lt; PCS lane 1 link training status. Format defined by BGX_SPU_BR_LANE_TRAIN_STATUS_S. Not</span>
<a name="l07212"></a>07212 <span class="comment">                                                         valid for 10GBASE-R. */</span>
<a name="l07213"></a>07213     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a3aec2a1430afc6068539705cc1351c80">ln0_train_status</a>             : 4;  <span class="comment">/**&lt; PCS lane 0 link training status. Format defined by BGX_SPU_BR_LANE_TRAIN_STATUS_S. */</span>
<a name="l07214"></a>07214 <span class="preprocessor">#else</span>
<a name="l07215"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a3aec2a1430afc6068539705cc1351c80">07215</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a3aec2a1430afc6068539705cc1351c80">ln0_train_status</a>             : 4;
<a name="l07216"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a79b3319d839e97664967a345a998aab3">07216</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a79b3319d839e97664967a345a998aab3">ln1_train_status</a>             : 4;
<a name="l07217"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a4e0b4e1a0ce4cc92028f18ac66adf149">07217</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#a4e0b4e1a0ce4cc92028f18ac66adf149">ln2_train_status</a>             : 4;
<a name="l07218"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#aba1fd926b79f6a1330ae7a53352d3072">07218</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#aba1fd926b79f6a1330ae7a53352d3072">ln3_train_status</a>             : 4;
<a name="l07219"></a><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#aacb333fcd66fdd361e9dfd0d16b4dc2b">07219</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html#aacb333fcd66fdd361e9dfd0d16b4dc2b">reserved_16_63</a>               : 48;
<a name="l07220"></a>07220 <span class="preprocessor">#endif</span>
<a name="l07221"></a>07221 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a63d8a9c5b00212befee9bda1bea5f64c">s</a>;
<a name="l07222"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#af73f99b6073486dbc07dbedc9acffb8c">07222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html">cvmx_bgxx_spux_br_pmd_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#af73f99b6073486dbc07dbedc9acffb8c">cn73xx</a>;
<a name="l07223"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a044a0d2b20d2cb1e1372209f8e829563">07223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html">cvmx_bgxx_spux_br_pmd_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a044a0d2b20d2cb1e1372209f8e829563">cn78xx</a>;
<a name="l07224"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a4837e96b1b5e2a6f0a71d125076b037d">07224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html">cvmx_bgxx_spux_br_pmd_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a4837e96b1b5e2a6f0a71d125076b037d">cn78xxp1</a>;
<a name="l07225"></a><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a27acde673754aa93bd8fa5dd65fbe5f7">07225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__pmd__status_1_1cvmx__bgxx__spux__br__pmd__status__s.html">cvmx_bgxx_spux_br_pmd_status_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html#a27acde673754aa93bd8fa5dd65fbe5f7">cnf75xx</a>;
<a name="l07226"></a>07226 };
<a name="l07227"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a6911f635b55e13aa5363ec9fe51cc019">07227</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html" title="cvmx_bgx::_spu::_br_pmd_status">cvmx_bgxx_spux_br_pmd_status</a> <a class="code" href="unioncvmx__bgxx__spux__br__pmd__status.html" title="cvmx_bgx::_spu::_br_pmd_status">cvmx_bgxx_spux_br_pmd_status_t</a>;
<a name="l07228"></a>07228 <span class="comment"></span>
<a name="l07229"></a>07229 <span class="comment">/**</span>
<a name="l07230"></a>07230 <span class="comment"> * cvmx_bgx#_spu#_br_status1</span>
<a name="l07231"></a>07231 <span class="comment"> */</span>
<a name="l07232"></a><a class="code" href="unioncvmx__bgxx__spux__br__status1.html">07232</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__status1.html" title="cvmx_bgx::_spu::_br_status1">cvmx_bgxx_spux_br_status1</a> {
<a name="l07233"></a><a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a4eff825cab84497bad97a8c61a86cf1e">07233</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a4eff825cab84497bad97a8c61a86cf1e">u64</a>;
<a name="l07234"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html">07234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html">cvmx_bgxx_spux_br_status1_s</a> {
<a name="l07235"></a>07235 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07236"></a>07236 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aa2f06ffe1354aed3ecf29c1762ca7289">reserved_13_63</a>               : 51;
<a name="l07237"></a>07237     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#ab2564def8f0acba7b8b0251ccf55dc5d">rcv_lnk</a>                      : 1;  <span class="comment">/**&lt; BASE-R receive link status.</span>
<a name="l07238"></a>07238 <span class="comment">                                                         0 = BASE-R PCS receive-link down.</span>
<a name="l07239"></a>07239 <span class="comment">                                                         1 = BASE-R PCS receive-link up.</span>
<a name="l07240"></a>07240 <span class="comment">                                                         This bit is a reflection of the PCS_status variable defined in Std 802.3 sections</span>
<a name="l07241"></a>07241 <span class="comment">                                                         49.2.14.1 and 82.3.1. */</span>
<a name="l07242"></a>07242     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#a7d633f4f4312e7a18f16fc7119b9dc27">reserved_4_11</a>                : 8;
<a name="l07243"></a>07243     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#ab8d7f8260de7672953c37c8e78bf7ca9">prbs9</a>                        : 1;  <span class="comment">/**&lt; 10GBASE-R PRBS9 pattern testing ability. Always 0; PRBS9 pattern testing is not supported. */</span>
<a name="l07244"></a>07244     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aac81be89f980a16eaa24c584fd2c215b">prbs31</a>                       : 1;  <span class="comment">/**&lt; 10GBASE-R PRBS31 pattern testing ability. Always 0; PRBS31 pattern testing is not supported. */</span>
<a name="l07245"></a>07245     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aa578df6ce1440fbabdbea8be0a234087">hi_ber</a>                       : 1;  <span class="comment">/**&lt; BASE-R PCS high bit-error rate.</span>
<a name="l07246"></a>07246 <span class="comment">                                                         0 = 64/66 bit receiver is detecting a bit-error rate of &lt; 10.4.</span>
<a name="l07247"></a>07247 <span class="comment">                                                         1 = 64/66 bit receiver is detecting a bit-error rate of &gt;= 10.4.</span>
<a name="l07248"></a>07248 <span class="comment">                                                         This bit is a direct reflection of the state of the HI_BER variable in the 64 B/66 B state</span>
<a name="l07249"></a>07249 <span class="comment">                                                         diagram and is defined in Std 802.3 sections 49.2.13.2.2 and 82.2.18.2.2. */</span>
<a name="l07250"></a>07250     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#a9cfaac36274eb6e3ecdd294e96e6c476">blk_lock</a>                     : 1;  <span class="comment">/**&lt; BASE-R PCS block lock.</span>
<a name="l07251"></a>07251 <span class="comment">                                                         0 = No block lock.</span>
<a name="l07252"></a>07252 <span class="comment">                                                         1 = 64/66 bit receiver for BASE-R has block lock.</span>
<a name="l07253"></a>07253 <span class="comment">                                                         This bit is a direct reflection of the state of the BLOCK_LOCK variable in the 64 B/66 B</span>
<a name="l07254"></a>07254 <span class="comment">                                                         state diagram and is defined in Std 802.3 sections 49.2.13.2.2 and 82.2.18.2.2.</span>
<a name="l07255"></a>07255 <span class="comment">                                                         For a multilane logical PCS (i.e. 40GBASE-R), this bit indicates that the receiver has</span>
<a name="l07256"></a>07256 <span class="comment">                                                         both block lock and alignment for all lanes and is identical to</span>
<a name="l07257"></a>07257 <span class="comment">                                                         BGX()_SPU()_BR_ALGN_STATUS[ALIGND]. */</span>
<a name="l07258"></a>07258 <span class="preprocessor">#else</span>
<a name="l07259"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#a9cfaac36274eb6e3ecdd294e96e6c476">07259</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#a9cfaac36274eb6e3ecdd294e96e6c476">blk_lock</a>                     : 1;
<a name="l07260"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aa578df6ce1440fbabdbea8be0a234087">07260</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aa578df6ce1440fbabdbea8be0a234087">hi_ber</a>                       : 1;
<a name="l07261"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aac81be89f980a16eaa24c584fd2c215b">07261</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aac81be89f980a16eaa24c584fd2c215b">prbs31</a>                       : 1;
<a name="l07262"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#ab8d7f8260de7672953c37c8e78bf7ca9">07262</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#ab8d7f8260de7672953c37c8e78bf7ca9">prbs9</a>                        : 1;
<a name="l07263"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#a7d633f4f4312e7a18f16fc7119b9dc27">07263</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#a7d633f4f4312e7a18f16fc7119b9dc27">reserved_4_11</a>                : 8;
<a name="l07264"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#ab2564def8f0acba7b8b0251ccf55dc5d">07264</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#ab2564def8f0acba7b8b0251ccf55dc5d">rcv_lnk</a>                      : 1;
<a name="l07265"></a><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aa2f06ffe1354aed3ecf29c1762ca7289">07265</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html#aa2f06ffe1354aed3ecf29c1762ca7289">reserved_13_63</a>               : 51;
<a name="l07266"></a>07266 <span class="preprocessor">#endif</span>
<a name="l07267"></a>07267 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__status1.html#ad279d1369af7445eb6bf08837ec09608">s</a>;
<a name="l07268"></a><a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a34fa61c48448b7763f13d3aa0def8a05">07268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html">cvmx_bgxx_spux_br_status1_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a34fa61c48448b7763f13d3aa0def8a05">cn73xx</a>;
<a name="l07269"></a><a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a6d1e3483155307931b5dd7c1e25b9f06">07269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html">cvmx_bgxx_spux_br_status1_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a6d1e3483155307931b5dd7c1e25b9f06">cn78xx</a>;
<a name="l07270"></a><a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a641dfb0795ff97bc51e78fe92585139d">07270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html">cvmx_bgxx_spux_br_status1_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a641dfb0795ff97bc51e78fe92585139d">cn78xxp1</a>;
<a name="l07271"></a><a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a439a5b24ffc0155fb86e100141a60c58">07271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status1_1_1cvmx__bgxx__spux__br__status1__s.html">cvmx_bgxx_spux_br_status1_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status1.html#a439a5b24ffc0155fb86e100141a60c58">cnf75xx</a>;
<a name="l07272"></a>07272 };
<a name="l07273"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa423f4d24466a5970927cd7824c0bfe3">07273</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__status1.html" title="cvmx_bgx::_spu::_br_status1">cvmx_bgxx_spux_br_status1</a> <a class="code" href="unioncvmx__bgxx__spux__br__status1.html" title="cvmx_bgx::_spu::_br_status1">cvmx_bgxx_spux_br_status1_t</a>;
<a name="l07274"></a>07274 <span class="comment"></span>
<a name="l07275"></a>07275 <span class="comment">/**</span>
<a name="l07276"></a>07276 <span class="comment"> * cvmx_bgx#_spu#_br_status2</span>
<a name="l07277"></a>07277 <span class="comment"> *</span>
<a name="l07278"></a>07278 <span class="comment"> * This register implements a combination of the following Std 802.3 registers:</span>
<a name="l07279"></a>07279 <span class="comment"> * * BASE-R PCS status 2 (MDIO address 3.33).</span>
<a name="l07280"></a>07280 <span class="comment"> * * BASE-R BER high-order counter (MDIO address 3.44).</span>
<a name="l07281"></a>07281 <span class="comment"> * * Errored-blocks high-order counter (MDIO address 3.45).</span>
<a name="l07282"></a>07282 <span class="comment"> *</span>
<a name="l07283"></a>07283 <span class="comment"> * Note that the relative locations of some fields have been moved from Std 802.3 in order to</span>
<a name="l07284"></a>07284 <span class="comment"> * make the register layout more software friendly: the BER counter high-order and low-order bits</span>
<a name="l07285"></a>07285 <span class="comment"> * from sections 3.44 and 3.33 have been combined into the contiguous, 22-bit [BER_CNT] field;</span>
<a name="l07286"></a>07286 <span class="comment"> * likewise, the errored-blocks counter high-order and low-order bits from section 3.45 have been</span>
<a name="l07287"></a>07287 <span class="comment"> * combined into the contiguous, 22-bit [ERR_BLKS] field.</span>
<a name="l07288"></a>07288 <span class="comment"> */</span>
<a name="l07289"></a><a class="code" href="unioncvmx__bgxx__spux__br__status2.html">07289</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__status2.html" title="cvmx_bgx::_spu::_br_status2">cvmx_bgxx_spux_br_status2</a> {
<a name="l07290"></a><a class="code" href="unioncvmx__bgxx__spux__br__status2.html#aab547d57f4a7832dfd8506f0aea22b10">07290</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__status2.html#aab547d57f4a7832dfd8506f0aea22b10">u64</a>;
<a name="l07291"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html">07291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html">cvmx_bgxx_spux_br_status2_s</a> {
<a name="l07292"></a>07292 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07293"></a>07293 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a6cd7231d787c09e3d898bafe5ac061dc">reserved_62_63</a>               : 2;
<a name="l07294"></a>07294     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#ae079b326690a90b68a4594ee42da54d3">err_blks</a>                     : 22; <span class="comment">/**&lt; Errored-blocks counter. This is the BASE-R errored-blocks counter as defined by the</span>
<a name="l07295"></a>07295 <span class="comment">                                                         errored_block_count variable specified in Std 802.3 sections 49.2.14.2 and 82.2.18.2.4. It</span>
<a name="l07296"></a>07296 <span class="comment">                                                         increments by 1 on each block for which the BASE-R receive state machine, specified in Std</span>
<a name="l07297"></a>07297 <span class="comment">                                                         802.3 diagrams 49-15 and 82-15, enters the RX_E state.</span>
<a name="l07298"></a>07298 <span class="comment">                                                         Back-to-back blocks in the RX_E state are counted as transitions from RX_E to RX_E and</span>
<a name="l07299"></a>07299 <span class="comment">                                                         keep incrementing the counter. The counter is reset to all 0s after this register is read</span>
<a name="l07300"></a>07300 <span class="comment">                                                         by software.</span>
<a name="l07301"></a>07301 <span class="comment">                                                         The reset operation takes precedence over the increment operation: if the register is read</span>
<a name="l07302"></a>07302 <span class="comment">                                                         on the same clock cycle as an increment operation, the counter is reset to all 0s and the</span>
<a name="l07303"></a>07303 <span class="comment">                                                         increment operation is lost.</span>
<a name="l07304"></a>07304 <span class="comment">                                                         This field is writable for test purposes, rather than read-only as specified in Std 802.3. */</span>
<a name="l07305"></a>07305     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a9b3d0acb8fe9f268559ecf699a185303">reserved_38_39</a>               : 2;
<a name="l07306"></a>07306     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a934c3e054a0df20f71564225c07203f6">ber_cnt</a>                      : 22; <span class="comment">/**&lt; Bit-error-rate counter. This is the BASE-R BER counter as defined by the BER_COUNT</span>
<a name="l07307"></a>07307 <span class="comment">                                                         variable in Std 802.3 sections 49.2.14.2 and 82.2.18.2.4. The counter is reset to all 0s</span>
<a name="l07308"></a>07308 <span class="comment">                                                         after this register is read by software, and is held at all 1s in case of overflow.</span>
<a name="l07309"></a>07309 <span class="comment">                                                         The reset operation takes precedence over the increment operation: if the register is read</span>
<a name="l07310"></a>07310 <span class="comment">                                                         on the same clock cycle an increment operation, the counter is reset to all 0s and the</span>
<a name="l07311"></a>07311 <span class="comment">                                                         increment operation is lost.</span>
<a name="l07312"></a>07312 <span class="comment">                                                         This field is writable for test purposes, rather than read-only as specified in Std 802.3. */</span>
<a name="l07313"></a>07313     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a5404960315563af0f0efb38b97593629">latched_lock</a>                 : 1;  <span class="comment">/**&lt; Latched-block lock.</span>
<a name="l07314"></a>07314 <span class="comment">                                                         0 = No block.</span>
<a name="l07315"></a>07315 <span class="comment">                                                         1 = 64/66 bit receiver for BASE-R has block lock.</span>
<a name="l07316"></a>07316 <span class="comment">                                                         This is a latching-low version of BGX()_SPU()_BR_STATUS1[BLK_LOCK]; it stays clear</span>
<a name="l07317"></a>07317 <span class="comment">                                                         until the register is read by software.</span>
<a name="l07318"></a>07318 <span class="comment">                                                         Note that in order to avoid read side effects, this is implemented as a write-1-to-set</span>
<a name="l07319"></a>07319 <span class="comment">                                                         bit, rather than latching low read-only as specified in 802.3. */</span>
<a name="l07320"></a>07320     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#aefa4ed40d5984dd35a0692a016f0825c">latched_ber</a>                  : 1;  <span class="comment">/**&lt; Latched-high bit-error rate.</span>
<a name="l07321"></a>07321 <span class="comment">                                                         0 = Not a high BER.</span>
<a name="l07322"></a>07322 <span class="comment">                                                         1 = 64/66 bit receiver is detecting a high BER.</span>
<a name="l07323"></a>07323 <span class="comment">                                                         This is a latching-high version of BGX()_SPU()_BR_STATUS1[HI_BER]; it stays set until</span>
<a name="l07324"></a>07324 <span class="comment">                                                         the register is read by software.</span>
<a name="l07325"></a>07325 <span class="comment">                                                         Note that in order to avoid read side effects, this is implemented as a write-1-to-clear</span>
<a name="l07326"></a>07326 <span class="comment">                                                         bit, rather than latching high read-only as specified in 802.3. */</span>
<a name="l07327"></a>07327     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#aa168a7b05116a4ca05e0c944855a59c5">reserved_0_13</a>                : 14;
<a name="l07328"></a>07328 <span class="preprocessor">#else</span>
<a name="l07329"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#aa168a7b05116a4ca05e0c944855a59c5">07329</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#aa168a7b05116a4ca05e0c944855a59c5">reserved_0_13</a>                : 14;
<a name="l07330"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#aefa4ed40d5984dd35a0692a016f0825c">07330</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#aefa4ed40d5984dd35a0692a016f0825c">latched_ber</a>                  : 1;
<a name="l07331"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a5404960315563af0f0efb38b97593629">07331</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a5404960315563af0f0efb38b97593629">latched_lock</a>                 : 1;
<a name="l07332"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a934c3e054a0df20f71564225c07203f6">07332</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a934c3e054a0df20f71564225c07203f6">ber_cnt</a>                      : 22;
<a name="l07333"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a9b3d0acb8fe9f268559ecf699a185303">07333</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a9b3d0acb8fe9f268559ecf699a185303">reserved_38_39</a>               : 2;
<a name="l07334"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#ae079b326690a90b68a4594ee42da54d3">07334</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#ae079b326690a90b68a4594ee42da54d3">err_blks</a>                     : 22;
<a name="l07335"></a><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a6cd7231d787c09e3d898bafe5ac061dc">07335</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html#a6cd7231d787c09e3d898bafe5ac061dc">reserved_62_63</a>               : 2;
<a name="l07336"></a>07336 <span class="preprocessor">#endif</span>
<a name="l07337"></a>07337 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a52e585b47789bc6a4f17a88b049a8d3d">s</a>;
<a name="l07338"></a><a class="code" href="unioncvmx__bgxx__spux__br__status2.html#aa81f4e188255872631cea197df9028c6">07338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html">cvmx_bgxx_spux_br_status2_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status2.html#aa81f4e188255872631cea197df9028c6">cn73xx</a>;
<a name="l07339"></a><a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a455b657184a0b039ea1583412fadc2bf">07339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html">cvmx_bgxx_spux_br_status2_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a455b657184a0b039ea1583412fadc2bf">cn78xx</a>;
<a name="l07340"></a><a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a89c5a583e14241b278765b91d65bef70">07340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html">cvmx_bgxx_spux_br_status2_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a89c5a583e14241b278765b91d65bef70">cn78xxp1</a>;
<a name="l07341"></a><a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a398467327906e6fdc3c37d0700c4f3af">07341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__status2_1_1cvmx__bgxx__spux__br__status2__s.html">cvmx_bgxx_spux_br_status2_s</a>    <a class="code" href="unioncvmx__bgxx__spux__br__status2.html#a398467327906e6fdc3c37d0700c4f3af">cnf75xx</a>;
<a name="l07342"></a>07342 };
<a name="l07343"></a><a class="code" href="cvmx-bgxx-defs_8h.html#addcafb24b6470c4405d389d83e595968">07343</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__status2.html" title="cvmx_bgx::_spu::_br_status2">cvmx_bgxx_spux_br_status2</a> <a class="code" href="unioncvmx__bgxx__spux__br__status2.html" title="cvmx_bgx::_spu::_br_status2">cvmx_bgxx_spux_br_status2_t</a>;
<a name="l07344"></a>07344 <span class="comment"></span>
<a name="l07345"></a>07345 <span class="comment">/**</span>
<a name="l07346"></a>07346 <span class="comment"> * cvmx_bgx#_spu#_br_tp_control</span>
<a name="l07347"></a>07347 <span class="comment"> *</span>
<a name="l07348"></a>07348 <span class="comment"> * Refer to the test pattern methodology described in 802.3 sections 49.2.8 and 82.2.10.</span>
<a name="l07349"></a>07349 <span class="comment"> *</span>
<a name="l07350"></a>07350 <span class="comment"> */</span>
<a name="l07351"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html">07351</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html" title="cvmx_bgx::_spu::_br_tp_control">cvmx_bgxx_spux_br_tp_control</a> {
<a name="l07352"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a35e9839111edded837d24aebc83ab384">07352</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a35e9839111edded837d24aebc83ab384">u64</a>;
<a name="l07353"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html">07353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html">cvmx_bgxx_spux_br_tp_control_s</a> {
<a name="l07354"></a>07354 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07355"></a>07355 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a174095e1c98751decb188d87cac0e520">reserved_8_63</a>                : 56;
<a name="l07356"></a>07356     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a896e8cb6f0cbc4b97c33e1a91c1f4fe8">scramble_tp</a>                  : 1;  <span class="comment">/**&lt; Select scrambled idle test pattern. This bit selects the transmit test pattern used when</span>
<a name="l07357"></a>07357 <span class="comment">                                                         [TX_TP_EN] is set:</span>
<a name="l07358"></a>07358 <span class="comment">                                                         0 = Square wave test pattern.</span>
<a name="l07359"></a>07359 <span class="comment">                                                         1 = Scrambled idle test pattern. */</span>
<a name="l07360"></a>07360     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#ab9313ec225647757903eea86cb2e72d0">prbs9_tx</a>                     : 1;  <span class="comment">/**&lt; 10GBASE-R PRBS9 TP transmit enable. Always 0; PRBS9 pattern testing is not supported. */</span>
<a name="l07361"></a>07361     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#aa16859d9aa7ad00fa128690679926ad9">prbs31_rx</a>                    : 1;  <span class="comment">/**&lt; 10GBASE-R PRBS31 TP receive enable. Always 0; PRBS31 pattern testing is not supported. */</span>
<a name="l07362"></a>07362     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a6d71ce93019e49d00bf1b05a5cae4231">prbs31_tx</a>                    : 1;  <span class="comment">/**&lt; 10GBASE-R PRBS31 TP transmit enable. Always 0; PRBS31 pattern is not supported. */</span>
<a name="l07363"></a>07363     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a9633339b6d4659dee80b5966870b6a31">tx_tp_en</a>                     : 1;  <span class="comment">/**&lt; Transmit-test-pattern enable. */</span>
<a name="l07364"></a>07364     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#af18638e63ed67cd7f59674c68030941e">rx_tp_en</a>                     : 1;  <span class="comment">/**&lt; Receive-test-pattern enable. The only supported receive test pattern is the scrambled idle</span>
<a name="l07365"></a>07365 <span class="comment">                                                         test pattern. Setting this bit enables checking of that receive pattern. */</span>
<a name="l07366"></a>07366     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a23169a35c3190853dfad431fb9e30e13">tp_sel</a>                       : 1;  <span class="comment">/**&lt; Square/PRBS test pattern select. Always 1 to select square wave test pattern; PRBS test</span>
<a name="l07367"></a>07367 <span class="comment">                                                         patterns are not supported. */</span>
<a name="l07368"></a>07368     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a241a042f486805705320f263456f0ef7">dp_sel</a>                       : 1;  <span class="comment">/**&lt; Data pattern select. Always 0; PRBS test patterns are not supported. */</span>
<a name="l07369"></a>07369 <span class="preprocessor">#else</span>
<a name="l07370"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a241a042f486805705320f263456f0ef7">07370</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a241a042f486805705320f263456f0ef7">dp_sel</a>                       : 1;
<a name="l07371"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a23169a35c3190853dfad431fb9e30e13">07371</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a23169a35c3190853dfad431fb9e30e13">tp_sel</a>                       : 1;
<a name="l07372"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#af18638e63ed67cd7f59674c68030941e">07372</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#af18638e63ed67cd7f59674c68030941e">rx_tp_en</a>                     : 1;
<a name="l07373"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a9633339b6d4659dee80b5966870b6a31">07373</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a9633339b6d4659dee80b5966870b6a31">tx_tp_en</a>                     : 1;
<a name="l07374"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a6d71ce93019e49d00bf1b05a5cae4231">07374</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a6d71ce93019e49d00bf1b05a5cae4231">prbs31_tx</a>                    : 1;
<a name="l07375"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#aa16859d9aa7ad00fa128690679926ad9">07375</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#aa16859d9aa7ad00fa128690679926ad9">prbs31_rx</a>                    : 1;
<a name="l07376"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#ab9313ec225647757903eea86cb2e72d0">07376</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#ab9313ec225647757903eea86cb2e72d0">prbs9_tx</a>                     : 1;
<a name="l07377"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a896e8cb6f0cbc4b97c33e1a91c1f4fe8">07377</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a896e8cb6f0cbc4b97c33e1a91c1f4fe8">scramble_tp</a>                  : 1;
<a name="l07378"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a174095e1c98751decb188d87cac0e520">07378</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html#a174095e1c98751decb188d87cac0e520">reserved_8_63</a>                : 56;
<a name="l07379"></a>07379 <span class="preprocessor">#endif</span>
<a name="l07380"></a>07380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a6d3c6fdc9369bddebd1cd0178439cca0">s</a>;
<a name="l07381"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#aba0c42dbfb6c556c08de349b44401c15">07381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html">cvmx_bgxx_spux_br_tp_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#aba0c42dbfb6c556c08de349b44401c15">cn73xx</a>;
<a name="l07382"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a20cdd469ef97e49a2ddee1dca28be098">07382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html">cvmx_bgxx_spux_br_tp_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a20cdd469ef97e49a2ddee1dca28be098">cn78xx</a>;
<a name="l07383"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a759b4a19034e5e11adbc76378782d1c9">07383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html">cvmx_bgxx_spux_br_tp_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a759b4a19034e5e11adbc76378782d1c9">cn78xxp1</a>;
<a name="l07384"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a4aa61b97c33c03f4bc36028ddc94eedb">07384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__control_1_1cvmx__bgxx__spux__br__tp__control__s.html">cvmx_bgxx_spux_br_tp_control_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html#a4aa61b97c33c03f4bc36028ddc94eedb">cnf75xx</a>;
<a name="l07385"></a>07385 };
<a name="l07386"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aec860573fb73ff474779170b9bbbdbf0">07386</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html" title="cvmx_bgx::_spu::_br_tp_control">cvmx_bgxx_spux_br_tp_control</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__control.html" title="cvmx_bgx::_spu::_br_tp_control">cvmx_bgxx_spux_br_tp_control_t</a>;
<a name="l07387"></a>07387 <span class="comment"></span>
<a name="l07388"></a>07388 <span class="comment">/**</span>
<a name="l07389"></a>07389 <span class="comment"> * cvmx_bgx#_spu#_br_tp_err_cnt</span>
<a name="l07390"></a>07390 <span class="comment"> *</span>
<a name="l07391"></a>07391 <span class="comment"> * This register provides the BASE-R PCS test-pattern error counter.</span>
<a name="l07392"></a>07392 <span class="comment"> *</span>
<a name="l07393"></a>07393 <span class="comment"> */</span>
<a name="l07394"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html">07394</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html" title="cvmx_bgx::_spu::_br_tp_err_cnt">cvmx_bgxx_spux_br_tp_err_cnt</a> {
<a name="l07395"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#adb354cdcbd140b89d84fa3ea88e0d46a">07395</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#adb354cdcbd140b89d84fa3ea88e0d46a">u64</a>;
<a name="l07396"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html">07396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html">cvmx_bgxx_spux_br_tp_err_cnt_s</a> {
<a name="l07397"></a>07397 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07398"></a>07398 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html#ada29693d7013eb10cfa58a0013f84c41">reserved_16_63</a>               : 48;
<a name="l07399"></a>07399     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html#a420a750335f2aa1efee3f604602a0a24">err_cnt</a>                      : 16; <span class="comment">/**&lt; Error counter. This 16-bit counter contains the number of errors received during a pattern</span>
<a name="l07400"></a>07400 <span class="comment">                                                         test. These bits are reset to all 0s when this register is read by software, and they are</span>
<a name="l07401"></a>07401 <span class="comment">                                                         held at all 1s in the case of overflow.</span>
<a name="l07402"></a>07402 <span class="comment">                                                         The test pattern methodology is described in Std 802.3, Sections 49.2.12 and 82.2.10. This</span>
<a name="l07403"></a>07403 <span class="comment">                                                         counter counts either block errors or bit errors dependent on the test mode (see Section</span>
<a name="l07404"></a>07404 <span class="comment">                                                         49.2.12). The reset operation takes precedence over the increment operation; if the</span>
<a name="l07405"></a>07405 <span class="comment">                                                         register is read on the same clock cycle as an increment operation, the counter is reset</span>
<a name="l07406"></a>07406 <span class="comment">                                                         to all 0s and the increment operation is lost. This field is writable for test purposes,</span>
<a name="l07407"></a>07407 <span class="comment">                                                         rather than read-only as specified in Std 802.3. */</span>
<a name="l07408"></a>07408 <span class="preprocessor">#else</span>
<a name="l07409"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html#a420a750335f2aa1efee3f604602a0a24">07409</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html#a420a750335f2aa1efee3f604602a0a24">err_cnt</a>                      : 16;
<a name="l07410"></a><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html#ada29693d7013eb10cfa58a0013f84c41">07410</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html#ada29693d7013eb10cfa58a0013f84c41">reserved_16_63</a>               : 48;
<a name="l07411"></a>07411 <span class="preprocessor">#endif</span>
<a name="l07412"></a>07412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a1d42128a3650f174a627da37458a0212">s</a>;
<a name="l07413"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a2fc0679d46de2e99a9e1507e8e5ad1c8">07413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html">cvmx_bgxx_spux_br_tp_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a2fc0679d46de2e99a9e1507e8e5ad1c8">cn73xx</a>;
<a name="l07414"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#ad6e6ba631e141940d2f3021813300eb3">07414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html">cvmx_bgxx_spux_br_tp_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#ad6e6ba631e141940d2f3021813300eb3">cn78xx</a>;
<a name="l07415"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a628b20c010bee58815a6be7cf84c8018">07415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html">cvmx_bgxx_spux_br_tp_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a628b20c010bee58815a6be7cf84c8018">cn78xxp1</a>;
<a name="l07416"></a><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a6dc80b01b4d0d3571c2d74ae5cb412d3">07416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__br__tp__err__cnt_1_1cvmx__bgxx__spux__br__tp__err__cnt__s.html">cvmx_bgxx_spux_br_tp_err_cnt_s</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html#a6dc80b01b4d0d3571c2d74ae5cb412d3">cnf75xx</a>;
<a name="l07417"></a>07417 };
<a name="l07418"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a06bc41074239ba11c9c2ab40ca7cf1b2">07418</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html" title="cvmx_bgx::_spu::_br_tp_err_cnt">cvmx_bgxx_spux_br_tp_err_cnt</a> <a class="code" href="unioncvmx__bgxx__spux__br__tp__err__cnt.html" title="cvmx_bgx::_spu::_br_tp_err_cnt">cvmx_bgxx_spux_br_tp_err_cnt_t</a>;
<a name="l07419"></a>07419 <span class="comment"></span>
<a name="l07420"></a>07420 <span class="comment">/**</span>
<a name="l07421"></a>07421 <span class="comment"> * cvmx_bgx#_spu#_bx_status</span>
<a name="l07422"></a>07422 <span class="comment"> */</span>
<a name="l07423"></a><a class="code" href="unioncvmx__bgxx__spux__bx__status.html">07423</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__bx__status.html" title="cvmx_bgx::_spu::_bx_status">cvmx_bgxx_spux_bx_status</a> {
<a name="l07424"></a><a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a2d77b40da0cbe71d8f7131be671f4971">07424</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a2d77b40da0cbe71d8f7131be671f4971">u64</a>;
<a name="l07425"></a><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html">07425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html">cvmx_bgxx_spux_bx_status_s</a> {
<a name="l07426"></a>07426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07427"></a>07427 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a6795e2674d52c1225975e948501e98e4">reserved_13_63</a>               : 51;
<a name="l07428"></a>07428     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a53e2a7ee5cc7f85c673c71c457eeb395">alignd</a>                       : 1;  <span class="comment">/**&lt; 10GBASE-X lane-alignment status.</span>
<a name="l07429"></a>07429 <span class="comment">                                                         0 = receive lanes not aligned.</span>
<a name="l07430"></a>07430 <span class="comment">                                                         1 = receive lanes aligned. */</span>
<a name="l07431"></a>07431     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#aa71b2c7d7161a78c2318fb4f8c60a00a">pattst</a>                       : 1;  <span class="comment">/**&lt; Pattern-testing ability. Always 0; 10GBASE-X pattern is testing not supported. */</span>
<a name="l07432"></a>07432     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a85dcc9991a720f6a7960c52a7185405c">reserved_4_10</a>                : 7;
<a name="l07433"></a>07433     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a759022dd8fde1da6b90fad6b9ca762ad">lsync</a>                        : 4;  <span class="comment">/**&lt; Lane synchronization. BASE-X lane synchronization status for PCS lanes 3-0. Each bit is</span>
<a name="l07434"></a>07434 <span class="comment">                                                         set when the associated lane is code-group synchronized, and clear otherwise. If the PCS</span>
<a name="l07435"></a>07435 <span class="comment">                                                         type is RXAUI (i.e. the associated BGX()_CMR()_CONFIG[LMAC_TYPE] = RXAUI), then</span>
<a name="l07436"></a>07436 <span class="comment">                                                         only lanes 1-0 are valid. */</span>
<a name="l07437"></a>07437 <span class="preprocessor">#else</span>
<a name="l07438"></a><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a759022dd8fde1da6b90fad6b9ca762ad">07438</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a759022dd8fde1da6b90fad6b9ca762ad">lsync</a>                        : 4;
<a name="l07439"></a><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a85dcc9991a720f6a7960c52a7185405c">07439</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a85dcc9991a720f6a7960c52a7185405c">reserved_4_10</a>                : 7;
<a name="l07440"></a><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#aa71b2c7d7161a78c2318fb4f8c60a00a">07440</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#aa71b2c7d7161a78c2318fb4f8c60a00a">pattst</a>                       : 1;
<a name="l07441"></a><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a53e2a7ee5cc7f85c673c71c457eeb395">07441</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a53e2a7ee5cc7f85c673c71c457eeb395">alignd</a>                       : 1;
<a name="l07442"></a><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a6795e2674d52c1225975e948501e98e4">07442</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html#a6795e2674d52c1225975e948501e98e4">reserved_13_63</a>               : 51;
<a name="l07443"></a>07443 <span class="preprocessor">#endif</span>
<a name="l07444"></a>07444 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a6e318ed9d4357cf604220e25f68c8d88">s</a>;
<a name="l07445"></a><a class="code" href="unioncvmx__bgxx__spux__bx__status.html#aeabccb4bc49b0085bc08a4266389b7ff">07445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html">cvmx_bgxx_spux_bx_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__bx__status.html#aeabccb4bc49b0085bc08a4266389b7ff">cn73xx</a>;
<a name="l07446"></a><a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a732d8d18c2b9cfe22ea289a6e2648bb5">07446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html">cvmx_bgxx_spux_bx_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a732d8d18c2b9cfe22ea289a6e2648bb5">cn78xx</a>;
<a name="l07447"></a><a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a1dcf8cc032d9b2d277718133485e7617">07447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html">cvmx_bgxx_spux_bx_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__bx__status.html#a1dcf8cc032d9b2d277718133485e7617">cn78xxp1</a>;
<a name="l07448"></a><a class="code" href="unioncvmx__bgxx__spux__bx__status.html#aad0688c0a6e2e1a3365c4df1959d7ebe">07448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__bx__status_1_1cvmx__bgxx__spux__bx__status__s.html">cvmx_bgxx_spux_bx_status_s</a>     <a class="code" href="unioncvmx__bgxx__spux__bx__status.html#aad0688c0a6e2e1a3365c4df1959d7ebe">cnf75xx</a>;
<a name="l07449"></a>07449 };
<a name="l07450"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aed4816142fbb94aca3e2642eb951ad5f">07450</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__bx__status.html" title="cvmx_bgx::_spu::_bx_status">cvmx_bgxx_spux_bx_status</a> <a class="code" href="unioncvmx__bgxx__spux__bx__status.html" title="cvmx_bgx::_spu::_bx_status">cvmx_bgxx_spux_bx_status_t</a>;
<a name="l07451"></a>07451 <span class="comment"></span>
<a name="l07452"></a>07452 <span class="comment">/**</span>
<a name="l07453"></a>07453 <span class="comment"> * cvmx_bgx#_spu#_control1</span>
<a name="l07454"></a>07454 <span class="comment"> */</span>
<a name="l07455"></a><a class="code" href="unioncvmx__bgxx__spux__control1.html">07455</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__control1.html" title="cvmx_bgx::_spu::_control1">cvmx_bgxx_spux_control1</a> {
<a name="l07456"></a><a class="code" href="unioncvmx__bgxx__spux__control1.html#a0ec39d73cad89cd71f8aadbd4dbdb62f">07456</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__control1.html#a0ec39d73cad89cd71f8aadbd4dbdb62f">u64</a>;
<a name="l07457"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html">07457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html">cvmx_bgxx_spux_control1_s</a> {
<a name="l07458"></a>07458 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07459"></a>07459 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a02130e3a904e5bbbc7ccc9aa3e0b9572">reserved_16_63</a>               : 48;
<a name="l07460"></a>07460     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#ad71f4de9a48d5e4dad1e09e948695b3a">reset</a>                        : 1;  <span class="comment">/**&lt; Reset. Setting this bit or BGX()_SPU()_AN_CONTROL[AN_RESET] to 1 causes the</span>
<a name="l07461"></a>07461 <span class="comment">                                                         following to happen:</span>
<a name="l07462"></a>07462 <span class="comment">                                                         * Resets the logical PCS (LPCS)</span>
<a name="l07463"></a>07463 <span class="comment">                                                         * Sets the Std 802.3 PCS, FEC and AN registers for the LPCS to their default states</span>
<a name="l07464"></a>07464 <span class="comment">                                                         * Resets the associated SerDes lanes.</span>
<a name="l07465"></a>07465 <span class="comment">                                                         It takes up to 32 coprocessor-clock cycles to reset the LPCS, after which RESET is</span>
<a name="l07466"></a>07466 <span class="comment">                                                         automatically cleared. */</span>
<a name="l07467"></a>07467     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#ad5540a1b9ef63c02ff0de76677d795de">loopbck</a>                      : 1;  <span class="comment">/**&lt; TX-to-RX loopback enable. When set, transmit data for each SerDes lane is looped back as</span>
<a name="l07468"></a>07468 <span class="comment">                                                         receive data. */</span>
<a name="l07469"></a>07469     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a99f4ca37866c221bad14ee0ba455aedd">spdsel1</a>                      : 1;  <span class="comment">/**&lt; Speed select 1: always 1. */</span>
<a name="l07470"></a>07470     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a656d0854ecd3e1fc21dd7dc3f1d23ad1">reserved_12_12</a>               : 1;
<a name="l07471"></a>07471     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a52c084eec25de44c347990a540a6150a">lo_pwr</a>                       : 1;  <span class="comment">/**&lt; Low power enable. When set, the LPCS is disabled (overriding the associated</span>
<a name="l07472"></a>07472 <span class="comment">                                                         BGX()_CMR()_CONFIG[ENABLE]), and the SerDes lanes associated with the LPCS are</span>
<a name="l07473"></a>07473 <span class="comment">                                                         reset. */</span>
<a name="l07474"></a>07474     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a05268a9462974d38cf8cdf1b650c64fd">reserved_7_10</a>                : 4;
<a name="l07475"></a>07475     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a421ca432eac4c920f8fa621370ecf194">spdsel0</a>                      : 1;  <span class="comment">/**&lt; Speed select 0: always 1. */</span>
<a name="l07476"></a>07476     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a0cbba5747241e33f4b675946070742c3">spd</a>                          : 4;  <span class="comment">/**&lt; &apos;&quot;Speed selection.</span>
<a name="l07477"></a>07477 <span class="comment">                                                         Note that this is a read-only field rather than read/write as</span>
<a name="l07478"></a>07478 <span class="comment">                                                         specified in 802.3.</span>
<a name="l07479"></a>07479 <span class="comment">                                                         The LPCS speed is instead configured by the associated</span>
<a name="l07480"></a>07480 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE]. The read values returned by this field are as</span>
<a name="l07481"></a>07481 <span class="comment">                                                         follows:</span>
<a name="l07482"></a>07482 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07483"></a>07483 <span class="comment">                                                           LMAC_TYPE   Speed       SPD Read Value    Comment</span>
<a name="l07484"></a>07484 <span class="comment">                                                           ------------------------------------------------------</span>
<a name="l07485"></a>07485 <span class="comment">                                                           XAUI        10G/20G     0x0               20G if DXAUI</span>
<a name="l07486"></a>07486 <span class="comment">                                                           RXAUI       10G         0x0</span>
<a name="l07487"></a>07487 <span class="comment">                                                           10G_R       10G         0x0</span>
<a name="l07488"></a>07488 <span class="comment">                                                           40G_R       40G         0x3</span>
<a name="l07489"></a>07489 <span class="comment">                                                           Other       -           X</span>
<a name="l07490"></a>07490 <span class="comment">                                                         &lt;/pre&gt;&apos; */</span>
<a name="l07491"></a>07491     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#aafaccaf7fce70a79354e3c3ed5986cd8">reserved_0_1</a>                 : 2;
<a name="l07492"></a>07492 <span class="preprocessor">#else</span>
<a name="l07493"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#aafaccaf7fce70a79354e3c3ed5986cd8">07493</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#aafaccaf7fce70a79354e3c3ed5986cd8">reserved_0_1</a>                 : 2;
<a name="l07494"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a0cbba5747241e33f4b675946070742c3">07494</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a0cbba5747241e33f4b675946070742c3">spd</a>                          : 4;
<a name="l07495"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a421ca432eac4c920f8fa621370ecf194">07495</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a421ca432eac4c920f8fa621370ecf194">spdsel0</a>                      : 1;
<a name="l07496"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a05268a9462974d38cf8cdf1b650c64fd">07496</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a05268a9462974d38cf8cdf1b650c64fd">reserved_7_10</a>                : 4;
<a name="l07497"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a52c084eec25de44c347990a540a6150a">07497</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a52c084eec25de44c347990a540a6150a">lo_pwr</a>                       : 1;
<a name="l07498"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a656d0854ecd3e1fc21dd7dc3f1d23ad1">07498</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a656d0854ecd3e1fc21dd7dc3f1d23ad1">reserved_12_12</a>               : 1;
<a name="l07499"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a99f4ca37866c221bad14ee0ba455aedd">07499</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a99f4ca37866c221bad14ee0ba455aedd">spdsel1</a>                      : 1;
<a name="l07500"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#ad5540a1b9ef63c02ff0de76677d795de">07500</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#ad5540a1b9ef63c02ff0de76677d795de">loopbck</a>                      : 1;
<a name="l07501"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#ad71f4de9a48d5e4dad1e09e948695b3a">07501</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#ad71f4de9a48d5e4dad1e09e948695b3a">reset</a>                        : 1;
<a name="l07502"></a><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a02130e3a904e5bbbc7ccc9aa3e0b9572">07502</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html#a02130e3a904e5bbbc7ccc9aa3e0b9572">reserved_16_63</a>               : 48;
<a name="l07503"></a>07503 <span class="preprocessor">#endif</span>
<a name="l07504"></a>07504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__control1.html#a7fa58234999e28e7d89e0d447e122942">s</a>;
<a name="l07505"></a><a class="code" href="unioncvmx__bgxx__spux__control1.html#a20174342ba7f360095316afe484e4ada">07505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html">cvmx_bgxx_spux_control1_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control1.html#a20174342ba7f360095316afe484e4ada">cn73xx</a>;
<a name="l07506"></a><a class="code" href="unioncvmx__bgxx__spux__control1.html#abd47ccfdd3b48c52cba11a0713588c2d">07506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html">cvmx_bgxx_spux_control1_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control1.html#abd47ccfdd3b48c52cba11a0713588c2d">cn78xx</a>;
<a name="l07507"></a><a class="code" href="unioncvmx__bgxx__spux__control1.html#ac7d5a2b66a3d557cdd1ed7a16bc3e099">07507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html">cvmx_bgxx_spux_control1_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control1.html#ac7d5a2b66a3d557cdd1ed7a16bc3e099">cn78xxp1</a>;
<a name="l07508"></a><a class="code" href="unioncvmx__bgxx__spux__control1.html#abd9f66c08d1308144d4c338e06fef48a">07508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control1_1_1cvmx__bgxx__spux__control1__s.html">cvmx_bgxx_spux_control1_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control1.html#abd9f66c08d1308144d4c338e06fef48a">cnf75xx</a>;
<a name="l07509"></a>07509 };
<a name="l07510"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a054f939a78ea5ed98b7c61f5a6657723">07510</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__control1.html" title="cvmx_bgx::_spu::_control1">cvmx_bgxx_spux_control1</a> <a class="code" href="unioncvmx__bgxx__spux__control1.html" title="cvmx_bgx::_spu::_control1">cvmx_bgxx_spux_control1_t</a>;
<a name="l07511"></a>07511 <span class="comment"></span>
<a name="l07512"></a>07512 <span class="comment">/**</span>
<a name="l07513"></a>07513 <span class="comment"> * cvmx_bgx#_spu#_control2</span>
<a name="l07514"></a>07514 <span class="comment"> */</span>
<a name="l07515"></a><a class="code" href="unioncvmx__bgxx__spux__control2.html">07515</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__control2.html" title="cvmx_bgx::_spu::_control2">cvmx_bgxx_spux_control2</a> {
<a name="l07516"></a><a class="code" href="unioncvmx__bgxx__spux__control2.html#a5c1e62f015c070e698ee02aebaa72ec8">07516</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__control2.html#a5c1e62f015c070e698ee02aebaa72ec8">u64</a>;
<a name="l07517"></a><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html">07517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html">cvmx_bgxx_spux_control2_s</a> {
<a name="l07518"></a>07518 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07519"></a>07519 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html#a4ca120c0e30a91547e1544a768e0ed25">reserved_3_63</a>                : 61;
<a name="l07520"></a>07520     uint64_t <a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html#ab0b08dad2394a0a23216f00c36aca8d3">pcs_type</a>                     : 3;  <span class="comment">/**&lt; PCS type selection.</span>
<a name="l07521"></a>07521 <span class="comment">                                                         Note that this is a read-only field rather than read/write as</span>
<a name="l07522"></a>07522 <span class="comment">                                                         specified in 802.3.</span>
<a name="l07523"></a>07523 <span class="comment">                                                         The LPCS speed is instead configured by the associated</span>
<a name="l07524"></a>07524 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE]. The read values returned by this field are as</span>
<a name="l07525"></a>07525 <span class="comment">                                                         follows:</span>
<a name="l07526"></a>07526 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07527"></a>07527 <span class="comment">                                                                       [PCS_TYPE]</span>
<a name="l07528"></a>07528 <span class="comment">                                                           LMAC_TYPE   Read Value      Comment</span>
<a name="l07529"></a>07529 <span class="comment">                                                           -------------------------------------------------</span>
<a name="l07530"></a>07530 <span class="comment">                                                           XAUI        0x1             10GBASE-X PCS type</span>
<a name="l07531"></a>07531 <span class="comment">                                                           RXAUI       0x1             10GBASE-X PCS type</span>
<a name="l07532"></a>07532 <span class="comment">                                                           10G_R       0x0             10GBASE-R PCS type</span>
<a name="l07533"></a>07533 <span class="comment">                                                           40G_R       0x4             40GBASE-R PCS type</span>
<a name="l07534"></a>07534 <span class="comment">                                                           Other       Undefined       Reserved</span>
<a name="l07535"></a>07535 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07536"></a>07536 <span class="preprocessor">#else</span>
<a name="l07537"></a><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html#ab0b08dad2394a0a23216f00c36aca8d3">07537</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html#ab0b08dad2394a0a23216f00c36aca8d3">pcs_type</a>                     : 3;
<a name="l07538"></a><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html#a4ca120c0e30a91547e1544a768e0ed25">07538</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html#a4ca120c0e30a91547e1544a768e0ed25">reserved_3_63</a>                : 61;
<a name="l07539"></a>07539 <span class="preprocessor">#endif</span>
<a name="l07540"></a>07540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__control2.html#a9bd5182dabf177d0d1be050f09a4717c">s</a>;
<a name="l07541"></a><a class="code" href="unioncvmx__bgxx__spux__control2.html#a526dbdbc4e4ae3f7a4aa1a4f502b9d24">07541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html">cvmx_bgxx_spux_control2_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control2.html#a526dbdbc4e4ae3f7a4aa1a4f502b9d24">cn73xx</a>;
<a name="l07542"></a><a class="code" href="unioncvmx__bgxx__spux__control2.html#a7a875de88c1b2f7eaf9122ec5a4534f0">07542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html">cvmx_bgxx_spux_control2_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control2.html#a7a875de88c1b2f7eaf9122ec5a4534f0">cn78xx</a>;
<a name="l07543"></a><a class="code" href="unioncvmx__bgxx__spux__control2.html#afb52badf3452defac204cde6f54bd9c0">07543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html">cvmx_bgxx_spux_control2_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control2.html#afb52badf3452defac204cde6f54bd9c0">cn78xxp1</a>;
<a name="l07544"></a><a class="code" href="unioncvmx__bgxx__spux__control2.html#a22cf761c1db175e2f9a57893a937080c">07544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__control2_1_1cvmx__bgxx__spux__control2__s.html">cvmx_bgxx_spux_control2_s</a>      <a class="code" href="unioncvmx__bgxx__spux__control2.html#a22cf761c1db175e2f9a57893a937080c">cnf75xx</a>;
<a name="l07545"></a>07545 };
<a name="l07546"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7b5b7e3aaf2883e2ef136a0e59f269b3">07546</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__control2.html" title="cvmx_bgx::_spu::_control2">cvmx_bgxx_spux_control2</a> <a class="code" href="unioncvmx__bgxx__spux__control2.html" title="cvmx_bgx::_spu::_control2">cvmx_bgxx_spux_control2_t</a>;
<a name="l07547"></a>07547 <span class="comment"></span>
<a name="l07548"></a>07548 <span class="comment">/**</span>
<a name="l07549"></a>07549 <span class="comment"> * cvmx_bgx#_spu#_fec_abil</span>
<a name="l07550"></a>07550 <span class="comment"> */</span>
<a name="l07551"></a><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html">07551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html" title="cvmx_bgx::_spu::_fec_abil">cvmx_bgxx_spux_fec_abil</a> {
<a name="l07552"></a><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#a0f9610054c8c353b63a357a1bf5e10fa">07552</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#a0f9610054c8c353b63a357a1bf5e10fa">u64</a>;
<a name="l07553"></a><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html">07553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html">cvmx_bgxx_spux_fec_abil_s</a> {
<a name="l07554"></a>07554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07555"></a>07555 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a54874ba715821fd69ecaafbc03b04c38">reserved_2_63</a>                : 62;
<a name="l07556"></a>07556     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a5c1a7441401b472706757844df72f65d">err_abil</a>                     : 1;  <span class="comment">/**&lt; BASE-R FEC error-indication ability. Always 1 when the LPCS type is BASE-R,</span>
<a name="l07557"></a>07557 <span class="comment">                                                         i.e. BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x3 or 0x4. Always 0 otherwise. */</span>
<a name="l07558"></a>07558     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a11d98f9bd037da2c5605a88400af070c">fec_abil</a>                     : 1;  <span class="comment">/**&lt; BASE-R FEC ability. Always 1 when the LPCS type is BASE-R,</span>
<a name="l07559"></a>07559 <span class="comment">                                                         i.e. BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x3 or 0x4. Always 0 otherwise. */</span>
<a name="l07560"></a>07560 <span class="preprocessor">#else</span>
<a name="l07561"></a><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a11d98f9bd037da2c5605a88400af070c">07561</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a11d98f9bd037da2c5605a88400af070c">fec_abil</a>                     : 1;
<a name="l07562"></a><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a5c1a7441401b472706757844df72f65d">07562</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a5c1a7441401b472706757844df72f65d">err_abil</a>                     : 1;
<a name="l07563"></a><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a54874ba715821fd69ecaafbc03b04c38">07563</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html#a54874ba715821fd69ecaafbc03b04c38">reserved_2_63</a>                : 62;
<a name="l07564"></a>07564 <span class="preprocessor">#endif</span>
<a name="l07565"></a>07565 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#abf6a1ffef03f583e1d48ef789cd46e5b">s</a>;
<a name="l07566"></a><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#ae9604d9367de0388174c6240d092bf28">07566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html">cvmx_bgxx_spux_fec_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#ae9604d9367de0388174c6240d092bf28">cn73xx</a>;
<a name="l07567"></a><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#ac15e45e6486b77d8050a41d429d06bf6">07567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html">cvmx_bgxx_spux_fec_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#ac15e45e6486b77d8050a41d429d06bf6">cn78xx</a>;
<a name="l07568"></a><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#ae8462d4b0eadf2ffd836d9d9e627556c">07568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html">cvmx_bgxx_spux_fec_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#ae8462d4b0eadf2ffd836d9d9e627556c">cn78xxp1</a>;
<a name="l07569"></a><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#a6df84821f310f939e3417c6bb3bacf11">07569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__abil_1_1cvmx__bgxx__spux__fec__abil__s.html">cvmx_bgxx_spux_fec_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html#a6df84821f310f939e3417c6bb3bacf11">cnf75xx</a>;
<a name="l07570"></a>07570 };
<a name="l07571"></a><a class="code" href="cvmx-bgxx-defs_8h.html#accd57909ce353540a222f6a5f4f6bba3">07571</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__abil.html" title="cvmx_bgx::_spu::_fec_abil">cvmx_bgxx_spux_fec_abil</a> <a class="code" href="unioncvmx__bgxx__spux__fec__abil.html" title="cvmx_bgx::_spu::_fec_abil">cvmx_bgxx_spux_fec_abil_t</a>;
<a name="l07572"></a>07572 <span class="comment"></span>
<a name="l07573"></a>07573 <span class="comment">/**</span>
<a name="l07574"></a>07574 <span class="comment"> * cvmx_bgx#_spu#_fec_control</span>
<a name="l07575"></a>07575 <span class="comment"> */</span>
<a name="l07576"></a><a class="code" href="unioncvmx__bgxx__spux__fec__control.html">07576</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__control.html" title="cvmx_bgx::_spu::_fec_control">cvmx_bgxx_spux_fec_control</a> {
<a name="l07577"></a><a class="code" href="unioncvmx__bgxx__spux__fec__control.html#a07bdc8f4f277f7e040bbedd95ebef54c">07577</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__fec__control.html#a07bdc8f4f277f7e040bbedd95ebef54c">u64</a>;
<a name="l07578"></a><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html">07578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html">cvmx_bgxx_spux_fec_control_s</a> {
<a name="l07579"></a>07579 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07580"></a>07580 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a53cc34f7e7975f3491c304fd97340966">reserved_2_63</a>                : 62;
<a name="l07581"></a>07581     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a093694c17354acb46187e55634f950c2">err_en</a>                       : 1;  <span class="comment">/**&lt; BASE-R FEC error-indication enable. This bit corresponds to FEC_Enable_Error_to_PCS</span>
<a name="l07582"></a>07582 <span class="comment">                                                         variable for BASE-R as defined in 802.3 Clause 74. When FEC is enabled ([FEC_EN] is set)</span>
<a name="l07583"></a>07583 <span class="comment">                                                         and this bit is set, the FEC decoder on the receive side signals an</span>
<a name="l07584"></a>07584 <span class="comment">                                                         uncorrectable FEC error to the BASE-R decoder by driving a value of 2&apos;b11 on the sync bits</span>
<a name="l07585"></a>07585 <span class="comment">                                                         for some of the 32 64/66 bit blocks belonging to the uncorrectable FEC block. See</span>
<a name="l07586"></a>07586 <span class="comment">                                                         802.3-2008/802.3ba-2010 section 74.7.4.5.1 for more details. */</span>
<a name="l07587"></a>07587     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a661f6f198a89b9effd56477387b558d7">fec_en</a>                       : 1;  <span class="comment">/**&lt; BASE-R FEC enable. When this bit is set and the LPCS type is BASE-R</span>
<a name="l07588"></a>07588 <span class="comment">                                                         (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x4), forward error correction is enabled. FEC is</span>
<a name="l07589"></a>07589 <span class="comment">                                                         disabled otherwise. Forward error correction is defined in IEEE Std</span>
<a name="l07590"></a>07590 <span class="comment">                                                         802.3-2008/802.3ba-2010 Clause 74. */</span>
<a name="l07591"></a>07591 <span class="preprocessor">#else</span>
<a name="l07592"></a><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a661f6f198a89b9effd56477387b558d7">07592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a661f6f198a89b9effd56477387b558d7">fec_en</a>                       : 1;
<a name="l07593"></a><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a093694c17354acb46187e55634f950c2">07593</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a093694c17354acb46187e55634f950c2">err_en</a>                       : 1;
<a name="l07594"></a><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a53cc34f7e7975f3491c304fd97340966">07594</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html#a53cc34f7e7975f3491c304fd97340966">reserved_2_63</a>                : 62;
<a name="l07595"></a>07595 <span class="preprocessor">#endif</span>
<a name="l07596"></a>07596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__fec__control.html#a9d983b2c048366ee32c33de9f945a57e">s</a>;
<a name="l07597"></a><a class="code" href="unioncvmx__bgxx__spux__fec__control.html#af85e59aa5be3cf021f7053c070b5aea4">07597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html">cvmx_bgxx_spux_fec_control_s</a>   <a class="code" href="unioncvmx__bgxx__spux__fec__control.html#af85e59aa5be3cf021f7053c070b5aea4">cn73xx</a>;
<a name="l07598"></a><a class="code" href="unioncvmx__bgxx__spux__fec__control.html#a94aa558c8b3c07f745cf93abecfad1df">07598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html">cvmx_bgxx_spux_fec_control_s</a>   <a class="code" href="unioncvmx__bgxx__spux__fec__control.html#a94aa558c8b3c07f745cf93abecfad1df">cn78xx</a>;
<a name="l07599"></a><a class="code" href="unioncvmx__bgxx__spux__fec__control.html#ab91f378912b71952520c754e87a78679">07599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html">cvmx_bgxx_spux_fec_control_s</a>   <a class="code" href="unioncvmx__bgxx__spux__fec__control.html#ab91f378912b71952520c754e87a78679">cn78xxp1</a>;
<a name="l07600"></a><a class="code" href="unioncvmx__bgxx__spux__fec__control.html#aeba4d129d51b1b1427072d3c657b2679">07600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__control_1_1cvmx__bgxx__spux__fec__control__s.html">cvmx_bgxx_spux_fec_control_s</a>   <a class="code" href="unioncvmx__bgxx__spux__fec__control.html#aeba4d129d51b1b1427072d3c657b2679">cnf75xx</a>;
<a name="l07601"></a>07601 };
<a name="l07602"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7aa7200b60e8d622e0627bdd5fc25bc4">07602</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__control.html" title="cvmx_bgx::_spu::_fec_control">cvmx_bgxx_spux_fec_control</a> <a class="code" href="unioncvmx__bgxx__spux__fec__control.html" title="cvmx_bgx::_spu::_fec_control">cvmx_bgxx_spux_fec_control_t</a>;
<a name="l07603"></a>07603 <span class="comment"></span>
<a name="l07604"></a>07604 <span class="comment">/**</span>
<a name="l07605"></a>07605 <span class="comment"> * cvmx_bgx#_spu#_fec_corr_blks01</span>
<a name="l07606"></a>07606 <span class="comment"> *</span>
<a name="l07607"></a>07607 <span class="comment"> * This register is valid only when the LPCS type is BASE-R</span>
<a name="l07608"></a>07608 <span class="comment"> * (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x3 or 0x4). The FEC corrected-block counters are</span>
<a name="l07609"></a>07609 <span class="comment"> * defined in Std 802.3 section 74.8.4.1. Each corrected-blocks counter increments by 1 for a</span>
<a name="l07610"></a>07610 <span class="comment"> * corrected FEC block, i.e. an FEC block that has been received with invalid parity on the</span>
<a name="l07611"></a>07611 <span class="comment"> * associated PCS lane and has been corrected by the FEC decoder. The counter is reset to all 0s</span>
<a name="l07612"></a>07612 <span class="comment"> * when the register is read, and held at all 1s in case of overflow.</span>
<a name="l07613"></a>07613 <span class="comment"> *</span>
<a name="l07614"></a>07614 <span class="comment"> * The reset operation takes precedence over the increment operation; if the register is read on</span>
<a name="l07615"></a>07615 <span class="comment"> * the same clock cycle as an increment operation, the counter is reset to all 0s and the</span>
<a name="l07616"></a>07616 <span class="comment"> * increment operation is lost. The counters are writable for test purposes, rather than read-</span>
<a name="l07617"></a>07617 <span class="comment"> * only as specified in Std 802.3.</span>
<a name="l07618"></a>07618 <span class="comment"> */</span>
<a name="l07619"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html">07619</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html" title="cvmx_bgx::_spu::_fec_corr_blks01">cvmx_bgxx_spux_fec_corr_blks01</a> {
<a name="l07620"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a273880f6ef1b9aabcc638ab1f06409af">07620</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a273880f6ef1b9aabcc638ab1f06409af">u64</a>;
<a name="l07621"></a><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html">07621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html">cvmx_bgxx_spux_fec_corr_blks01_s</a> {
<a name="l07622"></a>07622 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07623"></a>07623 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html#a7a99429623eb7cce39fe2238bd4120cd">ln1_corr_blks</a>                : 32; <span class="comment">/**&lt; PCS Lane 1 FEC corrected blocks.</span>
<a name="l07624"></a>07624 <span class="comment">                                                         * For 10GBASE-R, reserved.</span>
<a name="l07625"></a>07625 <span class="comment">                                                         * For 40GBASE-R, correspond to the Std 802.3 FEC_corrected_blocks_counter_1 variable</span>
<a name="l07626"></a>07626 <span class="comment">                                                         (registers 1.302-1.303). */</span>
<a name="l07627"></a>07627     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html#a6b63b080b085f79773f7f007590965c7">ln0_corr_blks</a>                : 32; <span class="comment">/**&lt; PCS Lane 0 FEC corrected blocks.</span>
<a name="l07628"></a>07628 <span class="comment">                                                         * For 10GBASE-R, corresponds to the Std 802.3 FEC_corrected_blocks_counter variable</span>
<a name="l07629"></a>07629 <span class="comment">                                                         (registers 1.172-1.173).</span>
<a name="l07630"></a>07630 <span class="comment">                                                         * For 40GBASE-R, correspond to the Std 802.3 FEC_corrected_blocks_counter_0 variable</span>
<a name="l07631"></a>07631 <span class="comment">                                                         (registers 1.300-1.301). */</span>
<a name="l07632"></a>07632 <span class="preprocessor">#else</span>
<a name="l07633"></a><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html#a6b63b080b085f79773f7f007590965c7">07633</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html#a6b63b080b085f79773f7f007590965c7">ln0_corr_blks</a>                : 32;
<a name="l07634"></a><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html#a7a99429623eb7cce39fe2238bd4120cd">07634</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html#a7a99429623eb7cce39fe2238bd4120cd">ln1_corr_blks</a>                : 32;
<a name="l07635"></a>07635 <span class="preprocessor">#endif</span>
<a name="l07636"></a>07636 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a60a3f818d328ed08369f13c8253774b1">s</a>;
<a name="l07637"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a8d09db5231491ae36fc3514433842497">07637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html">cvmx_bgxx_spux_fec_corr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a8d09db5231491ae36fc3514433842497">cn73xx</a>;
<a name="l07638"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a7c54f80df85afe6159bc2568ec59c27e">07638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html">cvmx_bgxx_spux_fec_corr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#a7c54f80df85afe6159bc2568ec59c27e">cn78xx</a>;
<a name="l07639"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#ad8e3ca5e37f17f1a5bc94ea3d90ad84f">07639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html">cvmx_bgxx_spux_fec_corr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#ad8e3ca5e37f17f1a5bc94ea3d90ad84f">cn78xxp1</a>;
<a name="l07640"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#afc30f3f3c8587da4712013b7f26cabfd">07640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks01_1_1cvmx__bgxx__spux__fec__corr__blks01__s.html">cvmx_bgxx_spux_fec_corr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html#afc30f3f3c8587da4712013b7f26cabfd">cnf75xx</a>;
<a name="l07641"></a>07641 };
<a name="l07642"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7b6e6dfe57cc34216415d19c1bc56d11">07642</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html" title="cvmx_bgx::_spu::_fec_corr_blks01">cvmx_bgxx_spux_fec_corr_blks01</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks01.html" title="cvmx_bgx::_spu::_fec_corr_blks01">cvmx_bgxx_spux_fec_corr_blks01_t</a>;
<a name="l07643"></a>07643 <span class="comment"></span>
<a name="l07644"></a>07644 <span class="comment">/**</span>
<a name="l07645"></a>07645 <span class="comment"> * cvmx_bgx#_spu#_fec_corr_blks23</span>
<a name="l07646"></a>07646 <span class="comment"> *</span>
<a name="l07647"></a>07647 <span class="comment"> * This register is valid only when the LPCS type is 40GBASE-R</span>
<a name="l07648"></a>07648 <span class="comment"> * (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x4). The FEC corrected-block counters are defined in</span>
<a name="l07649"></a>07649 <span class="comment"> * Std 802.3 section 74.8.4.1. Each corrected-blocks counter increments by 1 for a corrected FEC</span>
<a name="l07650"></a>07650 <span class="comment"> * block, i.e. an FEC block that has been received with invalid parity on the associated PCS lane</span>
<a name="l07651"></a>07651 <span class="comment"> * and has been corrected by the FEC decoder. The counter is reset to all 0s when the register is</span>
<a name="l07652"></a>07652 <span class="comment"> * read, and held at all 1s in case of overflow.</span>
<a name="l07653"></a>07653 <span class="comment"> *</span>
<a name="l07654"></a>07654 <span class="comment"> * The reset operation takes precedence over the increment operation; if the register is read on</span>
<a name="l07655"></a>07655 <span class="comment"> * the same clock cycle as an increment operation, the counter is reset to all 0s and the</span>
<a name="l07656"></a>07656 <span class="comment"> * increment operation is lost. The counters are writable for test purposes, rather than read-</span>
<a name="l07657"></a>07657 <span class="comment"> * only as specified in Std 802.3.</span>
<a name="l07658"></a>07658 <span class="comment"> */</span>
<a name="l07659"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html">07659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html" title="cvmx_bgx::_spu::_fec_corr_blks23">cvmx_bgxx_spux_fec_corr_blks23</a> {
<a name="l07660"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a405d49b7e4020f201b0d2684ca8136e8">07660</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a405d49b7e4020f201b0d2684ca8136e8">u64</a>;
<a name="l07661"></a><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html">07661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html">cvmx_bgxx_spux_fec_corr_blks23_s</a> {
<a name="l07662"></a>07662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07663"></a>07663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html#aecb342e20d70704f9a90cdd4bab8ee81">ln3_corr_blks</a>                : 32; <span class="comment">/**&lt; PCS Lane 3 FEC corrected blocks. Correspond to the Std 802.3</span>
<a name="l07664"></a>07664 <span class="comment">                                                         FEC_corrected_blocks_counter_3 variable (registers 1.306-1.307). */</span>
<a name="l07665"></a>07665     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html#af328a110ba505c2608c502dfbab68bd3">ln2_corr_blks</a>                : 32; <span class="comment">/**&lt; PCS Lane 2 FEC corrected blocks. Correspond to the Std 802.3</span>
<a name="l07666"></a>07666 <span class="comment">                                                         FEC_corrected_blocks_counter_3 variable (registers 1.304-1.305). */</span>
<a name="l07667"></a>07667 <span class="preprocessor">#else</span>
<a name="l07668"></a><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html#af328a110ba505c2608c502dfbab68bd3">07668</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html#af328a110ba505c2608c502dfbab68bd3">ln2_corr_blks</a>                : 32;
<a name="l07669"></a><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html#aecb342e20d70704f9a90cdd4bab8ee81">07669</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html#aecb342e20d70704f9a90cdd4bab8ee81">ln3_corr_blks</a>                : 32;
<a name="l07670"></a>07670 <span class="preprocessor">#endif</span>
<a name="l07671"></a>07671 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a9f0f4523ad95332e19edb9700f0b88db">s</a>;
<a name="l07672"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a3af49d6193d9898c3ae6590f946c8ad2">07672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html">cvmx_bgxx_spux_fec_corr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a3af49d6193d9898c3ae6590f946c8ad2">cn73xx</a>;
<a name="l07673"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#adb4133bf813839826ba6cf4cab97a967">07673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html">cvmx_bgxx_spux_fec_corr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#adb4133bf813839826ba6cf4cab97a967">cn78xx</a>;
<a name="l07674"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a587ce22a271a058a5e1b3419d7d43b53">07674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html">cvmx_bgxx_spux_fec_corr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#a587ce22a271a058a5e1b3419d7d43b53">cn78xxp1</a>;
<a name="l07675"></a><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#aeb402aaeebe1051438de94184caa639d">07675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__corr__blks23_1_1cvmx__bgxx__spux__fec__corr__blks23__s.html">cvmx_bgxx_spux_fec_corr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html#aeb402aaeebe1051438de94184caa639d">cnf75xx</a>;
<a name="l07676"></a>07676 };
<a name="l07677"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7e28fc4e05cd30e32497c2f7c7440b5a">07677</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html" title="cvmx_bgx::_spu::_fec_corr_blks23">cvmx_bgxx_spux_fec_corr_blks23</a> <a class="code" href="unioncvmx__bgxx__spux__fec__corr__blks23.html" title="cvmx_bgx::_spu::_fec_corr_blks23">cvmx_bgxx_spux_fec_corr_blks23_t</a>;
<a name="l07678"></a>07678 <span class="comment"></span>
<a name="l07679"></a>07679 <span class="comment">/**</span>
<a name="l07680"></a>07680 <span class="comment"> * cvmx_bgx#_spu#_fec_uncorr_blks01</span>
<a name="l07681"></a>07681 <span class="comment"> *</span>
<a name="l07682"></a>07682 <span class="comment"> * This register is valid only when the LPCS type is BASE-R</span>
<a name="l07683"></a>07683 <span class="comment"> * (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x3 or 0x4). The FEC corrected-block counters are</span>
<a name="l07684"></a>07684 <span class="comment"> * defined in Std 802.3 section 74.8.4.2. Each uncorrected-blocks counter increments by 1 for an</span>
<a name="l07685"></a>07685 <span class="comment"> * uncorrected FEC block, i.e. an FEC block that has been received with invalid parity on the</span>
<a name="l07686"></a>07686 <span class="comment"> * associated PCS lane and has not been corrected by the FEC decoder. The counter is reset to all</span>
<a name="l07687"></a>07687 <span class="comment"> * 0s when the register is read, and held at all 1s in case of overflow.</span>
<a name="l07688"></a>07688 <span class="comment"> *</span>
<a name="l07689"></a>07689 <span class="comment"> * The reset operation takes precedence over the increment operation; if the register is read on</span>
<a name="l07690"></a>07690 <span class="comment"> * the same clock cycle as an increment operation, the counter is reset to all 0s and the</span>
<a name="l07691"></a>07691 <span class="comment"> * increment operation is lost. The counters are writable for test purposes, rather than read-</span>
<a name="l07692"></a>07692 <span class="comment"> * only as specified in Std 802.3.</span>
<a name="l07693"></a>07693 <span class="comment"> */</span>
<a name="l07694"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html">07694</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html" title="cvmx_bgx::_spu::_fec_uncorr_blks01">cvmx_bgxx_spux_fec_uncorr_blks01</a> {
<a name="l07695"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a388ddc4ded75c1bb2745d947b0996df9">07695</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a388ddc4ded75c1bb2745d947b0996df9">u64</a>;
<a name="l07696"></a><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html">07696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html">cvmx_bgxx_spux_fec_uncorr_blks01_s</a> {
<a name="l07697"></a>07697 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07698"></a>07698 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html#a7ac5b52d319be69240ec0317e10c3a7f">ln1_uncorr_blks</a>              : 32; <span class="comment">/**&lt; PCS Lane 1 FEC corrected blocks.</span>
<a name="l07699"></a>07699 <span class="comment">                                                         * For 10GBASE-R, reserved.</span>
<a name="l07700"></a>07700 <span class="comment">                                                         * For 40GBASE-R, corresponds to the Std 802.3 FEC_uncorrected_blocks_counter_1 variable</span>
<a name="l07701"></a>07701 <span class="comment">                                                         (registers 1.702-1.703). */</span>
<a name="l07702"></a>07702     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html#a6895a569ba9614f4efe6dc190e9a3592">ln0_uncorr_blks</a>              : 32; <span class="comment">/**&lt; PCS Lane 0 FEC uncorrected blocks.</span>
<a name="l07703"></a>07703 <span class="comment">                                                         * For 10GBASE-R, corresponds to the Std 802.3 FEC_uncorrected_blocks_counter variable</span>
<a name="l07704"></a>07704 <span class="comment">                                                         (registers 1.174-1.175).</span>
<a name="l07705"></a>07705 <span class="comment">                                                         * For 40GBASE-R, correspond to the Std 802.3 FEC_uncorrected_blocks_counter_0 variable</span>
<a name="l07706"></a>07706 <span class="comment">                                                         (registers 1.700-1.701). */</span>
<a name="l07707"></a>07707 <span class="preprocessor">#else</span>
<a name="l07708"></a><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html#a6895a569ba9614f4efe6dc190e9a3592">07708</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html#a6895a569ba9614f4efe6dc190e9a3592">ln0_uncorr_blks</a>              : 32;
<a name="l07709"></a><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html#a7ac5b52d319be69240ec0317e10c3a7f">07709</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html#a7ac5b52d319be69240ec0317e10c3a7f">ln1_uncorr_blks</a>              : 32;
<a name="l07710"></a>07710 <span class="preprocessor">#endif</span>
<a name="l07711"></a>07711 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a2f46e0523d0c51c62731bf80e36928db">s</a>;
<a name="l07712"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a6f2a39480c870133f927b148745df166">07712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html">cvmx_bgxx_spux_fec_uncorr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a6f2a39480c870133f927b148745df166">cn73xx</a>;
<a name="l07713"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a76b7f6e2755beb645a26630123ba086a">07713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html">cvmx_bgxx_spux_fec_uncorr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a76b7f6e2755beb645a26630123ba086a">cn78xx</a>;
<a name="l07714"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#ace2f501320dfe80101fc398decef6a59">07714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html">cvmx_bgxx_spux_fec_uncorr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#ace2f501320dfe80101fc398decef6a59">cn78xxp1</a>;
<a name="l07715"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a823f0a149c8d7cdb145d5d450fd9ff1a">07715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks01_1_1cvmx__bgxx__spux__fec__uncorr__blks01__s.html">cvmx_bgxx_spux_fec_uncorr_blks01_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html#a823f0a149c8d7cdb145d5d450fd9ff1a">cnf75xx</a>;
<a name="l07716"></a>07716 };
<a name="l07717"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aeabb0221db52ee7d2d32aaaf55a3e2ea">07717</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html" title="cvmx_bgx::_spu::_fec_uncorr_blks01">cvmx_bgxx_spux_fec_uncorr_blks01</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks01.html" title="cvmx_bgx::_spu::_fec_uncorr_blks01">cvmx_bgxx_spux_fec_uncorr_blks01_t</a>;
<a name="l07718"></a>07718 <span class="comment"></span>
<a name="l07719"></a>07719 <span class="comment">/**</span>
<a name="l07720"></a>07720 <span class="comment"> * cvmx_bgx#_spu#_fec_uncorr_blks23</span>
<a name="l07721"></a>07721 <span class="comment"> *</span>
<a name="l07722"></a>07722 <span class="comment"> * This register is valid only when the LPCS type is 40GBASE-R</span>
<a name="l07723"></a>07723 <span class="comment"> * (BGX()_CMR()_CONFIG[LMAC_TYPE] = 0x4). The FEC uncorrected-block counters are defined</span>
<a name="l07724"></a>07724 <span class="comment"> * in Std 802.3 section 74.8.4.2. Each corrected-blocks counter increments by 1 for an</span>
<a name="l07725"></a>07725 <span class="comment"> * uncorrected FEC block, i.e. an FEC block that has been received with invalid parity on the</span>
<a name="l07726"></a>07726 <span class="comment"> * associated PCS lane and has not been corrected by the FEC decoder. The counter is reset to all</span>
<a name="l07727"></a>07727 <span class="comment"> * 0s when the register is read, and held at all 1s in case of overflow.</span>
<a name="l07728"></a>07728 <span class="comment"> *</span>
<a name="l07729"></a>07729 <span class="comment"> * The reset operation takes precedence over the increment operation; if the register is read on</span>
<a name="l07730"></a>07730 <span class="comment"> * the same clock cycle as an increment operation, the counter is reset to all 0s and the</span>
<a name="l07731"></a>07731 <span class="comment"> * increment operation is lost. The counters are writable for test purposes, rather than read-</span>
<a name="l07732"></a>07732 <span class="comment"> * only as specified in Std 802.3.</span>
<a name="l07733"></a>07733 <span class="comment"> */</span>
<a name="l07734"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html">07734</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html" title="cvmx_bgx::_spu::_fec_uncorr_blks23">cvmx_bgxx_spux_fec_uncorr_blks23</a> {
<a name="l07735"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a9cb264e69a8764e9781dd5ac0aadbd77">07735</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a9cb264e69a8764e9781dd5ac0aadbd77">u64</a>;
<a name="l07736"></a><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html">07736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html">cvmx_bgxx_spux_fec_uncorr_blks23_s</a> {
<a name="l07737"></a>07737 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07738"></a>07738 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html#a951064bd9f24fb4cd5f9b19decff709c">ln3_uncorr_blks</a>              : 32; <span class="comment">/**&lt; PCS Lane 3 FEC uncorrected blocks. Corresponds to the Std 802.3</span>
<a name="l07739"></a>07739 <span class="comment">                                                         FEC_uncorrected_blocks_counter_3 variable (registers 1.706-1.707). */</span>
<a name="l07740"></a>07740     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html#a2bafbc339de3dc8265c3ea1c724627f9">ln2_uncorr_blks</a>              : 32; <span class="comment">/**&lt; PCS Lane 2 FEC uncorrected blocks. Corresponds to the Std 802.3</span>
<a name="l07741"></a>07741 <span class="comment">                                                         FEC_uncorrected_blocks_counter_3 variable (registers 1.704-1.705). */</span>
<a name="l07742"></a>07742 <span class="preprocessor">#else</span>
<a name="l07743"></a><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html#a2bafbc339de3dc8265c3ea1c724627f9">07743</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html#a2bafbc339de3dc8265c3ea1c724627f9">ln2_uncorr_blks</a>              : 32;
<a name="l07744"></a><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html#a951064bd9f24fb4cd5f9b19decff709c">07744</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html#a951064bd9f24fb4cd5f9b19decff709c">ln3_uncorr_blks</a>              : 32;
<a name="l07745"></a>07745 <span class="preprocessor">#endif</span>
<a name="l07746"></a>07746 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a6a957a1e9751caa7e1316f44ef780b48">s</a>;
<a name="l07747"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a816f53f22662d9bf8aaddb9da1b6bda1">07747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html">cvmx_bgxx_spux_fec_uncorr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a816f53f22662d9bf8aaddb9da1b6bda1">cn73xx</a>;
<a name="l07748"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a3b6339a3b3fd34d2ed6e3059a23fe237">07748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html">cvmx_bgxx_spux_fec_uncorr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a3b6339a3b3fd34d2ed6e3059a23fe237">cn78xx</a>;
<a name="l07749"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a44d7f9fa96a989feb8299ec8ed4ceba2">07749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html">cvmx_bgxx_spux_fec_uncorr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#a44d7f9fa96a989feb8299ec8ed4ceba2">cn78xxp1</a>;
<a name="l07750"></a><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#aa710a265fdd96b6af38ef78c6b41dea7">07750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__fec__uncorr__blks23_1_1cvmx__bgxx__spux__fec__uncorr__blks23__s.html">cvmx_bgxx_spux_fec_uncorr_blks23_s</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html#aa710a265fdd96b6af38ef78c6b41dea7">cnf75xx</a>;
<a name="l07751"></a>07751 };
<a name="l07752"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a5cad04f30659d1830b02fd2441215601">07752</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html" title="cvmx_bgx::_spu::_fec_uncorr_blks23">cvmx_bgxx_spux_fec_uncorr_blks23</a> <a class="code" href="unioncvmx__bgxx__spux__fec__uncorr__blks23.html" title="cvmx_bgx::_spu::_fec_uncorr_blks23">cvmx_bgxx_spux_fec_uncorr_blks23_t</a>;
<a name="l07753"></a>07753 <span class="comment"></span>
<a name="l07754"></a>07754 <span class="comment">/**</span>
<a name="l07755"></a>07755 <span class="comment"> * cvmx_bgx#_spu#_int</span>
<a name="l07756"></a>07756 <span class="comment"> */</span>
<a name="l07757"></a><a class="code" href="unioncvmx__bgxx__spux__int.html">07757</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__int.html" title="cvmx_bgx::_spu::_int">cvmx_bgxx_spux_int</a> {
<a name="l07758"></a><a class="code" href="unioncvmx__bgxx__spux__int.html#ab4077806c0409ecccef5c8843a75e41a">07758</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__int.html#ab4077806c0409ecccef5c8843a75e41a">u64</a>;
<a name="l07759"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html">07759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html">cvmx_bgxx_spux_int_s</a> {
<a name="l07760"></a>07760 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07761"></a>07761 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aa47435308a32ae6bfc1c013010d36223">reserved_15_63</a>               : 49;
<a name="l07762"></a>07762     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aed3cc3b41239d4fdceb9fc29442fe9e0">training_failure</a>             : 1;  <span class="comment">/**&lt; BASE-R PMD training failure. Set when BASE-R PMD link training has failed on the 10GBASE-R</span>
<a name="l07763"></a>07763 <span class="comment">                                                         lane or any 40GBASE-R lane. Valid if the LPCS type selected by</span>
<a name="l07764"></a>07764 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE] is 10GBASE-R or 40GBASE-R and</span>
<a name="l07765"></a>07765 <span class="comment">                                                         BGX()_SPU()_BR_PMD_CONTROL[TRAIN_EN] is 1, and never set otherwise. */</span>
<a name="l07766"></a>07766     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a3cfe89e4e580fd36be6b5290a54f0679">training_done</a>                : 1;  <span class="comment">/**&lt; BASE-R PMD training done. Set when the 10GBASE-R lane or all 40GBASE-R lanes have</span>
<a name="l07767"></a>07767 <span class="comment">                                                         successfully completed BASE-R PMD link training. Valid if the LPCS type selected by</span>
<a name="l07768"></a>07768 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE] is 10GBASE-R or 40GBASE-R and</span>
<a name="l07769"></a>07769 <span class="comment">                                                         BGX()_SPU()_BR_PMD_CONTROL[TRAIN_EN] is 1, and never set otherwise. */</span>
<a name="l07770"></a>07770     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#adba3d1e1652595f56ab535e9ac53c5be">an_complete</a>                  : 1;  <span class="comment">/**&lt; Autonegotiation complete. Set when BGX()_SPU()_AN_STATUS[AN_COMPLETE] is set,</span>
<a name="l07771"></a>07771 <span class="comment">                                                         indicating that the autonegotiation process has been completed and the link is up and</span>
<a name="l07772"></a>07772 <span class="comment">                                                         running using the negotiated highest common denominator (HCD) technology. */</span>
<a name="l07773"></a>07773     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a738878afd2659f909884cefdf5ef5b3f">an_link_good</a>                 : 1;  <span class="comment">/**&lt; Autonegotiation link good. Set when the an_link_good variable is set as defined in</span>
<a name="l07774"></a>07774 <span class="comment">                                                         802.3-2008 Figure 73-11, indicating that autonegotiation has completed. */</span>
<a name="l07775"></a>07775     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a6d5b91b2766f4fa53c8e1853de34da6b">an_page_rx</a>                   : 1;  <span class="comment">/**&lt; Autonegotiation page received. This bit is set along with</span>
<a name="l07776"></a>07776 <span class="comment">                                                         BGX()_SPU()_AN_STATUS[PAGE_RX] when a new page has been received and stored in</span>
<a name="l07777"></a>07777 <span class="comment">                                                         BGX()_SPU()_AN_LP_BASE or BGX()_SPU()_AN_LP_XNP. */</span>
<a name="l07778"></a>07778     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aadd3e14113b6c57ac0b677a51f8c672f">fec_uncorr</a>                   : 1;  <span class="comment">/**&lt; Uncorrectable FEC error. Set when an FEC block with an uncorrectable error is received on</span>
<a name="l07779"></a>07779 <span class="comment">                                                         the 10GBASE-R lane or any 40GBASE-R lane. Valid if the LPCS type selected by</span>
<a name="l07780"></a>07780 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE] is 10GBASE-R or 40GBASE-R, and never set otherwise. */</span>
<a name="l07781"></a>07781     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#ad40b826d10e205004c1a0a0f449f6d36">fec_corr</a>                     : 1;  <span class="comment">/**&lt; Correctable FEC error. Set when an FEC block with a correctable error is received on the</span>
<a name="l07782"></a>07782 <span class="comment">                                                         10GBASE-R lane or any 40GBASE-R lane. Valid if the LPCS type selected by</span>
<a name="l07783"></a>07783 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE] is 10GBASE-R or 40GBASE-R, and never set otherwise. */</span>
<a name="l07784"></a>07784     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#afa8ec3353070ec0764a2952ad55ae6f3">bip_err</a>                      : 1;  <span class="comment">/**&lt; 40GBASE-R bit interleaved parity error. Set when a BIP error is detected on any lane.</span>
<a name="l07785"></a>07785 <span class="comment">                                                         Valid if the LPCS type selected by BGX()_CMR()_CONFIG[LMAC_TYPE] is 40GBASE-R, and</span>
<a name="l07786"></a>07786 <span class="comment">                                                         never set otherwise. */</span>
<a name="l07787"></a>07787     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a6f71df9bf49a7c34598d81fb77e5c8fc">dbg_sync</a>                     : 1;  <span class="comment">/**&lt; Sync failure debug. This interrupt is provided for link problem debugging help. It is set</span>
<a name="l07788"></a>07788 <span class="comment">                                                         as follows based on the LPCS type selected by BGX()_CMR()_CONFIG[LMAC_TYPE], and</span>
<a name="l07789"></a>07789 <span class="comment">                                                         whether FEC is enabled or disabled by BGX()_SPU()_FEC_CONTROL[FEC_EN]:</span>
<a name="l07790"></a>07790 <span class="comment">                                                         * XAUI or RXAUI: Set when any lane&apos;s PCS synchronization state transitions from</span>
<a name="l07791"></a>07791 <span class="comment">                                                         SYNC_ACQUIRED_1 to SYNC_ACQUIRED_2 (see 802.3-2008 Figure 48-7).</span>
<a name="l07792"></a>07792 <span class="comment">                                                         * 10GBASE-R or 40GBASE-R with FEC disabled: Set when sh_invalid_cnt increments to 1 while</span>
<a name="l07793"></a>07793 <span class="comment">                                                         BLOCK_LOCK is 1 (see 802.3-2008 Figure 49-12 and 802.3ba-2010 Figure 82-20).</span>
<a name="l07794"></a>07794 <span class="comment">                                                         * 10GBASE-R or 40GBASE-R with FEC enabled: Set when parity_invalid_cnt increments to 1</span>
<a name="l07795"></a>07795 <span class="comment">                                                         while fec_block_lock is 1 (see 802.3-2008 Figure 74-8). */</span>
<a name="l07796"></a>07796     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a06414101666f690f7dc1bbb7bdfa90f1">algnlos</a>                      : 1;  <span class="comment">/**&lt; Loss of lane alignment. Set when lane-to-lane alignment is lost. This is only valid if the</span>
<a name="l07797"></a>07797 <span class="comment">                                                         logical PCS is a multilane type (i.e. XAUI, RXAUI or 40GBASE-R is selected by</span>
<a name="l07798"></a>07798 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE]), and is never set otherwise. */</span>
<a name="l07799"></a>07799     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a3ee53570447a6539a9777cf481350f34">synlos</a>                       : 1;  <span class="comment">/**&lt; Loss of lane sync. Lane code-group or block synchronization is lost on one or more lanes</span>
<a name="l07800"></a>07800 <span class="comment">                                                         associated with the LMAC/LPCS. Set as follows based on the LPCS type selected by</span>
<a name="l07801"></a>07801 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE], and whether FEC is enabled or disabled by</span>
<a name="l07802"></a>07802 <span class="comment">                                                         BGX()_SPU()_FEC_CONTROL[FEC_EN]:</span>
<a name="l07803"></a>07803 <span class="comment">                                                         * XAUI or RXAUI: Set when any lane&apos;s PCS synchronization state transitions to LOSS_OF_SYNC</span>
<a name="l07804"></a>07804 <span class="comment">                                                         (see 802.3-2008 Figure 48-7)</span>
<a name="l07805"></a>07805 <span class="comment">                                                         * 10GBASE-R or 40GBASE-R with FEC disabled: set when the BLOCK_LOCK variable is cleared on</span>
<a name="l07806"></a>07806 <span class="comment">                                                         the 10G lane or any 40G lane (see 802.3-2008 Figure 49-12 and 802.3ba-2010 Figure 82-20).</span>
<a name="l07807"></a>07807 <span class="comment">                                                         * 10GBASE-R or 40GBASE-R with FEC enabled: set when the fec_block_lock variable is cleared</span>
<a name="l07808"></a>07808 <span class="comment">                                                         on the 10G lane or any 40G lane (see 802.3-2008 Figure 74-8). */</span>
<a name="l07809"></a>07809     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a4669370caa2dba6c9fbd100e1b3a69c4">bitlckls</a>                     : 1;  <span class="comment">/**&lt; Bit lock lost on one or more lanes associated with the LMAC/LPCS. */</span>
<a name="l07810"></a>07810     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a33ad6ed4a2522e3e07fa87b3389ee587">err_blk</a>                      : 1;  <span class="comment">/**&lt; Errored block received. Set when an errored BASE-R block is received as described for</span>
<a name="l07811"></a>07811 <span class="comment">                                                         BGX()_SPU()_BR_STATUS2[ERR_BLKS]. Valid if the LPCS type selected by</span>
<a name="l07812"></a>07812 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE] is 10GBASE-R or 40GBASE-R, and never set otherwise. */</span>
<a name="l07813"></a>07813     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a51222fc84b51d4a5923e275a63862cb9">rx_link_down</a>                 : 1;  <span class="comment">/**&lt; Set when the receive link goes down, which is the same condition that sets</span>
<a name="l07814"></a>07814 <span class="comment">                                                         BGX()_SPU()_STATUS2[RCVFLT]. */</span>
<a name="l07815"></a>07815     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a728eefded1a7953b70c219e1cc46e35b">rx_link_up</a>                   : 1;  <span class="comment">/**&lt; Set when the receive link comes up, which is the same condition that allows the setting of</span>
<a name="l07816"></a>07816 <span class="comment">                                                         BGX()_SPU()_STATUS1[RCV_LNK]. */</span>
<a name="l07817"></a>07817 <span class="preprocessor">#else</span>
<a name="l07818"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a728eefded1a7953b70c219e1cc46e35b">07818</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a728eefded1a7953b70c219e1cc46e35b">rx_link_up</a>                   : 1;
<a name="l07819"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a51222fc84b51d4a5923e275a63862cb9">07819</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a51222fc84b51d4a5923e275a63862cb9">rx_link_down</a>                 : 1;
<a name="l07820"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a33ad6ed4a2522e3e07fa87b3389ee587">07820</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a33ad6ed4a2522e3e07fa87b3389ee587">err_blk</a>                      : 1;
<a name="l07821"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a4669370caa2dba6c9fbd100e1b3a69c4">07821</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a4669370caa2dba6c9fbd100e1b3a69c4">bitlckls</a>                     : 1;
<a name="l07822"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a3ee53570447a6539a9777cf481350f34">07822</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a3ee53570447a6539a9777cf481350f34">synlos</a>                       : 1;
<a name="l07823"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a06414101666f690f7dc1bbb7bdfa90f1">07823</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a06414101666f690f7dc1bbb7bdfa90f1">algnlos</a>                      : 1;
<a name="l07824"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a6f71df9bf49a7c34598d81fb77e5c8fc">07824</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a6f71df9bf49a7c34598d81fb77e5c8fc">dbg_sync</a>                     : 1;
<a name="l07825"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#afa8ec3353070ec0764a2952ad55ae6f3">07825</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#afa8ec3353070ec0764a2952ad55ae6f3">bip_err</a>                      : 1;
<a name="l07826"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#ad40b826d10e205004c1a0a0f449f6d36">07826</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#ad40b826d10e205004c1a0a0f449f6d36">fec_corr</a>                     : 1;
<a name="l07827"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aadd3e14113b6c57ac0b677a51f8c672f">07827</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aadd3e14113b6c57ac0b677a51f8c672f">fec_uncorr</a>                   : 1;
<a name="l07828"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a6d5b91b2766f4fa53c8e1853de34da6b">07828</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a6d5b91b2766f4fa53c8e1853de34da6b">an_page_rx</a>                   : 1;
<a name="l07829"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a738878afd2659f909884cefdf5ef5b3f">07829</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a738878afd2659f909884cefdf5ef5b3f">an_link_good</a>                 : 1;
<a name="l07830"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#adba3d1e1652595f56ab535e9ac53c5be">07830</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#adba3d1e1652595f56ab535e9ac53c5be">an_complete</a>                  : 1;
<a name="l07831"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a3cfe89e4e580fd36be6b5290a54f0679">07831</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#a3cfe89e4e580fd36be6b5290a54f0679">training_done</a>                : 1;
<a name="l07832"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aed3cc3b41239d4fdceb9fc29442fe9e0">07832</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aed3cc3b41239d4fdceb9fc29442fe9e0">training_failure</a>             : 1;
<a name="l07833"></a><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aa47435308a32ae6bfc1c013010d36223">07833</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html#aa47435308a32ae6bfc1c013010d36223">reserved_15_63</a>               : 49;
<a name="l07834"></a>07834 <span class="preprocessor">#endif</span>
<a name="l07835"></a>07835 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__int.html#a259cba1e70e2e0a24844879aacf7d0ed">s</a>;
<a name="l07836"></a><a class="code" href="unioncvmx__bgxx__spux__int.html#af1868799dd9bc4ca242d622abcc942e3">07836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html">cvmx_bgxx_spux_int_s</a>           <a class="code" href="unioncvmx__bgxx__spux__int.html#af1868799dd9bc4ca242d622abcc942e3">cn73xx</a>;
<a name="l07837"></a><a class="code" href="unioncvmx__bgxx__spux__int.html#a6ed3376fcbf3196b916a7630c5606d91">07837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html">cvmx_bgxx_spux_int_s</a>           <a class="code" href="unioncvmx__bgxx__spux__int.html#a6ed3376fcbf3196b916a7630c5606d91">cn78xx</a>;
<a name="l07838"></a><a class="code" href="unioncvmx__bgxx__spux__int.html#a487e8ccaf76dc9ea921a97a870c7b042">07838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html">cvmx_bgxx_spux_int_s</a>           <a class="code" href="unioncvmx__bgxx__spux__int.html#a487e8ccaf76dc9ea921a97a870c7b042">cn78xxp1</a>;
<a name="l07839"></a><a class="code" href="unioncvmx__bgxx__spux__int.html#a92b850927420fc0aab1f67daa2591e3d">07839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__int_1_1cvmx__bgxx__spux__int__s.html">cvmx_bgxx_spux_int_s</a>           <a class="code" href="unioncvmx__bgxx__spux__int.html#a92b850927420fc0aab1f67daa2591e3d">cnf75xx</a>;
<a name="l07840"></a>07840 };
<a name="l07841"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a856db5fb7ce6a7ba4dce8fa5c7629def">07841</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__int.html" title="cvmx_bgx::_spu::_int">cvmx_bgxx_spux_int</a> <a class="code" href="unioncvmx__bgxx__spux__int.html" title="cvmx_bgx::_spu::_int">cvmx_bgxx_spux_int_t</a>;
<a name="l07842"></a>07842 <span class="comment"></span>
<a name="l07843"></a>07843 <span class="comment">/**</span>
<a name="l07844"></a>07844 <span class="comment"> * cvmx_bgx#_spu#_lpcs_states</span>
<a name="l07845"></a>07845 <span class="comment"> */</span>
<a name="l07846"></a><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html">07846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html" title="cvmx_bgx::_spu::_lpcs_states">cvmx_bgxx_spux_lpcs_states</a> {
<a name="l07847"></a><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#a7eaf4f262d71bfd5190b29b7824b52ce">07847</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#a7eaf4f262d71bfd5190b29b7824b52ce">u64</a>;
<a name="l07848"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html">07848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html">cvmx_bgxx_spux_lpcs_states_s</a> {
<a name="l07849"></a>07849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07850"></a>07850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a7cc92292c8d288ddbe87268abe5d380d">reserved_15_63</a>               : 49;
<a name="l07851"></a>07851     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a4aadf6cc3d257506b7837b3b67cff0df">br_rx_sm</a>                     : 3;  <span class="comment">/**&lt; BASE-R receive state machine state */</span>
<a name="l07852"></a>07852     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a96440f4afc4a72818a6472e9b448f40b">reserved_10_11</a>               : 2;
<a name="l07853"></a>07853     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a9163a904177e126720f84097c79db6fa">bx_rx_sm</a>                     : 2;  <span class="comment">/**&lt; BASE-X receive state machine state */</span>
<a name="l07854"></a>07854     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a30b1496762adc8c140ed7d7115a2a888">deskew_am_found</a>              : 4;  <span class="comment">/**&lt; 40GBASE-R deskew state machine alignment marker found flag per logical PCS lane ID. */</span>
<a name="l07855"></a>07855     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#af16dc3e4ae8ed9d0af1fa25ec9d96805">reserved_3_3</a>                 : 1;
<a name="l07856"></a>07856     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a38e2729f93be6c1bc72fd36b0d69f65d">deskew_sm</a>                    : 3;  <span class="comment">/**&lt; BASE-X and 40GBASE-R deskew state machine state */</span>
<a name="l07857"></a>07857 <span class="preprocessor">#else</span>
<a name="l07858"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a38e2729f93be6c1bc72fd36b0d69f65d">07858</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a38e2729f93be6c1bc72fd36b0d69f65d">deskew_sm</a>                    : 3;
<a name="l07859"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#af16dc3e4ae8ed9d0af1fa25ec9d96805">07859</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#af16dc3e4ae8ed9d0af1fa25ec9d96805">reserved_3_3</a>                 : 1;
<a name="l07860"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a30b1496762adc8c140ed7d7115a2a888">07860</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a30b1496762adc8c140ed7d7115a2a888">deskew_am_found</a>              : 4;
<a name="l07861"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a9163a904177e126720f84097c79db6fa">07861</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a9163a904177e126720f84097c79db6fa">bx_rx_sm</a>                     : 2;
<a name="l07862"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a96440f4afc4a72818a6472e9b448f40b">07862</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a96440f4afc4a72818a6472e9b448f40b">reserved_10_11</a>               : 2;
<a name="l07863"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a4aadf6cc3d257506b7837b3b67cff0df">07863</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a4aadf6cc3d257506b7837b3b67cff0df">br_rx_sm</a>                     : 3;
<a name="l07864"></a><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a7cc92292c8d288ddbe87268abe5d380d">07864</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html#a7cc92292c8d288ddbe87268abe5d380d">reserved_15_63</a>               : 49;
<a name="l07865"></a>07865 <span class="preprocessor">#endif</span>
<a name="l07866"></a>07866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#aa0c8bfb24e178d50b288774d103dfe17">s</a>;
<a name="l07867"></a><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#a66eb5c28ce2811a241ade59d60270d90">07867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html">cvmx_bgxx_spux_lpcs_states_s</a>   <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#a66eb5c28ce2811a241ade59d60270d90">cn73xx</a>;
<a name="l07868"></a><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#adf1a6ab2cf9dca9bf963167852514866">07868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html">cvmx_bgxx_spux_lpcs_states_s</a>   <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#adf1a6ab2cf9dca9bf963167852514866">cn78xx</a>;
<a name="l07869"></a><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#a794733001b5bceb2e149550b6d1349cf">07869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html">cvmx_bgxx_spux_lpcs_states_s</a>   <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#a794733001b5bceb2e149550b6d1349cf">cn78xxp1</a>;
<a name="l07870"></a><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#af816b95090e2c482f9cc7e1348b78289">07870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__lpcs__states_1_1cvmx__bgxx__spux__lpcs__states__s.html">cvmx_bgxx_spux_lpcs_states_s</a>   <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html#af816b95090e2c482f9cc7e1348b78289">cnf75xx</a>;
<a name="l07871"></a>07871 };
<a name="l07872"></a><a class="code" href="cvmx-bgxx-defs_8h.html#acc680fd1f67b7ba595dbe309eab3e46c">07872</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html" title="cvmx_bgx::_spu::_lpcs_states">cvmx_bgxx_spux_lpcs_states</a> <a class="code" href="unioncvmx__bgxx__spux__lpcs__states.html" title="cvmx_bgx::_spu::_lpcs_states">cvmx_bgxx_spux_lpcs_states_t</a>;
<a name="l07873"></a>07873 <span class="comment"></span>
<a name="l07874"></a>07874 <span class="comment">/**</span>
<a name="l07875"></a>07875 <span class="comment"> * cvmx_bgx#_spu#_misc_control</span>
<a name="l07876"></a>07876 <span class="comment"> *</span>
<a name="l07877"></a>07877 <span class="comment"> * &quot;* RX logical PCS lane polarity vector &lt;3:0&gt; = [XOR_RXPLRT]&lt;3:0&gt; ^ [4[[RXPLRT]]].</span>
<a name="l07878"></a>07878 <span class="comment"> *  * TX logical PCS lane polarity vector &lt;3:0&gt; = [XOR_TXPLRT]&lt;3:0&gt; ^ [4[[TXPLRT]]].</span>
<a name="l07879"></a>07879 <span class="comment"> *</span>
<a name="l07880"></a>07880 <span class="comment"> *  In short, keep [RXPLRT] and [TXPLRT] cleared, and use [XOR_RXPLRT] and [XOR_TXPLRT] fields to</span>
<a name="l07881"></a>07881 <span class="comment"> *  define</span>
<a name="l07882"></a>07882 <span class="comment"> *  the polarity per logical PCS lane. Only bit 0 of vector is used for 10GBASE-R, and only bits</span>
<a name="l07883"></a>07883 <span class="comment"> * - 1:0 of vector are used for RXAUI.&quot;</span>
<a name="l07884"></a>07884 <span class="comment"> */</span>
<a name="l07885"></a><a class="code" href="unioncvmx__bgxx__spux__misc__control.html">07885</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__misc__control.html" title="cvmx_bgx::_spu::_misc_control">cvmx_bgxx_spux_misc_control</a> {
<a name="l07886"></a><a class="code" href="unioncvmx__bgxx__spux__misc__control.html#aebeb40d856213959d937e697ba594883">07886</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__misc__control.html#aebeb40d856213959d937e697ba594883">u64</a>;
<a name="l07887"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html">07887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html">cvmx_bgxx_spux_misc_control_s</a> {
<a name="l07888"></a>07888 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07889"></a>07889 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a26dc3f38cd8b211d380cc9143296da67">reserved_13_63</a>               : 51;
<a name="l07890"></a>07890     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a758a669e52dbc67f55882c01de3adff2">rx_packet_dis</a>                : 1;  <span class="comment">/**&lt; Receive packet disable. Software can set or clear this bit at any time to gracefully</span>
<a name="l07891"></a>07891 <span class="comment">                                                         disable or re-enable packet reception by the LPCS. If this bit is set while a packet is</span>
<a name="l07892"></a>07892 <span class="comment">                                                         being received, the packet is completed and all subsequent received packets are discarded</span>
<a name="l07893"></a>07893 <span class="comment">                                                         by the LPCS. Similarly, if this bit is cleared while a received packet is being discarded,</span>
<a name="l07894"></a>07894 <span class="comment">                                                         packet reception resumes after the current packet is fully discarded. When set for a</span>
<a name="l07895"></a>07895 <span class="comment">                                                         40GBASE-R or 10GBASE-R LMAC/LPCS type (selected by BGX()_CMR()_CONFIG[LMAC_TYPE]),</span>
<a name="l07896"></a>07896 <span class="comment">                                                         received errors and faults will be ignored while receive packets are discarded; idles will</span>
<a name="l07897"></a>07897 <span class="comment">                                                         be sent to the MAC layer (SMU) and the errored blocks counter</span>
<a name="l07898"></a>07898 <span class="comment">                                                         (BGX()_SPU()_BR_STATUS2[ERR_BLKS]) will not increment. */</span>
<a name="l07899"></a>07899     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ae1d2926f77565db4f682fd9eb26d9d44">skip_after_term</a>              : 1;  <span class="comment">/**&lt; Enable sending of idle skip after terminate. This bit is meaningful when the logical PCS</span>
<a name="l07900"></a>07900 <span class="comment">                                                         type is XAUI or RXAUI (selected by BGX()_CMR()_CONFIG[LMAC_TYPE]), and has no</span>
<a name="l07901"></a>07901 <span class="comment">                                                         effect otherwise. When set, the LMAC/LPCS transmits more idle skip columns for clock</span>
<a name="l07902"></a>07902 <span class="comment">                                                         compensation. Typically set in HiGig/HiGig2 modes; clear otherwise. This field can be set</span>
<a name="l07903"></a>07903 <span class="comment">                                                         to ensure sufficient density of XAUI idle skip (||R||) columns with a small transmit</span>
<a name="l07904"></a>07904 <span class="comment">                                                         inter-frame gap (IFG) in order to allow the link partner&apos;s receiver to delete ||R</span>
<a name="l07905"></a>07905 <span class="comment">                                                         columns as needed for clock rate compensation. It is usually set when the LMAC&apos;s transmit</span>
<a name="l07906"></a>07906 <span class="comment">                                                         IFG is set to 8 bytes in HiGig/HiGig2 modes (i.e. BGX()_SMU()_TX_IFG[IFG1] +</span>
<a name="l07907"></a>07907 <span class="comment">                                                         BGX()_SMU()_TX_IFG[IFG2] = 8), and should be cleared when the transmit IFG is</span>
<a name="l07908"></a>07908 <span class="comment">                                                         greater than 8 bytes. When this bit is set, the SPU will send an ||R|| column after a</span>
<a name="l07909"></a>07909 <span class="comment">                                                         ||T0|| column (terminate in lane 0) if no ||R|| was sent in the previous IFG. This is a</span>
<a name="l07910"></a>07910 <span class="comment">                                                         minor deviation from the functionality specified in 802.3-2008 Figure 48-6 (PCS transmit</span>
<a name="l07911"></a>07911 <span class="comment">                                                         source state diagram), whereby the state will transition directly from SEND_DATA to</span>
<a name="l07912"></a>07912 <span class="comment">                                                         SEND_RANDOM_R after ||T0|| if no ||R|| was transmitted in the previous IFG. Sending ||R</span>
<a name="l07913"></a>07913 <span class="comment">                                                         after ||T0|| only (and not ||T1||, |T2|| or ||T3||) ensures that the check_end function at</span>
<a name="l07914"></a>07914 <span class="comment">                                                         the receiving end, as defined in 802.3-2008 sub-clause 48.2.6.1.4, does not detect an</span>
<a name="l07915"></a>07915 <span class="comment">                                                         error due to this functional change. When this bit is clear, the LMAC will fully conform</span>
<a name="l07916"></a>07916 <span class="comment">                                                         to the functionality specified in Figure 48-6. */</span>
<a name="l07917"></a>07917     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ab22ef44df5a595af60e6c5f78a833499">intlv_rdisp</a>                  : 1;  <span class="comment">/**&lt; RXAUI interleaved running disparity. This bit is meaningful when the logical PCS type is</span>
<a name="l07918"></a>07918 <span class="comment">                                                         RXAUI (BGX()_CMR()_CONFIG[LMAC_TYPE] = RXAUI), and has no effect otherwise. It</span>
<a name="l07919"></a>07919 <span class="comment">                                                         selects which disparity calculation to use when combining or splitting the RXAUI lanes, as</span>
<a name="l07920"></a>07920 <span class="comment">                                                         follows:</span>
<a name="l07921"></a>07921 <span class="comment">                                                         _ 0 = Common running disparity. Common running disparity is computed for even</span>
<a name="l07922"></a>07922 <span class="comment">                                                         and odd code-groups of an RXAUI lane, i.e. interleave lanes before PCS layer as</span>
<a name="l07923"></a>07923 <span class="comment">                                                         described in the Dune Networks/Broadcom RXAUI v2.1 specification. This obeys</span>
<a name="l07924"></a>07924 <span class="comment">                                                         6.25GHz SerDes disparity.</span>
<a name="l07925"></a>07925 <span class="comment">                                                         _ 1 = Interleaved running disparity: Running disparity is computed separately for even and</span>
<a name="l07926"></a>07926 <span class="comment">                                                         odd code-groups of an RXAUI lane, i.e. interleave lanes after PCS layer as described in</span>
<a name="l07927"></a>07927 <span class="comment">                                                         the Marvell RXAUI Interface specification. This does not obey 6.25GHz SerDes disparity. */</span>
<a name="l07928"></a>07928     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a2d40123e8700feb4613a6c8d16ffd96c">xor_rxplrt</a>                   : 4;  <span class="comment">/**&lt; RX polarity control per logical PCS lane */</span>
<a name="l07929"></a>07929     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ac0d7d4a28014cb56240f22cec7c4bc98">xor_txplrt</a>                   : 4;  <span class="comment">/**&lt; TX polarity control per logical PCS lane */</span>
<a name="l07930"></a>07930     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ac4241b889eb76e7ef8575f73b9b4b314">rxplrt</a>                       : 1;  <span class="comment">/**&lt; Receive polarity. 1 = inverted polarity, 0 = normal polarity. */</span>
<a name="l07931"></a>07931     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a6f0de5186e12407321bb696d96099801">txplrt</a>                       : 1;  <span class="comment">/**&lt; Transmit polarity. 1 = inverted polarity, 0 = normal polarity. */</span>
<a name="l07932"></a>07932 <span class="preprocessor">#else</span>
<a name="l07933"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a6f0de5186e12407321bb696d96099801">07933</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a6f0de5186e12407321bb696d96099801">txplrt</a>                       : 1;
<a name="l07934"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ac4241b889eb76e7ef8575f73b9b4b314">07934</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ac4241b889eb76e7ef8575f73b9b4b314">rxplrt</a>                       : 1;
<a name="l07935"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ac0d7d4a28014cb56240f22cec7c4bc98">07935</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ac0d7d4a28014cb56240f22cec7c4bc98">xor_txplrt</a>                   : 4;
<a name="l07936"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a2d40123e8700feb4613a6c8d16ffd96c">07936</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a2d40123e8700feb4613a6c8d16ffd96c">xor_rxplrt</a>                   : 4;
<a name="l07937"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ab22ef44df5a595af60e6c5f78a833499">07937</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ab22ef44df5a595af60e6c5f78a833499">intlv_rdisp</a>                  : 1;
<a name="l07938"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ae1d2926f77565db4f682fd9eb26d9d44">07938</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#ae1d2926f77565db4f682fd9eb26d9d44">skip_after_term</a>              : 1;
<a name="l07939"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a758a669e52dbc67f55882c01de3adff2">07939</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a758a669e52dbc67f55882c01de3adff2">rx_packet_dis</a>                : 1;
<a name="l07940"></a><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a26dc3f38cd8b211d380cc9143296da67">07940</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html#a26dc3f38cd8b211d380cc9143296da67">reserved_13_63</a>               : 51;
<a name="l07941"></a>07941 <span class="preprocessor">#endif</span>
<a name="l07942"></a>07942 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__misc__control.html#ad2f0a9dd807ba6f73762c5c0c12635af">s</a>;
<a name="l07943"></a><a class="code" href="unioncvmx__bgxx__spux__misc__control.html#af4b9ec9d1ed68b65b15b0bf94aa5187b">07943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html">cvmx_bgxx_spux_misc_control_s</a>  <a class="code" href="unioncvmx__bgxx__spux__misc__control.html#af4b9ec9d1ed68b65b15b0bf94aa5187b">cn73xx</a>;
<a name="l07944"></a><a class="code" href="unioncvmx__bgxx__spux__misc__control.html#acdfffb12a05ba6ecb0d732c2f47b3044">07944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html">cvmx_bgxx_spux_misc_control_s</a>  <a class="code" href="unioncvmx__bgxx__spux__misc__control.html#acdfffb12a05ba6ecb0d732c2f47b3044">cn78xx</a>;
<a name="l07945"></a><a class="code" href="unioncvmx__bgxx__spux__misc__control.html#a3ed413ad31df32a5af77a28551bb55f6">07945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html">cvmx_bgxx_spux_misc_control_s</a>  <a class="code" href="unioncvmx__bgxx__spux__misc__control.html#a3ed413ad31df32a5af77a28551bb55f6">cn78xxp1</a>;
<a name="l07946"></a><a class="code" href="unioncvmx__bgxx__spux__misc__control.html#a9efcfb4b84bfc94cd148d77c0ec926c4">07946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__misc__control_1_1cvmx__bgxx__spux__misc__control__s.html">cvmx_bgxx_spux_misc_control_s</a>  <a class="code" href="unioncvmx__bgxx__spux__misc__control.html#a9efcfb4b84bfc94cd148d77c0ec926c4">cnf75xx</a>;
<a name="l07947"></a>07947 };
<a name="l07948"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aa886c8fe077087a729fd5ebfe79f09a0">07948</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__misc__control.html" title="cvmx_bgx::_spu::_misc_control">cvmx_bgxx_spux_misc_control</a> <a class="code" href="unioncvmx__bgxx__spux__misc__control.html" title="cvmx_bgx::_spu::_misc_control">cvmx_bgxx_spux_misc_control_t</a>;
<a name="l07949"></a>07949 <span class="comment"></span>
<a name="l07950"></a>07950 <span class="comment">/**</span>
<a name="l07951"></a>07951 <span class="comment"> * cvmx_bgx#_spu#_spd_abil</span>
<a name="l07952"></a>07952 <span class="comment"> */</span>
<a name="l07953"></a><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html">07953</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html" title="cvmx_bgx::_spu::_spd_abil">cvmx_bgxx_spux_spd_abil</a> {
<a name="l07954"></a><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a8813ec3a1af0f976996f8bc03ad54504">07954</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a8813ec3a1af0f976996f8bc03ad54504">u64</a>;
<a name="l07955"></a><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html">07955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html">cvmx_bgxx_spux_spd_abil_s</a> {
<a name="l07956"></a>07956 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07957"></a>07957 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#a0842d1f902a8a2db7fa85c53a92f8674">reserved_4_63</a>                : 60;
<a name="l07958"></a>07958     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#af44384a686a63529336dad9bf6c33fe0">hundredgb</a>                    : 1;  <span class="comment">/**&lt; 100G capable. Always 0. */</span>
<a name="l07959"></a>07959     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#ae23027d21586305369991a38cf073352">fortygb</a>                      : 1;  <span class="comment">/**&lt; 40G capable. Always 1. */</span>
<a name="l07960"></a>07960     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#a82d98e647b551c84805f255851aedaaf">tenpasst</a>                     : 1;  <span class="comment">/**&lt; 10PASS-TS/2BASE-TL capable. Always 0. */</span>
<a name="l07961"></a>07961     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#ab89f80201d76f21da9e39fc68f04a100">tengb</a>                        : 1;  <span class="comment">/**&lt; 10G capable. Always 1. */</span>
<a name="l07962"></a>07962 <span class="preprocessor">#else</span>
<a name="l07963"></a><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#ab89f80201d76f21da9e39fc68f04a100">07963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#ab89f80201d76f21da9e39fc68f04a100">tengb</a>                        : 1;
<a name="l07964"></a><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#a82d98e647b551c84805f255851aedaaf">07964</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#a82d98e647b551c84805f255851aedaaf">tenpasst</a>                     : 1;
<a name="l07965"></a><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#ae23027d21586305369991a38cf073352">07965</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#ae23027d21586305369991a38cf073352">fortygb</a>                      : 1;
<a name="l07966"></a><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#af44384a686a63529336dad9bf6c33fe0">07966</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#af44384a686a63529336dad9bf6c33fe0">hundredgb</a>                    : 1;
<a name="l07967"></a><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#a0842d1f902a8a2db7fa85c53a92f8674">07967</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html#a0842d1f902a8a2db7fa85c53a92f8674">reserved_4_63</a>                : 60;
<a name="l07968"></a>07968 <span class="preprocessor">#endif</span>
<a name="l07969"></a>07969 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a4c77abb691e2050a4b44b702c920c354">s</a>;
<a name="l07970"></a><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a006e77da61b6f093046bed963abc6115">07970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html">cvmx_bgxx_spux_spd_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a006e77da61b6f093046bed963abc6115">cn73xx</a>;
<a name="l07971"></a><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a2e19a4c87ca2941fb4f9b9dda7bb8ba5">07971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html">cvmx_bgxx_spux_spd_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a2e19a4c87ca2941fb4f9b9dda7bb8ba5">cn78xx</a>;
<a name="l07972"></a><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a72c31374ea2fa127e0481ed4d20719f7">07972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html">cvmx_bgxx_spux_spd_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a72c31374ea2fa127e0481ed4d20719f7">cn78xxp1</a>;
<a name="l07973"></a><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a0d5e92dd99793f019fb0afd5ae478f0e">07973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__spd__abil_1_1cvmx__bgxx__spux__spd__abil__s.html">cvmx_bgxx_spux_spd_abil_s</a>      <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html#a0d5e92dd99793f019fb0afd5ae478f0e">cnf75xx</a>;
<a name="l07974"></a>07974 };
<a name="l07975"></a><a class="code" href="cvmx-bgxx-defs_8h.html#ae4925b8a746983eae7054897dd67f983">07975</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__spd__abil.html" title="cvmx_bgx::_spu::_spd_abil">cvmx_bgxx_spux_spd_abil</a> <a class="code" href="unioncvmx__bgxx__spux__spd__abil.html" title="cvmx_bgx::_spu::_spd_abil">cvmx_bgxx_spux_spd_abil_t</a>;
<a name="l07976"></a>07976 <span class="comment"></span>
<a name="l07977"></a>07977 <span class="comment">/**</span>
<a name="l07978"></a>07978 <span class="comment"> * cvmx_bgx#_spu#_status1</span>
<a name="l07979"></a>07979 <span class="comment"> */</span>
<a name="l07980"></a><a class="code" href="unioncvmx__bgxx__spux__status1.html">07980</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__status1.html" title="cvmx_bgx::_spu::_status1">cvmx_bgxx_spux_status1</a> {
<a name="l07981"></a><a class="code" href="unioncvmx__bgxx__spux__status1.html#a954855e35cbedc30842631ac996ed87b">07981</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__status1.html#a954855e35cbedc30842631ac996ed87b">u64</a>;
<a name="l07982"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html">07982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html">cvmx_bgxx_spux_status1_s</a> {
<a name="l07983"></a>07983 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07984"></a>07984 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ae3336a3b916dec36e3e1ad52fff82268">reserved_8_63</a>                : 56;
<a name="l07985"></a>07985     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ae019314c6c6d8f333346e583c10fbf87">flt</a>                          : 1;  <span class="comment">/**&lt; Fault condition detected.</span>
<a name="l07986"></a>07986 <span class="comment">                                                         This bit is a logical OR of BGX()_SPU()_STATUS2[XMTFLT, RCVFLT]. */</span>
<a name="l07987"></a>07987     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a4e9b2d83d5a158579d49dd95d3825e18">reserved_3_6</a>                 : 4;
<a name="l07988"></a>07988     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ad7e54beb301e351d3e826dca7f38263a">rcv_lnk</a>                      : 1;  <span class="comment">/**&lt; PCS receive link status:</span>
<a name="l07989"></a>07989 <span class="comment">                                                           0 = receive link down.</span>
<a name="l07990"></a>07990 <span class="comment">                                                           1 = receive link up.</span>
<a name="l07991"></a>07991 <span class="comment">                                                         This is a latching-low bit; it stays clear until the register is read by software.</span>
<a name="l07992"></a>07992 <span class="comment">                                                         For a BASE-X logical PCS type (in the associated BGX()_CMR()_CONFIG[LMAC_TYPE] =</span>
<a name="l07993"></a>07993 <span class="comment">                                                         XAUI or RXAUI), this is a latching-low version of BGX()_SPU()_BX_STATUS[ALIGND].</span>
<a name="l07994"></a>07994 <span class="comment">                                                         For a BASE-R logical PCS type (in the associated BGX()_CMR()_CONFIG[LMAC_TYPE] =</span>
<a name="l07995"></a>07995 <span class="comment">                                                         10G_R or 40G_R), this is a latching-low version of</span>
<a name="l07996"></a>07996 <span class="comment">                                                         BGX()_SPU()_BR_STATUS1[RCV_LNK].</span>
<a name="l07997"></a>07997 <span class="comment">                                                         Note that in order to avoid read side effects, this is implemented as a write-1-to-set</span>
<a name="l07998"></a>07998 <span class="comment">                                                         bit, rather than latching low read-only as specified in 802.3. */</span>
<a name="l07999"></a>07999     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a112a5d09d59ff98d63c59d55739a725b">lpable</a>                       : 1;  <span class="comment">/**&lt; Low-power ability. Always returns 1 to indicate that the LPCS supports low-power mode. */</span>
<a name="l08000"></a>08000     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a050ee64807d567f2f677202f20f6c620">reserved_0_0</a>                 : 1;
<a name="l08001"></a>08001 <span class="preprocessor">#else</span>
<a name="l08002"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a050ee64807d567f2f677202f20f6c620">08002</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a050ee64807d567f2f677202f20f6c620">reserved_0_0</a>                 : 1;
<a name="l08003"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a112a5d09d59ff98d63c59d55739a725b">08003</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a112a5d09d59ff98d63c59d55739a725b">lpable</a>                       : 1;
<a name="l08004"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ad7e54beb301e351d3e826dca7f38263a">08004</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ad7e54beb301e351d3e826dca7f38263a">rcv_lnk</a>                      : 1;
<a name="l08005"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a4e9b2d83d5a158579d49dd95d3825e18">08005</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#a4e9b2d83d5a158579d49dd95d3825e18">reserved_3_6</a>                 : 4;
<a name="l08006"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ae019314c6c6d8f333346e583c10fbf87">08006</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ae019314c6c6d8f333346e583c10fbf87">flt</a>                          : 1;
<a name="l08007"></a><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ae3336a3b916dec36e3e1ad52fff82268">08007</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html#ae3336a3b916dec36e3e1ad52fff82268">reserved_8_63</a>                : 56;
<a name="l08008"></a>08008 <span class="preprocessor">#endif</span>
<a name="l08009"></a>08009 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__status1.html#af64c25fc9a000bf5bcb7161c373012ea">s</a>;
<a name="l08010"></a><a class="code" href="unioncvmx__bgxx__spux__status1.html#aa28c2fc3f840316a636f2ff8963d55fd">08010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html">cvmx_bgxx_spux_status1_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status1.html#aa28c2fc3f840316a636f2ff8963d55fd">cn73xx</a>;
<a name="l08011"></a><a class="code" href="unioncvmx__bgxx__spux__status1.html#a85c8099c4ddb073e0993b058f7a9c496">08011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html">cvmx_bgxx_spux_status1_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status1.html#a85c8099c4ddb073e0993b058f7a9c496">cn78xx</a>;
<a name="l08012"></a><a class="code" href="unioncvmx__bgxx__spux__status1.html#a6dc93a6d62571fecd37fd92453092454">08012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html">cvmx_bgxx_spux_status1_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status1.html#a6dc93a6d62571fecd37fd92453092454">cn78xxp1</a>;
<a name="l08013"></a><a class="code" href="unioncvmx__bgxx__spux__status1.html#a6f99ad5328cfd7258990614c027afe0c">08013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status1_1_1cvmx__bgxx__spux__status1__s.html">cvmx_bgxx_spux_status1_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status1.html#a6f99ad5328cfd7258990614c027afe0c">cnf75xx</a>;
<a name="l08014"></a>08014 };
<a name="l08015"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a9d69204152358f322c1be2664c715aaf">08015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__status1.html" title="cvmx_bgx::_spu::_status1">cvmx_bgxx_spux_status1</a> <a class="code" href="unioncvmx__bgxx__spux__status1.html" title="cvmx_bgx::_spu::_status1">cvmx_bgxx_spux_status1_t</a>;
<a name="l08016"></a>08016 <span class="comment"></span>
<a name="l08017"></a>08017 <span class="comment">/**</span>
<a name="l08018"></a>08018 <span class="comment"> * cvmx_bgx#_spu#_status2</span>
<a name="l08019"></a>08019 <span class="comment"> */</span>
<a name="l08020"></a><a class="code" href="unioncvmx__bgxx__spux__status2.html">08020</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__status2.html" title="cvmx_bgx::_spu::_status2">cvmx_bgxx_spux_status2</a> {
<a name="l08021"></a><a class="code" href="unioncvmx__bgxx__spux__status2.html#aa9037c48f621f00f6f3069942a1ba4e0">08021</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spux__status2.html#aa9037c48f621f00f6f3069942a1ba4e0">u64</a>;
<a name="l08022"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html">08022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html">cvmx_bgxx_spux_status2_s</a> {
<a name="l08023"></a>08023 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08024"></a>08024 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a77b1accb89e2f2fbf4996a572d438832">reserved_16_63</a>               : 48;
<a name="l08025"></a>08025     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a8f4fe86ec2daac9eb1ff101b8a244e80">dev</a>                          : 2;  <span class="comment">/**&lt; Device present. Always returns 0x2 to indicate a device is present at this address. */</span>
<a name="l08026"></a>08026     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a04c052db7f289d6d402a00d9076d06ff">reserved_12_13</a>               : 2;
<a name="l08027"></a>08027     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a5141a2fa7f6524e27540355f1b85be93">xmtflt</a>                       : 1;  <span class="comment">/**&lt; Transmit fault. Always returns 0. */</span>
<a name="l08028"></a>08028     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a4772f8d9aa3e4428b131b71983e86ce3">rcvflt</a>                       : 1;  <span class="comment">/**&lt; Receive fault: 1 = receive fault, 0 = no receive fault. Latching high bit; stays set until</span>
<a name="l08029"></a>08029 <span class="comment">                                                         software writes a 1.</span>
<a name="l08030"></a>08030 <span class="comment">                                                         Note that in order to avoid read side effects, this is implemented as a write-1-to-clear</span>
<a name="l08031"></a>08031 <span class="comment">                                                         bit, rather than latching high read-only as specified in 802.3. */</span>
<a name="l08032"></a>08032     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#ac981a0bf3778c4277cbce94e9932f66b">reserved_6_9</a>                 : 4;
<a name="l08033"></a>08033     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a5f57e609e257166427c618f52a9716df">hundredgb_r</a>                  : 1;  <span class="comment">/**&lt; 100GBASE-R capable. Always 0. */</span>
<a name="l08034"></a>08034     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a017d065582c3f6ae79c5a87bc1c83795">fortygb_r</a>                    : 1;  <span class="comment">/**&lt; 40GBASE-R capable. Always 1. */</span>
<a name="l08035"></a>08035     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a338d5ab6a3a4eccdaeebf795b13f4400">tengb_t</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-T capable. Always 0. */</span>
<a name="l08036"></a>08036     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#afe040aa6bf54683a7e9817dc066db34b">tengb_w</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-W capable. Always 0. */</span>
<a name="l08037"></a>08037     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a2cec1c68330dd19acfd64934a8a6599c">tengb_x</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-X capable. Always 1. */</span>
<a name="l08038"></a>08038     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a67edcd2135d1f68a8e6046f223bc5e55">tengb_r</a>                      : 1;  <span class="comment">/**&lt; 10GBASE-R capable. Always 1. */</span>
<a name="l08039"></a>08039 <span class="preprocessor">#else</span>
<a name="l08040"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a67edcd2135d1f68a8e6046f223bc5e55">08040</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a67edcd2135d1f68a8e6046f223bc5e55">tengb_r</a>                      : 1;
<a name="l08041"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a2cec1c68330dd19acfd64934a8a6599c">08041</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a2cec1c68330dd19acfd64934a8a6599c">tengb_x</a>                      : 1;
<a name="l08042"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#afe040aa6bf54683a7e9817dc066db34b">08042</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#afe040aa6bf54683a7e9817dc066db34b">tengb_w</a>                      : 1;
<a name="l08043"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a338d5ab6a3a4eccdaeebf795b13f4400">08043</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a338d5ab6a3a4eccdaeebf795b13f4400">tengb_t</a>                      : 1;
<a name="l08044"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a017d065582c3f6ae79c5a87bc1c83795">08044</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a017d065582c3f6ae79c5a87bc1c83795">fortygb_r</a>                    : 1;
<a name="l08045"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a5f57e609e257166427c618f52a9716df">08045</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a5f57e609e257166427c618f52a9716df">hundredgb_r</a>                  : 1;
<a name="l08046"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#ac981a0bf3778c4277cbce94e9932f66b">08046</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#ac981a0bf3778c4277cbce94e9932f66b">reserved_6_9</a>                 : 4;
<a name="l08047"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a4772f8d9aa3e4428b131b71983e86ce3">08047</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a4772f8d9aa3e4428b131b71983e86ce3">rcvflt</a>                       : 1;
<a name="l08048"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a5141a2fa7f6524e27540355f1b85be93">08048</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a5141a2fa7f6524e27540355f1b85be93">xmtflt</a>                       : 1;
<a name="l08049"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a04c052db7f289d6d402a00d9076d06ff">08049</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a04c052db7f289d6d402a00d9076d06ff">reserved_12_13</a>               : 2;
<a name="l08050"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a8f4fe86ec2daac9eb1ff101b8a244e80">08050</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a8f4fe86ec2daac9eb1ff101b8a244e80">dev</a>                          : 2;
<a name="l08051"></a><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a77b1accb89e2f2fbf4996a572d438832">08051</a>     uint64_t <a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html#a77b1accb89e2f2fbf4996a572d438832">reserved_16_63</a>               : 48;
<a name="l08052"></a>08052 <span class="preprocessor">#endif</span>
<a name="l08053"></a>08053 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spux__status2.html#aea29b6f55aea022e0954d6b1df6b0f0e">s</a>;
<a name="l08054"></a><a class="code" href="unioncvmx__bgxx__spux__status2.html#aa16ae8a8f66c3dd904dd06888b5f47f7">08054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html">cvmx_bgxx_spux_status2_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status2.html#aa16ae8a8f66c3dd904dd06888b5f47f7">cn73xx</a>;
<a name="l08055"></a><a class="code" href="unioncvmx__bgxx__spux__status2.html#abf794939c837f72e77138802e4953e7b">08055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html">cvmx_bgxx_spux_status2_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status2.html#abf794939c837f72e77138802e4953e7b">cn78xx</a>;
<a name="l08056"></a><a class="code" href="unioncvmx__bgxx__spux__status2.html#ae9d0ca47ff2f85978d77b73acdd0ae8c">08056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html">cvmx_bgxx_spux_status2_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status2.html#ae9d0ca47ff2f85978d77b73acdd0ae8c">cn78xxp1</a>;
<a name="l08057"></a><a class="code" href="unioncvmx__bgxx__spux__status2.html#a278d4b5245c1272c12540a5ea277db1c">08057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spux__status2_1_1cvmx__bgxx__spux__status2__s.html">cvmx_bgxx_spux_status2_s</a>       <a class="code" href="unioncvmx__bgxx__spux__status2.html#a278d4b5245c1272c12540a5ea277db1c">cnf75xx</a>;
<a name="l08058"></a>08058 };
<a name="l08059"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a7bc7acd8ad6bbcbeb93f17e814aac598">08059</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spux__status2.html" title="cvmx_bgx::_spu::_status2">cvmx_bgxx_spux_status2</a> <a class="code" href="unioncvmx__bgxx__spux__status2.html" title="cvmx_bgx::_spu::_status2">cvmx_bgxx_spux_status2_t</a>;
<a name="l08060"></a>08060 <span class="comment"></span>
<a name="l08061"></a>08061 <span class="comment">/**</span>
<a name="l08062"></a>08062 <span class="comment"> * cvmx_bgx#_spu_bist_status</span>
<a name="l08063"></a>08063 <span class="comment"> *</span>
<a name="l08064"></a>08064 <span class="comment"> * This register provides memory BIST status from the SPU receive buffer lane FIFOs.</span>
<a name="l08065"></a>08065 <span class="comment"> *</span>
<a name="l08066"></a>08066 <span class="comment"> */</span>
<a name="l08067"></a><a class="code" href="unioncvmx__bgxx__spu__bist__status.html">08067</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__bist__status.html" title="cvmx_bgx::_spu_bist_status">cvmx_bgxx_spu_bist_status</a> {
<a name="l08068"></a><a class="code" href="unioncvmx__bgxx__spu__bist__status.html#abfa3cb026408b3f6cac3410637fc2466">08068</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spu__bist__status.html#abfa3cb026408b3f6cac3410637fc2466">u64</a>;
<a name="l08069"></a><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html">08069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html">cvmx_bgxx_spu_bist_status_s</a> {
<a name="l08070"></a>08070 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08071"></a>08071 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html#a8985fb018336ad4bc09de5512eeb251f">reserved_4_63</a>                : 60;
<a name="l08072"></a>08072     uint64_t <a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html#a4ddf759fc6524a2af42a09c926484446">rx_buf_bist_status</a>           : 4;  <span class="comment">/**&lt; SPU receive buffer BIST status for lanes 3-0. One bit per SerDes lane, set to indicate</span>
<a name="l08073"></a>08073 <span class="comment">                                                         BIST</span>
<a name="l08074"></a>08074 <span class="comment">                                                         failure for the associated receive buffer lane FIFO. */</span>
<a name="l08075"></a>08075 <span class="preprocessor">#else</span>
<a name="l08076"></a><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html#a4ddf759fc6524a2af42a09c926484446">08076</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html#a4ddf759fc6524a2af42a09c926484446">rx_buf_bist_status</a>           : 4;
<a name="l08077"></a><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html#a8985fb018336ad4bc09de5512eeb251f">08077</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html#a8985fb018336ad4bc09de5512eeb251f">reserved_4_63</a>                : 60;
<a name="l08078"></a>08078 <span class="preprocessor">#endif</span>
<a name="l08079"></a>08079 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spu__bist__status.html#abfd19a630488aeba04892becd161df9a">s</a>;
<a name="l08080"></a><a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a79192282142080d28ab1b470e1158ec8">08080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html">cvmx_bgxx_spu_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a79192282142080d28ab1b470e1158ec8">cn73xx</a>;
<a name="l08081"></a><a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a50c3109018d0fda5aca288d4709bedf8">08081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html">cvmx_bgxx_spu_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a50c3109018d0fda5aca288d4709bedf8">cn78xx</a>;
<a name="l08082"></a><a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a4abf1cd42166abdc3535d25d11ccb449">08082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html">cvmx_bgxx_spu_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a4abf1cd42166abdc3535d25d11ccb449">cn78xxp1</a>;
<a name="l08083"></a><a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a7fc5145c6ceeb8ac16d79cd08683f2ea">08083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__bist__status_1_1cvmx__bgxx__spu__bist__status__s.html">cvmx_bgxx_spu_bist_status_s</a>    <a class="code" href="unioncvmx__bgxx__spu__bist__status.html#a7fc5145c6ceeb8ac16d79cd08683f2ea">cnf75xx</a>;
<a name="l08084"></a>08084 };
<a name="l08085"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a718e4436ddb1d4279c1140b01520614c">08085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__bist__status.html" title="cvmx_bgx::_spu_bist_status">cvmx_bgxx_spu_bist_status</a> <a class="code" href="unioncvmx__bgxx__spu__bist__status.html" title="cvmx_bgx::_spu_bist_status">cvmx_bgxx_spu_bist_status_t</a>;
<a name="l08086"></a>08086 <span class="comment"></span>
<a name="l08087"></a>08087 <span class="comment">/**</span>
<a name="l08088"></a>08088 <span class="comment"> * cvmx_bgx#_spu_dbg_control</span>
<a name="l08089"></a>08089 <span class="comment"> */</span>
<a name="l08090"></a><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html">08090</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html" title="cvmx_bgx::_spu_dbg_control">cvmx_bgxx_spu_dbg_control</a> {
<a name="l08091"></a><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#a5c89d67a7fbd6dafed02c70fba652b05">08091</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#a5c89d67a7fbd6dafed02c70fba652b05">u64</a>;
<a name="l08092"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html">08092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html">cvmx_bgxx_spu_dbg_control_s</a> {
<a name="l08093"></a>08093 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08094"></a>08094 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a721b95409fb076369294baf311215043">reserved_56_63</a>               : 8;
<a name="l08095"></a>08095     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#aa597ef98f5ea4c072020223ff32ca061">ms_clk_period</a>                : 12; <span class="comment">/**&lt; Millisecond clock period. Specifies the number of microsecond clock ticks per millisecond,</span>
<a name="l08096"></a>08096 <span class="comment">                                                         minus 1. The default value of 999 (0x3E7) should be used during normal operation; other</span>
<a name="l08097"></a>08097 <span class="comment">                                                         values may be used for test/debug purposes. */</span>
<a name="l08098"></a>08098     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#ab1cdab93454626319d40167d5b8f9e4b">us_clk_period</a>                : 12; <span class="comment">/**&lt; Microsecond clock period. Specifies the number of SCLK cycles per microseconds, minus 1.</span>
<a name="l08099"></a>08099 <span class="comment">                                                         For example, if SCLK runs at 1.3 GHz, the number of SCLK cycles per microsecond is 1,300</span>
<a name="l08100"></a>08100 <span class="comment">                                                         so the value of this field should be 1,299 (0x513). This is used by the BASE-R BER monitor</span>
<a name="l08101"></a>08101 <span class="comment">                                                         timers. */</span>
<a name="l08102"></a>08102     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a3e13f128af116cfb6ac0cb171cf062ce">reserved_31_31</a>               : 1;
<a name="l08103"></a>08103     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#aa34ebd1b103212e33dbecbddaf4d3b1b">br_ber_mon_dis</a>               : 1;  <span class="comment">/**&lt; BASE-R bit error rate monitor disable. This bit should be clear for normal operation.</span>
<a name="l08104"></a>08104 <span class="comment">                                                         Setting it disables the BASE-R BER monitor state machine defined in 802.3-2008 Figure</span>
<a name="l08105"></a>08105 <span class="comment">                                                         49-13 for 10GBASE-R and 802.3ba-2010 Figure 82-13 for 40GBASE-R. */</span>
<a name="l08106"></a>08106     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a8597b26caa305014781ef7dda09d1927">an_nonce_match_dis</a>           : 1;  <span class="comment">/**&lt; Autonegotiation nonce match disable. This bit should be clear for normal operation.</span>
<a name="l08107"></a>08107 <span class="comment">                                                         Setting it disables Nonce Match check by forcing nonce_match variable to 0 in the</span>
<a name="l08108"></a>08108 <span class="comment">                                                         autonegotiation arbitration state diagram, as defined in 802.3-2008 Figure 73-11. This bit</span>
<a name="l08109"></a>08109 <span class="comment">                                                         can</span>
<a name="l08110"></a>08110 <span class="comment">                                                         be set by software for test purposes, e.g. for running autonegotiation in loopback mode. */</span>
<a name="l08111"></a>08111     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a6c876ac83373dd54dbb313335abdabf5">timestamp_norm_dis</a>           : 1;  <span class="comment">/**&lt; 40GBASE-R RX timestamp normalization disable. This bit controls the generation of the</span>
<a name="l08112"></a>08112 <span class="comment">                                                         receive SOP timestamp passed to the SMU sub-block for a 40GBASE-R LMAC/LPCS. When this bit</span>
<a name="l08113"></a>08113 <span class="comment">                                                         is clear, SPU normalizes the receive SOP timestamp in order to compensate for lane-to-lane</span>
<a name="l08114"></a>08114 <span class="comment">                                                         skew on a 40GBASE-R link, as described below. When this bit is set, timestamp</span>
<a name="l08115"></a>08115 <span class="comment">                                                         normalization is disabled and SPU directly passes the captured SOP timestamp values to</span>
<a name="l08116"></a>08116 <span class="comment">                                                         SMU.</span>
<a name="l08117"></a>08117 <span class="comment">                                                         In 40GBASE-R mode, a packet&apos;s SOP block can be transferred on any of the LMAC&apos;s lanes. In</span>
<a name="l08118"></a>08118 <span class="comment">                                                         the presence of lane-to-lane skew, the SOP delay from transmit (by the link partner) to</span>
<a name="l08119"></a>08119 <span class="comment">                                                         receive by SPU varies depending on which lane is used by the SOP block. This variation</span>
<a name="l08120"></a>08120 <span class="comment">                                                         reduces the accuracy of the received SOP timestamp relative to when it was transmitted by</span>
<a name="l08121"></a>08121 <span class="comment">                                                         the link partner.</span>
<a name="l08122"></a>08122 <span class="comment">                                                         SPU captures the timestamp of the alignment marker received on each SerDes lane during</span>
<a name="l08123"></a>08123 <span class="comment">                                                         align/skew detection; the captured value can be read from the SerDes lane&apos;s</span>
<a name="l08124"></a>08124 <span class="comment">                                                         BGX()_SPU_SDS()_SKEW_STATUS[SKEW_STATUS] field (BGX_SPU_SDS_SKEW_STATUS_S[AM_TIMESTAMP]</span>
<a name="l08125"></a>08125 <span class="comment">                                                         sub-field). If</span>
<a name="l08126"></a>08126 <span class="comment">                                                         alignment markers are transmitted at about the same time on all lanes by the link partner,</span>
<a name="l08127"></a>08127 <span class="comment">                                                         then the difference between the BGX_SPU_SDS_SKEW_STATUS_S[AM_TIMESTAMP] values for a pair</span>
<a name="l08128"></a>08128 <span class="comment">                                                         of lanes represents the</span>
<a name="l08129"></a>08129 <span class="comment">                                                         approximate skew between those lanes.</span>
<a name="l08130"></a>08130 <span class="comment">                                                         SPU uses the 40GBASE-R LMAC&apos;s programmed PCS lane 0 as a reference and computes the</span>
<a name="l08131"></a>08131 <span class="comment">                                                         BGX_SPU_SDS_SKEW_STATUS_S[AM_TIMESTAMP] delta of every other lane relative to PCS lane 0.</span>
<a name="l08132"></a>08132 <span class="comment">                                                         When normalization is</span>
<a name="l08133"></a>08133 <span class="comment">                                                         enabled, SPU adjusts the timestamp of a received SOP by subtracting the receiving lane&apos;s</span>
<a name="l08134"></a>08134 <span class="comment">                                                         BGX_SPU_SDS_SKEW_STATUS_S[AM_TIMESTAMP] delta from the captured timestamp value. The</span>
<a name="l08135"></a>08135 <span class="comment">                                                         adjusted/normalized timestamp</span>
<a name="l08136"></a>08136 <span class="comment">                                                         value is then passed to SMU along with the SOP.</span>
<a name="l08137"></a>08137 <span class="comment">                                                         Software can determine the actual maximum skew of a 40GBASE-R link by examining the</span>
<a name="l08138"></a>08138 <span class="comment">                                                         BGX_SPU_SDS_SKEW_STATUS_S[AM_TIMESTAMP] values in the BGX()_SPU_SDS()_SKEW_STATUS</span>
<a name="l08139"></a>08139 <span class="comment">                                                         registers, and decide if</span>
<a name="l08140"></a>08140 <span class="comment">                                                         timestamp normalization should be enabled or disabled to improve PTP accuracy.</span>
<a name="l08141"></a>08141 <span class="comment">                                                         Normalization improves accuracy for larger skew values but reduces the accuracy (due to</span>
<a name="l08142"></a>08142 <span class="comment">                                                         timestamp measurement errors) for small skew values. */</span>
<a name="l08143"></a>08143     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a749658b3c488e14bf2a61b7d022f53a8">rx_buf_flip_synd</a>             : 8;  <span class="comment">/**&lt; Flip SPU receive buffer FIFO ECC bits. Two bits per SerDes lane; used to inject single-bit</span>
<a name="l08144"></a>08144 <span class="comment">                                                         and</span>
<a name="l08145"></a>08145 <span class="comment">                                                         double-bit errors into the ECC field on writes to the associated SPU receive buffer lane</span>
<a name="l08146"></a>08146 <span class="comment">                                                         FIFO, as</span>
<a name="l08147"></a>08147 <span class="comment">                                                         follows:</span>
<a name="l08148"></a>08148 <span class="comment">                                                         0x0 = Normal operation.</span>
<a name="l08149"></a>08149 <span class="comment">                                                         0x1 = SBE on ECC bit 0.</span>
<a name="l08150"></a>08150 <span class="comment">                                                         0x2 = SBE on ECC bit 1.</span>
<a name="l08151"></a>08151 <span class="comment">                                                         0x3 = DBE on ECC bits 1:0. */</span>
<a name="l08152"></a>08152     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a1557012061834061cc217d19bd2b9c4e">br_pmd_train_soft_en</a>         : 1;  <span class="comment">/**&lt; Enable BASE-R PMD software controlled link training. This bit configures the operation</span>
<a name="l08153"></a>08153 <span class="comment">                                                         mode for BASE-R link training for all LMACs and lanes. When this bit is set along with</span>
<a name="l08154"></a>08154 <span class="comment">                                                         BGX()_SPU()_BR_PMD_CONTROL[TRAIN_EN] for a given LMAC, the BASE-R link training</span>
<a name="l08155"></a>08155 <span class="comment">                                                         protocol for that LMAC is executed under software control, whereby the contents the</span>
<a name="l08156"></a>08156 <span class="comment">                                                         BGX()_SPU()_BR_PMD_LD_CUP and BGX()_SPU()_BR_PMD_LD_REP registers are</span>
<a name="l08157"></a>08157 <span class="comment">                                                         updated by software. When this bit is clear and</span>
<a name="l08158"></a>08158 <span class="comment">                                                         BGX()_SPU()_BR_PMD_CONTROL[TRAIN_EN] is set, the link training protocol is fully</span>
<a name="l08159"></a>08159 <span class="comment">                                                         automated in hardware, whereby the contents BGX()_SPU()_BR_PMD_LD_CUP and</span>
<a name="l08160"></a>08160 <span class="comment">                                                         BGX()_SPU()_BR_PMD_LD_REP registers are automatically updated by hardware. */</span>
<a name="l08161"></a>08161     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a98109458bfb93332493c0aa4c5ae39de">an_arb_link_chk_en</a>           : 1;  <span class="comment">/**&lt; Enable link status checking by autonegotiation arbitration state machine. When</span>
<a name="l08162"></a>08162 <span class="comment">                                                         autonegotiation is enabled (BGX()_SPU()_AN_CONTROL[AN_EN] is set), this bit controls</span>
<a name="l08163"></a>08163 <span class="comment">                                                         the behavior of the autonegotiation arbitration state machine when it reaches the AN GOOD</span>
<a name="l08164"></a>08164 <span class="comment">                                                         CHECK state after DME pages are successfully exchanged, as defined in Figure 73-11 in</span>
<a name="l08165"></a>08165 <span class="comment">                                                         802.3-2008.</span>
<a name="l08166"></a>08166 <span class="comment">                                                         When this bit is set and the negotiated highest common denominator (HCD) technology</span>
<a name="l08167"></a>08167 <span class="comment">                                                         matches BGX()_CMR()_CONFIG[LMAC_TYPE], the autonegotiation arbitration SM</span>
<a name="l08168"></a>08168 <span class="comment">                                                         performs the actions defined for the AN GOOD CHECK state in Figure 73-11, i.e. run the</span>
<a name="l08169"></a>08169 <span class="comment">                                                         link_fail_inhibit timer and eventually transition to the AN GOOD or TRANSMIT DISABLE</span>
<a name="l08170"></a>08170 <span class="comment">                                                         state.</span>
<a name="l08171"></a>08171 <span class="comment">                                                         When this bit is clear or the HCD technology does not match BGX()_CMR()_CONFIG[LMAC_TYPE],</span>
<a name="l08172"></a>08172 <span class="comment">                                                         the AN arbitration</span>
<a name="l08173"></a>08173 <span class="comment">                                                         SM stays in the AN GOOD CHECK state, with the expectation that software will perform the</span>
<a name="l08174"></a>08174 <span class="comment">                                                         appropriate actions to complete the autonegotiation protocol, as follows:</span>
<a name="l08175"></a>08175 <span class="comment">                                                         * If this bit is clear and the HCD technology matches BGX()_CMR()_CONFIG[LMAC_TYPE], clear</span>
<a name="l08176"></a>08176 <span class="comment">                                                         BGX()_SPU()_AN_CONTROL[AN_EN].</span>
<a name="l08177"></a>08177 <span class="comment">                                                         * Otherwise, disable the LPCS by clearing the BGX()_CMR()_CONFIG[ENABLE], clear</span>
<a name="l08178"></a>08178 <span class="comment">                                                         BGX()_SPU()_AN_CONTROL[AN_EN], reconfigure the LPCS with the correct</span>
<a name="l08179"></a>08179 <span class="comment">                                                         BGX()_CMR()_CONFIG[LMAC_TYPE],</span>
<a name="l08180"></a>08180 <span class="comment">                                                         and re-enable the LPCS by setting BGX()_CMR()_CONFIG[ENABLE].</span>
<a name="l08181"></a>08181 <span class="comment">                                                         In both cases, software should implement the link_fail_inhibit timer and verify the link</span>
<a name="l08182"></a>08182 <span class="comment">                                                         status as specified for the AN GOOD CHECK state. */</span>
<a name="l08183"></a>08183     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a84f73282098485e40c697bb9ea1f204f">rx_buf_cor_dis</a>               : 1;  <span class="comment">/**&lt; When set, disables ECC correction on all SPU receive buffer FIFOs. */</span>
<a name="l08184"></a>08184     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a02a74fc4fa4763341f622925351f3097">scramble_dis</a>                 : 1;  <span class="comment">/**&lt; BASE-R scrambler/descrambler disable. Setting this bit to 1 disables the BASE-R scrambler</span>
<a name="l08185"></a>08185 <span class="comment">                                                         &amp; descrambler functions and FEC PN-2112 scrambler &amp; descrambler functions for debug</span>
<a name="l08186"></a>08186 <span class="comment">                                                         purposes. */</span>
<a name="l08187"></a>08187     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a352b7bc4761baae78e3991b54f918f26">reserved_15_15</a>               : 1;
<a name="l08188"></a>08188     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a0fb68ac59ffdc93ace7843ff1a39fb3c">marker_rxp</a>                   : 15; <span class="comment">/**&lt; BASE-R alignment marker receive period. For a multilane BASE-R logical PCS (i.e.</span>
<a name="l08189"></a>08189 <span class="comment">                                                         40GBASE-R), this field specifies the expected alignment marker receive period per lane,</span>
<a name="l08190"></a>08190 <span class="comment">                                                         i.e. the expected number of received 66b non-marker blocks between consecutive markers on</span>
<a name="l08191"></a>08191 <span class="comment">                                                         the same lane. The default value corresponds to a period of 16363 blocks (exclusive) as</span>
<a name="l08192"></a>08192 <span class="comment">                                                         specified in 802.3ba-2010. Must be greater than 64. */</span>
<a name="l08193"></a>08193 <span class="preprocessor">#else</span>
<a name="l08194"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a0fb68ac59ffdc93ace7843ff1a39fb3c">08194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a0fb68ac59ffdc93ace7843ff1a39fb3c">marker_rxp</a>                   : 15;
<a name="l08195"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a352b7bc4761baae78e3991b54f918f26">08195</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a352b7bc4761baae78e3991b54f918f26">reserved_15_15</a>               : 1;
<a name="l08196"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a02a74fc4fa4763341f622925351f3097">08196</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a02a74fc4fa4763341f622925351f3097">scramble_dis</a>                 : 1;
<a name="l08197"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a84f73282098485e40c697bb9ea1f204f">08197</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a84f73282098485e40c697bb9ea1f204f">rx_buf_cor_dis</a>               : 1;
<a name="l08198"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a98109458bfb93332493c0aa4c5ae39de">08198</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a98109458bfb93332493c0aa4c5ae39de">an_arb_link_chk_en</a>           : 1;
<a name="l08199"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a1557012061834061cc217d19bd2b9c4e">08199</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a1557012061834061cc217d19bd2b9c4e">br_pmd_train_soft_en</a>         : 1;
<a name="l08200"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a749658b3c488e14bf2a61b7d022f53a8">08200</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a749658b3c488e14bf2a61b7d022f53a8">rx_buf_flip_synd</a>             : 8;
<a name="l08201"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a6c876ac83373dd54dbb313335abdabf5">08201</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a6c876ac83373dd54dbb313335abdabf5">timestamp_norm_dis</a>           : 1;
<a name="l08202"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a8597b26caa305014781ef7dda09d1927">08202</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a8597b26caa305014781ef7dda09d1927">an_nonce_match_dis</a>           : 1;
<a name="l08203"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#aa34ebd1b103212e33dbecbddaf4d3b1b">08203</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#aa34ebd1b103212e33dbecbddaf4d3b1b">br_ber_mon_dis</a>               : 1;
<a name="l08204"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a3e13f128af116cfb6ac0cb171cf062ce">08204</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a3e13f128af116cfb6ac0cb171cf062ce">reserved_31_31</a>               : 1;
<a name="l08205"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#ab1cdab93454626319d40167d5b8f9e4b">08205</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#ab1cdab93454626319d40167d5b8f9e4b">us_clk_period</a>                : 12;
<a name="l08206"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#aa597ef98f5ea4c072020223ff32ca061">08206</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#aa597ef98f5ea4c072020223ff32ca061">ms_clk_period</a>                : 12;
<a name="l08207"></a><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a721b95409fb076369294baf311215043">08207</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html#a721b95409fb076369294baf311215043">reserved_56_63</a>               : 8;
<a name="l08208"></a>08208 <span class="preprocessor">#endif</span>
<a name="l08209"></a>08209 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ab44669c19db20364940f7fa1a3c4c2e1">s</a>;
<a name="l08210"></a><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#acb792a967197dab7cd4a3c1a0c3f0534">08210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html">cvmx_bgxx_spu_dbg_control_s</a>    <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#acb792a967197dab7cd4a3c1a0c3f0534">cn73xx</a>;
<a name="l08211"></a><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ae1422151933b9cc9587372407ed27d6b">08211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html">cvmx_bgxx_spu_dbg_control_s</a>    <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ae1422151933b9cc9587372407ed27d6b">cn78xx</a>;
<a name="l08212"></a><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ac8aff666c412a306a32325157726727f">08212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html">cvmx_bgxx_spu_dbg_control_s</a>    <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ac8aff666c412a306a32325157726727f">cn78xxp1</a>;
<a name="l08213"></a><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ab2f021fccbe438d28f48537de79a8d87">08213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__dbg__control_1_1cvmx__bgxx__spu__dbg__control__s.html">cvmx_bgxx_spu_dbg_control_s</a>    <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html#ab2f021fccbe438d28f48537de79a8d87">cnf75xx</a>;
<a name="l08214"></a>08214 };
<a name="l08215"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a1e433c95515bff2cfab4943e86fc26c0">08215</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__dbg__control.html" title="cvmx_bgx::_spu_dbg_control">cvmx_bgxx_spu_dbg_control</a> <a class="code" href="unioncvmx__bgxx__spu__dbg__control.html" title="cvmx_bgx::_spu_dbg_control">cvmx_bgxx_spu_dbg_control_t</a>;
<a name="l08216"></a>08216 <span class="comment"></span>
<a name="l08217"></a>08217 <span class="comment">/**</span>
<a name="l08218"></a>08218 <span class="comment"> * cvmx_bgx#_spu_mem_int</span>
<a name="l08219"></a>08219 <span class="comment"> */</span>
<a name="l08220"></a><a class="code" href="unioncvmx__bgxx__spu__mem__int.html">08220</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__mem__int.html" title="cvmx_bgx::_spu_mem_int">cvmx_bgxx_spu_mem_int</a> {
<a name="l08221"></a><a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a593310f227807e6d164fda8aeb0a10d9">08221</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a593310f227807e6d164fda8aeb0a10d9">u64</a>;
<a name="l08222"></a><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html">08222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html">cvmx_bgxx_spu_mem_int_s</a> {
<a name="l08223"></a>08223 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08224"></a>08224 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#a541e490ee485de96e60817d3e5a5f877">reserved_8_63</a>                : 56;
<a name="l08225"></a>08225     uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#ad24e1c2d6487be36c117f7d10da69fef">rx_buf_sbe</a>                   : 4;  <span class="comment">/**&lt; SPU receive buffer single-bit error for lanes 3-0. One bit per physical SerDes lane. Each</span>
<a name="l08226"></a>08226 <span class="comment">                                                         bit is set when the associated receive buffer lane FIFO detects a single-bit ECC error. */</span>
<a name="l08227"></a>08227     uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#a6598e1ca8b4aba3cd2e6ff3c0de0c4bc">rx_buf_dbe</a>                   : 4;  <span class="comment">/**&lt; SPU receive buffer double-bit error for lanes 3-0. One bit per physical SerDes lane. Each</span>
<a name="l08228"></a>08228 <span class="comment">                                                         bit is set when the associated receive buffer lane FIFO detects a double-bit ECC error. */</span>
<a name="l08229"></a>08229 <span class="preprocessor">#else</span>
<a name="l08230"></a><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#a6598e1ca8b4aba3cd2e6ff3c0de0c4bc">08230</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#a6598e1ca8b4aba3cd2e6ff3c0de0c4bc">rx_buf_dbe</a>                   : 4;
<a name="l08231"></a><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#ad24e1c2d6487be36c117f7d10da69fef">08231</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#ad24e1c2d6487be36c117f7d10da69fef">rx_buf_sbe</a>                   : 4;
<a name="l08232"></a><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#a541e490ee485de96e60817d3e5a5f877">08232</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html#a541e490ee485de96e60817d3e5a5f877">reserved_8_63</a>                : 56;
<a name="l08233"></a>08233 <span class="preprocessor">#endif</span>
<a name="l08234"></a>08234 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spu__mem__int.html#ae22b0b8309c1972687ed40324f30a327">s</a>;
<a name="l08235"></a><a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a8b80301d89aa5b92be58e2fed82125f3">08235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html">cvmx_bgxx_spu_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a8b80301d89aa5b92be58e2fed82125f3">cn73xx</a>;
<a name="l08236"></a><a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a84f14b190c5566e43ab327f506c02170">08236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html">cvmx_bgxx_spu_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a84f14b190c5566e43ab327f506c02170">cn78xx</a>;
<a name="l08237"></a><a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a2083334a1a4de13dcc938f1b2e592746">08237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html">cvmx_bgxx_spu_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a2083334a1a4de13dcc938f1b2e592746">cn78xxp1</a>;
<a name="l08238"></a><a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a57d9721bf35370bd23eb94fb0979c538">08238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__int_1_1cvmx__bgxx__spu__mem__int__s.html">cvmx_bgxx_spu_mem_int_s</a>        <a class="code" href="unioncvmx__bgxx__spu__mem__int.html#a57d9721bf35370bd23eb94fb0979c538">cnf75xx</a>;
<a name="l08239"></a>08239 };
<a name="l08240"></a><a class="code" href="cvmx-bgxx-defs_8h.html#aafc474ac050bbad90d58067b2d528859">08240</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__mem__int.html" title="cvmx_bgx::_spu_mem_int">cvmx_bgxx_spu_mem_int</a> <a class="code" href="unioncvmx__bgxx__spu__mem__int.html" title="cvmx_bgx::_spu_mem_int">cvmx_bgxx_spu_mem_int_t</a>;
<a name="l08241"></a>08241 <span class="comment"></span>
<a name="l08242"></a>08242 <span class="comment">/**</span>
<a name="l08243"></a>08243 <span class="comment"> * cvmx_bgx#_spu_mem_status</span>
<a name="l08244"></a>08244 <span class="comment"> *</span>
<a name="l08245"></a>08245 <span class="comment"> * This register provides memory ECC status from the SPU receive buffer lane FIFOs.</span>
<a name="l08246"></a>08246 <span class="comment"> *</span>
<a name="l08247"></a>08247 <span class="comment"> */</span>
<a name="l08248"></a><a class="code" href="unioncvmx__bgxx__spu__mem__status.html">08248</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__mem__status.html" title="cvmx_bgx::_spu_mem_status">cvmx_bgxx_spu_mem_status</a> {
<a name="l08249"></a><a class="code" href="unioncvmx__bgxx__spu__mem__status.html#ae7e4b4fb7c08c253a4cc9511d618f218">08249</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spu__mem__status.html#ae7e4b4fb7c08c253a4cc9511d618f218">u64</a>;
<a name="l08250"></a><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html">08250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html">cvmx_bgxx_spu_mem_status_s</a> {
<a name="l08251"></a>08251 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08252"></a>08252 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html#a083d28f137780e386c739682ead797c8">reserved_32_63</a>               : 32;
<a name="l08253"></a>08253     uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html#a6a3330aa34acfdeaa77ad8c6fd731973">rx_buf_ecc_synd</a>              : 32; <span class="comment">/**&lt; SPU receive buffer ECC syndromes for lanes 3-0. 8-bit syndrome sub-field per SerDes lane.</span>
<a name="l08254"></a>08254 <span class="comment">                                                         Each</span>
<a name="l08255"></a>08255 <span class="comment">                                                         8-bit sub-field contains the syndrome of the latest single-bit or double-bit ECC error</span>
<a name="l08256"></a>08256 <span class="comment">                                                         detected by the associated receive buffer lane FIFO, i.e. it is loaded when the</span>
<a name="l08257"></a>08257 <span class="comment">                                                         corresponding</span>
<a name="l08258"></a>08258 <span class="comment">                                                         BGX()_SPU_MEM_INT[RX_BUF_SBE] or BGX()_SPU_MEM_INT[RX_BUF_DBE] bit is set. */</span>
<a name="l08259"></a>08259 <span class="preprocessor">#else</span>
<a name="l08260"></a><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html#a6a3330aa34acfdeaa77ad8c6fd731973">08260</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html#a6a3330aa34acfdeaa77ad8c6fd731973">rx_buf_ecc_synd</a>              : 32;
<a name="l08261"></a><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html#a083d28f137780e386c739682ead797c8">08261</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html#a083d28f137780e386c739682ead797c8">reserved_32_63</a>               : 32;
<a name="l08262"></a>08262 <span class="preprocessor">#endif</span>
<a name="l08263"></a>08263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a21448ec19df3750746a8d8a5c54e1642">s</a>;
<a name="l08264"></a><a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a93af2fbbd65a67e7a0e7b396c748694c">08264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html">cvmx_bgxx_spu_mem_status_s</a>     <a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a93af2fbbd65a67e7a0e7b396c748694c">cn73xx</a>;
<a name="l08265"></a><a class="code" href="unioncvmx__bgxx__spu__mem__status.html#ac237887b01f31b123747a3ea9c16dde7">08265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html">cvmx_bgxx_spu_mem_status_s</a>     <a class="code" href="unioncvmx__bgxx__spu__mem__status.html#ac237887b01f31b123747a3ea9c16dde7">cn78xx</a>;
<a name="l08266"></a><a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a9dd7ff8f5cea520cafb67a9085bae11a">08266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html">cvmx_bgxx_spu_mem_status_s</a>     <a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a9dd7ff8f5cea520cafb67a9085bae11a">cn78xxp1</a>;
<a name="l08267"></a><a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a501f0b72d26385ccb32f26e03f6b0836">08267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__mem__status_1_1cvmx__bgxx__spu__mem__status__s.html">cvmx_bgxx_spu_mem_status_s</a>     <a class="code" href="unioncvmx__bgxx__spu__mem__status.html#a501f0b72d26385ccb32f26e03f6b0836">cnf75xx</a>;
<a name="l08268"></a>08268 };
<a name="l08269"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a663d729dbb1ec7f529db0b25d0df6993">08269</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__mem__status.html" title="cvmx_bgx::_spu_mem_status">cvmx_bgxx_spu_mem_status</a> <a class="code" href="unioncvmx__bgxx__spu__mem__status.html" title="cvmx_bgx::_spu_mem_status">cvmx_bgxx_spu_mem_status_t</a>;
<a name="l08270"></a>08270 <span class="comment"></span>
<a name="l08271"></a>08271 <span class="comment">/**</span>
<a name="l08272"></a>08272 <span class="comment"> * cvmx_bgx#_spu_sds#_skew_status</span>
<a name="l08273"></a>08273 <span class="comment"> *</span>
<a name="l08274"></a>08274 <span class="comment"> * This register provides SerDes lane skew status. One register per physical SerDes lane.</span>
<a name="l08275"></a>08275 <span class="comment"> *</span>
<a name="l08276"></a>08276 <span class="comment"> */</span>
<a name="l08277"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html">08277</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html" title="cvmx_bgx::_spu_sds::_skew_status">cvmx_bgxx_spu_sdsx_skew_status</a> {
<a name="l08278"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#acffa427d65a0d73664d4e06ef8b0e0e6">08278</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#acffa427d65a0d73664d4e06ef8b0e0e6">u64</a>;
<a name="l08279"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html">08279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html">cvmx_bgxx_spu_sdsx_skew_status_s</a> {
<a name="l08280"></a>08280 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08281"></a>08281 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html#a09e7167bc27f22280bef945790bd83cb">reserved_32_63</a>               : 32;
<a name="l08282"></a>08282     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html#ae16b2a1c3d3447398977b800890245be">skew_status</a>                  : 32; <span class="comment">/**&lt; Format defined by BGX_SPU_SDS_SKEW_STATUS_S. */</span>
<a name="l08283"></a>08283 <span class="preprocessor">#else</span>
<a name="l08284"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html#ae16b2a1c3d3447398977b800890245be">08284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html#ae16b2a1c3d3447398977b800890245be">skew_status</a>                  : 32;
<a name="l08285"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html#a09e7167bc27f22280bef945790bd83cb">08285</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html#a09e7167bc27f22280bef945790bd83cb">reserved_32_63</a>               : 32;
<a name="l08286"></a>08286 <span class="preprocessor">#endif</span>
<a name="l08287"></a>08287 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#a0b094e0afc8be0dca9881c6269919b51">s</a>;
<a name="l08288"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#ab9c4493705f8c0d71decb03f52c0faa1">08288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html">cvmx_bgxx_spu_sdsx_skew_status_s</a> <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#ab9c4493705f8c0d71decb03f52c0faa1">cn73xx</a>;
<a name="l08289"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#ac2d7e6e55c1f29272937caa5082da9be">08289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html">cvmx_bgxx_spu_sdsx_skew_status_s</a> <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#ac2d7e6e55c1f29272937caa5082da9be">cn78xx</a>;
<a name="l08290"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#a612cfc971a7beeb97fd5a22e4665cd07">08290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html">cvmx_bgxx_spu_sdsx_skew_status_s</a> <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#a612cfc971a7beeb97fd5a22e4665cd07">cn78xxp1</a>;
<a name="l08291"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#a57675a936a32853e58f8493dcce6ef39">08291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__skew__status_1_1cvmx__bgxx__spu__sdsx__skew__status__s.html">cvmx_bgxx_spu_sdsx_skew_status_s</a> <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html#a57675a936a32853e58f8493dcce6ef39">cnf75xx</a>;
<a name="l08292"></a>08292 };
<a name="l08293"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a63c120319fbfe704a7c6b10ecd062b3a">08293</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html" title="cvmx_bgx::_spu_sds::_skew_status">cvmx_bgxx_spu_sdsx_skew_status</a> <a class="code" href="unioncvmx__bgxx__spu__sdsx__skew__status.html" title="cvmx_bgx::_spu_sds::_skew_status">cvmx_bgxx_spu_sdsx_skew_status_t</a>;
<a name="l08294"></a>08294 <span class="comment"></span>
<a name="l08295"></a>08295 <span class="comment">/**</span>
<a name="l08296"></a>08296 <span class="comment"> * cvmx_bgx#_spu_sds#_states</span>
<a name="l08297"></a>08297 <span class="comment"> *</span>
<a name="l08298"></a>08298 <span class="comment"> * This register provides SerDes lane states. One register per physical SerDes lane.</span>
<a name="l08299"></a>08299 <span class="comment"> *</span>
<a name="l08300"></a>08300 <span class="comment"> */</span>
<a name="l08301"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html">08301</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html" title="cvmx_bgx::_spu_sds::_states">cvmx_bgxx_spu_sdsx_states</a> {
<a name="l08302"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a6bed77cca4e4447f647904f73c0f83ee">08302</a>     uint64_t <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a6bed77cca4e4447f647904f73c0f83ee">u64</a>;
<a name="l08303"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">08303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">cvmx_bgxx_spu_sdsx_states_s</a> {
<a name="l08304"></a>08304 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08305"></a>08305 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a7f84dea3979e3a9d7bb651116f5cc832">reserved_52_63</a>               : 12;
<a name="l08306"></a>08306     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a669a80d4cf4888a4d76466071e9afa56">am_lock_invld_cnt</a>            : 2;  <span class="comment">/**&lt; 40GBASE-R alignment marker lock state machine invalid AM counter. */</span>
<a name="l08307"></a>08307     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ad292c87644c057fd9cf41da2abf2cc91">am_lock_sm</a>                   : 2;  <span class="comment">/**&lt; 40GBASE-R alignment marker lock state machine state. */</span>
<a name="l08308"></a>08308     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a85f6a32d87ea4765b40b149f1f13331a">reserved_45_47</a>               : 3;
<a name="l08309"></a>08309     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9568812ee07838b4b85409c27c7526d1">train_sm</a>                     : 3;  <span class="comment">/**&lt; Link training state machine state. */</span>
<a name="l08310"></a>08310     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a0ca61c264f35ee8411fc56a850635ba8">train_code_viol</a>              : 1;  <span class="comment">/**&lt; Link training code violation in received control channel. */</span>
<a name="l08311"></a>08311     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9b99cee991ccee7fd8f108dc436c4cda">train_frame_lock</a>             : 1;  <span class="comment">/**&lt; Link training frame lock status. */</span>
<a name="l08312"></a>08312     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a34d589d404ebdb50b3677d18d890b178">train_lock_found_1st_marker</a>  : 1;  <span class="comment">/**&lt; Link training lock state machine found first marker flag. */</span>
<a name="l08313"></a>08313     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#afddf82e930c77ba0b31673552b1a55ba">train_lock_bad_markers</a>       : 3;  <span class="comment">/**&lt; Link training lock state machine bad markers counter. */</span>
<a name="l08314"></a>08314     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6f42b3aaf9d65577932c13defa5f0e00">reserved_35_35</a>               : 1;
<a name="l08315"></a>08315     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a817ea42ee68d1291fc3abc5136e9f954">an_arb_sm</a>                    : 3;  <span class="comment">/**&lt; Autonegotiation arbitration state machine state. */</span>
<a name="l08316"></a>08316     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6da30e81c9aa332c47c7c66b433d489f">an_rx_sm</a>                     : 2;  <span class="comment">/**&lt; Autonegotiation receive state machine state. */</span>
<a name="l08317"></a>08317     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9739f2dec11b26131d095d9c46f6a007">reserved_29_29</a>               : 1;
<a name="l08318"></a>08318     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a926b0cc816159257103d5eb373ed3cf8">fec_block_sync</a>               : 1;  <span class="comment">/**&lt; FEC block sync status. */</span>
<a name="l08319"></a>08319     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ac8dfe36887251fdf1d3527ca53f17ef0">fec_sync_cnt</a>                 : 4;  <span class="comment">/**&lt; FEC block sync state machine good/bad parity block counter. */</span>
<a name="l08320"></a>08320     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#adc419bd9509ddc47d6c2f1589acd4959">reserved_23_23</a>               : 1;
<a name="l08321"></a>08321     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a1005da7e9fc17a20cd7421e9d21369c9">br_sh_invld_cnt</a>              : 7;  <span class="comment">/**&lt; BASE-R lock state machine invalid sync header counter. */</span>
<a name="l08322"></a>08322     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a2c44257f6467b477d5f3e247dbed66f8">br_block_lock</a>                : 1;  <span class="comment">/**&lt; BASE-R block lock status. */</span>
<a name="l08323"></a>08323     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6bc33dd65b58d46781986d78e6c117e9">br_sh_cnt</a>                    : 11; <span class="comment">/**&lt; BASE-R lock state machine sync header counter */</span>
<a name="l08324"></a>08324     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a58fb12807ef24ae73cc4c144504b4ea8">bx_sync_sm</a>                   : 4;  <span class="comment">/**&lt; BASE-X PCS synchronization state machine state */</span>
<a name="l08325"></a>08325 <span class="preprocessor">#else</span>
<a name="l08326"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a58fb12807ef24ae73cc4c144504b4ea8">08326</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a58fb12807ef24ae73cc4c144504b4ea8">bx_sync_sm</a>                   : 4;
<a name="l08327"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6bc33dd65b58d46781986d78e6c117e9">08327</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6bc33dd65b58d46781986d78e6c117e9">br_sh_cnt</a>                    : 11;
<a name="l08328"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a2c44257f6467b477d5f3e247dbed66f8">08328</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a2c44257f6467b477d5f3e247dbed66f8">br_block_lock</a>                : 1;
<a name="l08329"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a1005da7e9fc17a20cd7421e9d21369c9">08329</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a1005da7e9fc17a20cd7421e9d21369c9">br_sh_invld_cnt</a>              : 7;
<a name="l08330"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#adc419bd9509ddc47d6c2f1589acd4959">08330</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#adc419bd9509ddc47d6c2f1589acd4959">reserved_23_23</a>               : 1;
<a name="l08331"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ac8dfe36887251fdf1d3527ca53f17ef0">08331</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ac8dfe36887251fdf1d3527ca53f17ef0">fec_sync_cnt</a>                 : 4;
<a name="l08332"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a926b0cc816159257103d5eb373ed3cf8">08332</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a926b0cc816159257103d5eb373ed3cf8">fec_block_sync</a>               : 1;
<a name="l08333"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9739f2dec11b26131d095d9c46f6a007">08333</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9739f2dec11b26131d095d9c46f6a007">reserved_29_29</a>               : 1;
<a name="l08334"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6da30e81c9aa332c47c7c66b433d489f">08334</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6da30e81c9aa332c47c7c66b433d489f">an_rx_sm</a>                     : 2;
<a name="l08335"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a817ea42ee68d1291fc3abc5136e9f954">08335</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a817ea42ee68d1291fc3abc5136e9f954">an_arb_sm</a>                    : 3;
<a name="l08336"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6f42b3aaf9d65577932c13defa5f0e00">08336</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a6f42b3aaf9d65577932c13defa5f0e00">reserved_35_35</a>               : 1;
<a name="l08337"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#afddf82e930c77ba0b31673552b1a55ba">08337</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#afddf82e930c77ba0b31673552b1a55ba">train_lock_bad_markers</a>       : 3;
<a name="l08338"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a34d589d404ebdb50b3677d18d890b178">08338</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a34d589d404ebdb50b3677d18d890b178">train_lock_found_1st_marker</a>  : 1;
<a name="l08339"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9b99cee991ccee7fd8f108dc436c4cda">08339</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9b99cee991ccee7fd8f108dc436c4cda">train_frame_lock</a>             : 1;
<a name="l08340"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a0ca61c264f35ee8411fc56a850635ba8">08340</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a0ca61c264f35ee8411fc56a850635ba8">train_code_viol</a>              : 1;
<a name="l08341"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9568812ee07838b4b85409c27c7526d1">08341</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a9568812ee07838b4b85409c27c7526d1">train_sm</a>                     : 3;
<a name="l08342"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a85f6a32d87ea4765b40b149f1f13331a">08342</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a85f6a32d87ea4765b40b149f1f13331a">reserved_45_47</a>               : 3;
<a name="l08343"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ad292c87644c057fd9cf41da2abf2cc91">08343</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#ad292c87644c057fd9cf41da2abf2cc91">am_lock_sm</a>                   : 2;
<a name="l08344"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a669a80d4cf4888a4d76466071e9afa56">08344</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a669a80d4cf4888a4d76466071e9afa56">am_lock_invld_cnt</a>            : 2;
<a name="l08345"></a><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a7f84dea3979e3a9d7bb651116f5cc832">08345</a>     uint64_t <a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html#a7f84dea3979e3a9d7bb651116f5cc832">reserved_52_63</a>               : 12;
<a name="l08346"></a>08346 <span class="preprocessor">#endif</span>
<a name="l08347"></a>08347 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a374309572fd40875a4d6f3b7c032e327">s</a>;
<a name="l08348"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a8e4d741fd4fa9ea45e66a6e2846e0bb1">08348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">cvmx_bgxx_spu_sdsx_states_s</a>    <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a8e4d741fd4fa9ea45e66a6e2846e0bb1">cn73xx</a>;
<a name="l08349"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a0644bce2c7ab1efa9589e54cb1a4cc4c">08349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">cvmx_bgxx_spu_sdsx_states_s</a>    <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a0644bce2c7ab1efa9589e54cb1a4cc4c">cn78xx</a>;
<a name="l08350"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a035d59923c1587673878d9eaa0762b6b">08350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">cvmx_bgxx_spu_sdsx_states_s</a>    <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a035d59923c1587673878d9eaa0762b6b">cn78xxp1</a>;
<a name="l08351"></a><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a2a26c6f4d0f7413e3945585835e9eb91">08351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bgxx__spu__sdsx__states_1_1cvmx__bgxx__spu__sdsx__states__s.html">cvmx_bgxx_spu_sdsx_states_s</a>    <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html#a2a26c6f4d0f7413e3945585835e9eb91">cnf75xx</a>;
<a name="l08352"></a>08352 };
<a name="l08353"></a><a class="code" href="cvmx-bgxx-defs_8h.html#a278482772dfc5b9246b225ef1d46fb01">08353</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html" title="cvmx_bgx::_spu_sds::_states">cvmx_bgxx_spu_sdsx_states</a> <a class="code" href="unioncvmx__bgxx__spu__sdsx__states.html" title="cvmx_bgx::_spu_sds::_states">cvmx_bgxx_spu_sdsx_states_t</a>;
<a name="l08354"></a>08354 
<a name="l08355"></a>08355 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
