# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AD_DA_Direct.srcs/sources_1/bd/my_AD_DA_Direct/ipshared/ec67/hdl" --include "../../../../AD_DA_Direct.srcs/sources_1/bd/my_AD_DA_Direct/ipshared/5bb9/hdl/verilog" --include "../../../../AD_DA_Direct.srcs/sources_1/bd/my_AD_DA_Direct/ipshared/70fd/hdl" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../AD_DA_Direct.ip_user_files/bd/my_AD_DA_Direct/ip/my_AD_DA_Direct_processing_system7_0_0/sim/my_AD_DA_Direct_processing_system7_0_0.v" \
"c:/Users/James Kibii/OneDrive/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_Converter/AD_Converter.srcs/sources_1/new/my_AD_Converter.v" \
"../../../../AD_DA_Direct.ip_user_files/bd/my_AD_DA_Direct/ip/my_AD_DA_Direct_my_AD_Converter_0_0/sim/my_AD_DA_Direct_my_AD_Converter_0_0.v" \
"c:/Users/James Kibii/OneDrive/Users/kibii/OneDrive/Studienkolleg/Vivado/DA_Converter/DA_Converter.srcs/sources_1/new/my_DA_Converter.v" \
"../../../../AD_DA_Direct.ip_user_files/bd/my_AD_DA_Direct/ip/my_AD_DA_Direct_my_DA_Converter_0_0/sim/my_AD_DA_Direct_my_DA_Converter_0_0.v" \
"../../../../AD_DA_Direct.ip_user_files/bd/my_AD_DA_Direct/sim/my_AD_DA_Direct.v" \
"../../../../AD_DA_Direct.srcs/sources_1/bd/my_AD_DA_Direct/hdl/my_AD_DA_Direct_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
