#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun  1 11:28:04 2022
# Process ID: 2347
# Current directory: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur
# Command line: vivado
# Log file: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/vivado.log
# Journal file: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6145.852 ; gain = 86.789 ; free physical = 12030 ; free virtual = 22893
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim/xsim.dir/Test_Processeur_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  1 12:24:45 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6341.961 ; gain = 0.000 ; free physical = 11461 ; free virtual = 22752
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Processeur_behav -key {Behavioral:sim_1:Functional:Test_Processeur} -tclbatch {Test_Processeur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Processeur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Processeur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6415.586 ; gain = 73.625 ; free physical = 11407 ; free virtual = 22709
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6423.211 ; gain = 0.000 ; free physical = 11404 ; free virtual = 22714
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 13:49:25 2022...
