set moduleName top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 20
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict C_1 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_2 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_3 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_4 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_5 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_6 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_7 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_8 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_9 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_10 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_11 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_12 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_13 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_14 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_15 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_16 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_17 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_18 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_19 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_20 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_21 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_22 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_23 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_24 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_25 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_26 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_27 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_28 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_29 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_30 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_31 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_32 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_33 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_34 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_35 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_36 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_37 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_38 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_39 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_40 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_41 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_42 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_43 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_44 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_45 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_46 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_47 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_48 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_49 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_50 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_51 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_52 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_53 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_54 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_55 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_56 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_57 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_58 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_59 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_60 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_61 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_62 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_63 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_64 { MEM_WIDTH 24 MEM_SIZE 768 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ C int 32 regular {axi_master 1}  }
	{ sext_ln160 int 62 regular  }
	{ C_1 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_2 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_3 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_4 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_5 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_6 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_7 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_8 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_9 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_10 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_11 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_12 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_13 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_14 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_15 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_16 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_17 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_18 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_19 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_20 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_21 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_22 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_23 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_24 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_25 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_26 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_27 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_28 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_29 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_30 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_31 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_32 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_33 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_34 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_35 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_36 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_37 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_38 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_39 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_40 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_41 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_42 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_43 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_44 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_45 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_46 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_47 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_48 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_49 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_50 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_51 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_52 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_53 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_54 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_55 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_56 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_57 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_58 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_59 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_60 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_61 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_62 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_63 int 24 regular {array 256 { 1 3 } 1 1 }  }
	{ C_64 int 24 regular {array 256 { 1 3 } 1 1 }  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "C", "interface" : "axi_master", "bitwidth" : 32, "direction" : "WRITEONLY", "bitSlice":[ {"cElement": [{"cName": "C_DRAM","offset": { "type": "dynamic","port_name": "C_DRAM","bundle": "control"},"direction": "WRITEONLY"}]}]} , 
 	{ "Name" : "sext_ln160", "interface" : "wire", "bitwidth" : 62, "direction" : "READONLY"} , 
 	{ "Name" : "C_1", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_2", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_3", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_4", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_5", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_6", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_7", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_8", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_9", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_10", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_11", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_12", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_13", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_14", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_15", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_16", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_17", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_18", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_19", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_20", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_21", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_22", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_23", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_24", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_25", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_26", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_27", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_28", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_29", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_30", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_31", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_32", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_33", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_34", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_35", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_36", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_37", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_38", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_39", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_40", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_41", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_42", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_43", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_44", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_45", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_46", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_47", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_48", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_49", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_50", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_51", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_52", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_53", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_54", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_55", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_56", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_57", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_58", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_59", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_60", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_61", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_62", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_63", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_64", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 245
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_C_0_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_C_0_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_C_0_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_C_0_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_C_0_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_C_0_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_C_0_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_C_0_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_C_0_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_C_0_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_C_0_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_C_0_RFIFONUM sc_in sc_lv 9 signal 0 } 
	{ m_axi_C_0_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_C_0_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_C_0_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_C_0_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_C_0_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_C_0_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_C_0_BUSER sc_in sc_lv 1 signal 0 } 
	{ sext_ln160 sc_in sc_lv 62 signal 1 } 
	{ C_1_address0 sc_out sc_lv 8 signal 2 } 
	{ C_1_ce0 sc_out sc_logic 1 signal 2 } 
	{ C_1_q0 sc_in sc_lv 24 signal 2 } 
	{ C_2_address0 sc_out sc_lv 8 signal 3 } 
	{ C_2_ce0 sc_out sc_logic 1 signal 3 } 
	{ C_2_q0 sc_in sc_lv 24 signal 3 } 
	{ C_3_address0 sc_out sc_lv 8 signal 4 } 
	{ C_3_ce0 sc_out sc_logic 1 signal 4 } 
	{ C_3_q0 sc_in sc_lv 24 signal 4 } 
	{ C_4_address0 sc_out sc_lv 8 signal 5 } 
	{ C_4_ce0 sc_out sc_logic 1 signal 5 } 
	{ C_4_q0 sc_in sc_lv 24 signal 5 } 
	{ C_5_address0 sc_out sc_lv 8 signal 6 } 
	{ C_5_ce0 sc_out sc_logic 1 signal 6 } 
	{ C_5_q0 sc_in sc_lv 24 signal 6 } 
	{ C_6_address0 sc_out sc_lv 8 signal 7 } 
	{ C_6_ce0 sc_out sc_logic 1 signal 7 } 
	{ C_6_q0 sc_in sc_lv 24 signal 7 } 
	{ C_7_address0 sc_out sc_lv 8 signal 8 } 
	{ C_7_ce0 sc_out sc_logic 1 signal 8 } 
	{ C_7_q0 sc_in sc_lv 24 signal 8 } 
	{ C_8_address0 sc_out sc_lv 8 signal 9 } 
	{ C_8_ce0 sc_out sc_logic 1 signal 9 } 
	{ C_8_q0 sc_in sc_lv 24 signal 9 } 
	{ C_9_address0 sc_out sc_lv 8 signal 10 } 
	{ C_9_ce0 sc_out sc_logic 1 signal 10 } 
	{ C_9_q0 sc_in sc_lv 24 signal 10 } 
	{ C_10_address0 sc_out sc_lv 8 signal 11 } 
	{ C_10_ce0 sc_out sc_logic 1 signal 11 } 
	{ C_10_q0 sc_in sc_lv 24 signal 11 } 
	{ C_11_address0 sc_out sc_lv 8 signal 12 } 
	{ C_11_ce0 sc_out sc_logic 1 signal 12 } 
	{ C_11_q0 sc_in sc_lv 24 signal 12 } 
	{ C_12_address0 sc_out sc_lv 8 signal 13 } 
	{ C_12_ce0 sc_out sc_logic 1 signal 13 } 
	{ C_12_q0 sc_in sc_lv 24 signal 13 } 
	{ C_13_address0 sc_out sc_lv 8 signal 14 } 
	{ C_13_ce0 sc_out sc_logic 1 signal 14 } 
	{ C_13_q0 sc_in sc_lv 24 signal 14 } 
	{ C_14_address0 sc_out sc_lv 8 signal 15 } 
	{ C_14_ce0 sc_out sc_logic 1 signal 15 } 
	{ C_14_q0 sc_in sc_lv 24 signal 15 } 
	{ C_15_address0 sc_out sc_lv 8 signal 16 } 
	{ C_15_ce0 sc_out sc_logic 1 signal 16 } 
	{ C_15_q0 sc_in sc_lv 24 signal 16 } 
	{ C_16_address0 sc_out sc_lv 8 signal 17 } 
	{ C_16_ce0 sc_out sc_logic 1 signal 17 } 
	{ C_16_q0 sc_in sc_lv 24 signal 17 } 
	{ C_17_address0 sc_out sc_lv 8 signal 18 } 
	{ C_17_ce0 sc_out sc_logic 1 signal 18 } 
	{ C_17_q0 sc_in sc_lv 24 signal 18 } 
	{ C_18_address0 sc_out sc_lv 8 signal 19 } 
	{ C_18_ce0 sc_out sc_logic 1 signal 19 } 
	{ C_18_q0 sc_in sc_lv 24 signal 19 } 
	{ C_19_address0 sc_out sc_lv 8 signal 20 } 
	{ C_19_ce0 sc_out sc_logic 1 signal 20 } 
	{ C_19_q0 sc_in sc_lv 24 signal 20 } 
	{ C_20_address0 sc_out sc_lv 8 signal 21 } 
	{ C_20_ce0 sc_out sc_logic 1 signal 21 } 
	{ C_20_q0 sc_in sc_lv 24 signal 21 } 
	{ C_21_address0 sc_out sc_lv 8 signal 22 } 
	{ C_21_ce0 sc_out sc_logic 1 signal 22 } 
	{ C_21_q0 sc_in sc_lv 24 signal 22 } 
	{ C_22_address0 sc_out sc_lv 8 signal 23 } 
	{ C_22_ce0 sc_out sc_logic 1 signal 23 } 
	{ C_22_q0 sc_in sc_lv 24 signal 23 } 
	{ C_23_address0 sc_out sc_lv 8 signal 24 } 
	{ C_23_ce0 sc_out sc_logic 1 signal 24 } 
	{ C_23_q0 sc_in sc_lv 24 signal 24 } 
	{ C_24_address0 sc_out sc_lv 8 signal 25 } 
	{ C_24_ce0 sc_out sc_logic 1 signal 25 } 
	{ C_24_q0 sc_in sc_lv 24 signal 25 } 
	{ C_25_address0 sc_out sc_lv 8 signal 26 } 
	{ C_25_ce0 sc_out sc_logic 1 signal 26 } 
	{ C_25_q0 sc_in sc_lv 24 signal 26 } 
	{ C_26_address0 sc_out sc_lv 8 signal 27 } 
	{ C_26_ce0 sc_out sc_logic 1 signal 27 } 
	{ C_26_q0 sc_in sc_lv 24 signal 27 } 
	{ C_27_address0 sc_out sc_lv 8 signal 28 } 
	{ C_27_ce0 sc_out sc_logic 1 signal 28 } 
	{ C_27_q0 sc_in sc_lv 24 signal 28 } 
	{ C_28_address0 sc_out sc_lv 8 signal 29 } 
	{ C_28_ce0 sc_out sc_logic 1 signal 29 } 
	{ C_28_q0 sc_in sc_lv 24 signal 29 } 
	{ C_29_address0 sc_out sc_lv 8 signal 30 } 
	{ C_29_ce0 sc_out sc_logic 1 signal 30 } 
	{ C_29_q0 sc_in sc_lv 24 signal 30 } 
	{ C_30_address0 sc_out sc_lv 8 signal 31 } 
	{ C_30_ce0 sc_out sc_logic 1 signal 31 } 
	{ C_30_q0 sc_in sc_lv 24 signal 31 } 
	{ C_31_address0 sc_out sc_lv 8 signal 32 } 
	{ C_31_ce0 sc_out sc_logic 1 signal 32 } 
	{ C_31_q0 sc_in sc_lv 24 signal 32 } 
	{ C_32_address0 sc_out sc_lv 8 signal 33 } 
	{ C_32_ce0 sc_out sc_logic 1 signal 33 } 
	{ C_32_q0 sc_in sc_lv 24 signal 33 } 
	{ C_33_address0 sc_out sc_lv 8 signal 34 } 
	{ C_33_ce0 sc_out sc_logic 1 signal 34 } 
	{ C_33_q0 sc_in sc_lv 24 signal 34 } 
	{ C_34_address0 sc_out sc_lv 8 signal 35 } 
	{ C_34_ce0 sc_out sc_logic 1 signal 35 } 
	{ C_34_q0 sc_in sc_lv 24 signal 35 } 
	{ C_35_address0 sc_out sc_lv 8 signal 36 } 
	{ C_35_ce0 sc_out sc_logic 1 signal 36 } 
	{ C_35_q0 sc_in sc_lv 24 signal 36 } 
	{ C_36_address0 sc_out sc_lv 8 signal 37 } 
	{ C_36_ce0 sc_out sc_logic 1 signal 37 } 
	{ C_36_q0 sc_in sc_lv 24 signal 37 } 
	{ C_37_address0 sc_out sc_lv 8 signal 38 } 
	{ C_37_ce0 sc_out sc_logic 1 signal 38 } 
	{ C_37_q0 sc_in sc_lv 24 signal 38 } 
	{ C_38_address0 sc_out sc_lv 8 signal 39 } 
	{ C_38_ce0 sc_out sc_logic 1 signal 39 } 
	{ C_38_q0 sc_in sc_lv 24 signal 39 } 
	{ C_39_address0 sc_out sc_lv 8 signal 40 } 
	{ C_39_ce0 sc_out sc_logic 1 signal 40 } 
	{ C_39_q0 sc_in sc_lv 24 signal 40 } 
	{ C_40_address0 sc_out sc_lv 8 signal 41 } 
	{ C_40_ce0 sc_out sc_logic 1 signal 41 } 
	{ C_40_q0 sc_in sc_lv 24 signal 41 } 
	{ C_41_address0 sc_out sc_lv 8 signal 42 } 
	{ C_41_ce0 sc_out sc_logic 1 signal 42 } 
	{ C_41_q0 sc_in sc_lv 24 signal 42 } 
	{ C_42_address0 sc_out sc_lv 8 signal 43 } 
	{ C_42_ce0 sc_out sc_logic 1 signal 43 } 
	{ C_42_q0 sc_in sc_lv 24 signal 43 } 
	{ C_43_address0 sc_out sc_lv 8 signal 44 } 
	{ C_43_ce0 sc_out sc_logic 1 signal 44 } 
	{ C_43_q0 sc_in sc_lv 24 signal 44 } 
	{ C_44_address0 sc_out sc_lv 8 signal 45 } 
	{ C_44_ce0 sc_out sc_logic 1 signal 45 } 
	{ C_44_q0 sc_in sc_lv 24 signal 45 } 
	{ C_45_address0 sc_out sc_lv 8 signal 46 } 
	{ C_45_ce0 sc_out sc_logic 1 signal 46 } 
	{ C_45_q0 sc_in sc_lv 24 signal 46 } 
	{ C_46_address0 sc_out sc_lv 8 signal 47 } 
	{ C_46_ce0 sc_out sc_logic 1 signal 47 } 
	{ C_46_q0 sc_in sc_lv 24 signal 47 } 
	{ C_47_address0 sc_out sc_lv 8 signal 48 } 
	{ C_47_ce0 sc_out sc_logic 1 signal 48 } 
	{ C_47_q0 sc_in sc_lv 24 signal 48 } 
	{ C_48_address0 sc_out sc_lv 8 signal 49 } 
	{ C_48_ce0 sc_out sc_logic 1 signal 49 } 
	{ C_48_q0 sc_in sc_lv 24 signal 49 } 
	{ C_49_address0 sc_out sc_lv 8 signal 50 } 
	{ C_49_ce0 sc_out sc_logic 1 signal 50 } 
	{ C_49_q0 sc_in sc_lv 24 signal 50 } 
	{ C_50_address0 sc_out sc_lv 8 signal 51 } 
	{ C_50_ce0 sc_out sc_logic 1 signal 51 } 
	{ C_50_q0 sc_in sc_lv 24 signal 51 } 
	{ C_51_address0 sc_out sc_lv 8 signal 52 } 
	{ C_51_ce0 sc_out sc_logic 1 signal 52 } 
	{ C_51_q0 sc_in sc_lv 24 signal 52 } 
	{ C_52_address0 sc_out sc_lv 8 signal 53 } 
	{ C_52_ce0 sc_out sc_logic 1 signal 53 } 
	{ C_52_q0 sc_in sc_lv 24 signal 53 } 
	{ C_53_address0 sc_out sc_lv 8 signal 54 } 
	{ C_53_ce0 sc_out sc_logic 1 signal 54 } 
	{ C_53_q0 sc_in sc_lv 24 signal 54 } 
	{ C_54_address0 sc_out sc_lv 8 signal 55 } 
	{ C_54_ce0 sc_out sc_logic 1 signal 55 } 
	{ C_54_q0 sc_in sc_lv 24 signal 55 } 
	{ C_55_address0 sc_out sc_lv 8 signal 56 } 
	{ C_55_ce0 sc_out sc_logic 1 signal 56 } 
	{ C_55_q0 sc_in sc_lv 24 signal 56 } 
	{ C_56_address0 sc_out sc_lv 8 signal 57 } 
	{ C_56_ce0 sc_out sc_logic 1 signal 57 } 
	{ C_56_q0 sc_in sc_lv 24 signal 57 } 
	{ C_57_address0 sc_out sc_lv 8 signal 58 } 
	{ C_57_ce0 sc_out sc_logic 1 signal 58 } 
	{ C_57_q0 sc_in sc_lv 24 signal 58 } 
	{ C_58_address0 sc_out sc_lv 8 signal 59 } 
	{ C_58_ce0 sc_out sc_logic 1 signal 59 } 
	{ C_58_q0 sc_in sc_lv 24 signal 59 } 
	{ C_59_address0 sc_out sc_lv 8 signal 60 } 
	{ C_59_ce0 sc_out sc_logic 1 signal 60 } 
	{ C_59_q0 sc_in sc_lv 24 signal 60 } 
	{ C_60_address0 sc_out sc_lv 8 signal 61 } 
	{ C_60_ce0 sc_out sc_logic 1 signal 61 } 
	{ C_60_q0 sc_in sc_lv 24 signal 61 } 
	{ C_61_address0 sc_out sc_lv 8 signal 62 } 
	{ C_61_ce0 sc_out sc_logic 1 signal 62 } 
	{ C_61_q0 sc_in sc_lv 24 signal 62 } 
	{ C_62_address0 sc_out sc_lv 8 signal 63 } 
	{ C_62_ce0 sc_out sc_logic 1 signal 63 } 
	{ C_62_q0 sc_in sc_lv 24 signal 63 } 
	{ C_63_address0 sc_out sc_lv 8 signal 64 } 
	{ C_63_ce0 sc_out sc_logic 1 signal 64 } 
	{ C_63_q0 sc_in sc_lv 24 signal 64 } 
	{ C_64_address0 sc_out sc_lv 8 signal 65 } 
	{ C_64_ce0 sc_out sc_logic 1 signal 65 } 
	{ C_64_q0 sc_in sc_lv 24 signal 65 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_C_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_C_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_C_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "C", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_C_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWID" }} , 
 	{ "name": "m_axi_C_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_C_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_C_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_C_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_C_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_C_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_C_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_C_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_C_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_C_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_C_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_C_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_C_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_C_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_C_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WID" }} , 
 	{ "name": "m_axi_C_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_C_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_C_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_C_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "C", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_C_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARID" }} , 
 	{ "name": "m_axi_C_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_C_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_C_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_C_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_C_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_C_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "C", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_C_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_C_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "C", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_C_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_C_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_C_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_C_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "C", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_C_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_C_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RID" }} , 
 	{ "name": "m_axi_C_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_C_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_C_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_C_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_C_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_C_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "C", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_C_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BID" }} , 
 	{ "name": "m_axi_C_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "C", "role": "0_BUSER" }} , 
 	{ "name": "sext_ln160", "direction": "in", "datatype": "sc_lv", "bitwidth":62, "type": "signal", "bundle":{"name": "sext_ln160", "role": "default" }} , 
 	{ "name": "C_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_1", "role": "address0" }} , 
 	{ "name": "C_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_1", "role": "ce0" }} , 
 	{ "name": "C_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_1", "role": "q0" }} , 
 	{ "name": "C_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_2", "role": "address0" }} , 
 	{ "name": "C_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "ce0" }} , 
 	{ "name": "C_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_2", "role": "q0" }} , 
 	{ "name": "C_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_3", "role": "address0" }} , 
 	{ "name": "C_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "ce0" }} , 
 	{ "name": "C_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_3", "role": "q0" }} , 
 	{ "name": "C_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_4", "role": "address0" }} , 
 	{ "name": "C_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "ce0" }} , 
 	{ "name": "C_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_4", "role": "q0" }} , 
 	{ "name": "C_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_5", "role": "address0" }} , 
 	{ "name": "C_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_5", "role": "ce0" }} , 
 	{ "name": "C_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_5", "role": "q0" }} , 
 	{ "name": "C_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_6", "role": "address0" }} , 
 	{ "name": "C_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "ce0" }} , 
 	{ "name": "C_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_6", "role": "q0" }} , 
 	{ "name": "C_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_7", "role": "address0" }} , 
 	{ "name": "C_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "ce0" }} , 
 	{ "name": "C_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_7", "role": "q0" }} , 
 	{ "name": "C_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_8", "role": "address0" }} , 
 	{ "name": "C_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "ce0" }} , 
 	{ "name": "C_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_8", "role": "q0" }} , 
 	{ "name": "C_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_9", "role": "address0" }} , 
 	{ "name": "C_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_9", "role": "ce0" }} , 
 	{ "name": "C_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_9", "role": "q0" }} , 
 	{ "name": "C_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_10", "role": "address0" }} , 
 	{ "name": "C_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "ce0" }} , 
 	{ "name": "C_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_10", "role": "q0" }} , 
 	{ "name": "C_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_11", "role": "address0" }} , 
 	{ "name": "C_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "ce0" }} , 
 	{ "name": "C_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_11", "role": "q0" }} , 
 	{ "name": "C_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_12", "role": "address0" }} , 
 	{ "name": "C_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "ce0" }} , 
 	{ "name": "C_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_12", "role": "q0" }} , 
 	{ "name": "C_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_13", "role": "address0" }} , 
 	{ "name": "C_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_13", "role": "ce0" }} , 
 	{ "name": "C_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_13", "role": "q0" }} , 
 	{ "name": "C_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_14", "role": "address0" }} , 
 	{ "name": "C_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "ce0" }} , 
 	{ "name": "C_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_14", "role": "q0" }} , 
 	{ "name": "C_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_15", "role": "address0" }} , 
 	{ "name": "C_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "ce0" }} , 
 	{ "name": "C_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_15", "role": "q0" }} , 
 	{ "name": "C_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_16", "role": "address0" }} , 
 	{ "name": "C_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "ce0" }} , 
 	{ "name": "C_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_16", "role": "q0" }} , 
 	{ "name": "C_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_17", "role": "address0" }} , 
 	{ "name": "C_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_17", "role": "ce0" }} , 
 	{ "name": "C_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_17", "role": "q0" }} , 
 	{ "name": "C_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_18", "role": "address0" }} , 
 	{ "name": "C_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "ce0" }} , 
 	{ "name": "C_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_18", "role": "q0" }} , 
 	{ "name": "C_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_19", "role": "address0" }} , 
 	{ "name": "C_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "ce0" }} , 
 	{ "name": "C_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_19", "role": "q0" }} , 
 	{ "name": "C_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_20", "role": "address0" }} , 
 	{ "name": "C_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "ce0" }} , 
 	{ "name": "C_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_20", "role": "q0" }} , 
 	{ "name": "C_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_21", "role": "address0" }} , 
 	{ "name": "C_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_21", "role": "ce0" }} , 
 	{ "name": "C_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_21", "role": "q0" }} , 
 	{ "name": "C_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_22", "role": "address0" }} , 
 	{ "name": "C_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "ce0" }} , 
 	{ "name": "C_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_22", "role": "q0" }} , 
 	{ "name": "C_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_23", "role": "address0" }} , 
 	{ "name": "C_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "ce0" }} , 
 	{ "name": "C_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_23", "role": "q0" }} , 
 	{ "name": "C_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_24", "role": "address0" }} , 
 	{ "name": "C_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "ce0" }} , 
 	{ "name": "C_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_24", "role": "q0" }} , 
 	{ "name": "C_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_25", "role": "address0" }} , 
 	{ "name": "C_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_25", "role": "ce0" }} , 
 	{ "name": "C_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_25", "role": "q0" }} , 
 	{ "name": "C_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_26", "role": "address0" }} , 
 	{ "name": "C_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "ce0" }} , 
 	{ "name": "C_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_26", "role": "q0" }} , 
 	{ "name": "C_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_27", "role": "address0" }} , 
 	{ "name": "C_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "ce0" }} , 
 	{ "name": "C_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_27", "role": "q0" }} , 
 	{ "name": "C_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_28", "role": "address0" }} , 
 	{ "name": "C_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "ce0" }} , 
 	{ "name": "C_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_28", "role": "q0" }} , 
 	{ "name": "C_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_29", "role": "address0" }} , 
 	{ "name": "C_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_29", "role": "ce0" }} , 
 	{ "name": "C_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_29", "role": "q0" }} , 
 	{ "name": "C_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_30", "role": "address0" }} , 
 	{ "name": "C_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "ce0" }} , 
 	{ "name": "C_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_30", "role": "q0" }} , 
 	{ "name": "C_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_31", "role": "address0" }} , 
 	{ "name": "C_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "ce0" }} , 
 	{ "name": "C_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_31", "role": "q0" }} , 
 	{ "name": "C_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_32", "role": "address0" }} , 
 	{ "name": "C_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_32", "role": "ce0" }} , 
 	{ "name": "C_32_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_32", "role": "q0" }} , 
 	{ "name": "C_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_33", "role": "address0" }} , 
 	{ "name": "C_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_33", "role": "ce0" }} , 
 	{ "name": "C_33_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_33", "role": "q0" }} , 
 	{ "name": "C_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_34", "role": "address0" }} , 
 	{ "name": "C_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_34", "role": "ce0" }} , 
 	{ "name": "C_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_34", "role": "q0" }} , 
 	{ "name": "C_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_35", "role": "address0" }} , 
 	{ "name": "C_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_35", "role": "ce0" }} , 
 	{ "name": "C_35_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_35", "role": "q0" }} , 
 	{ "name": "C_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_36", "role": "address0" }} , 
 	{ "name": "C_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_36", "role": "ce0" }} , 
 	{ "name": "C_36_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_36", "role": "q0" }} , 
 	{ "name": "C_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_37", "role": "address0" }} , 
 	{ "name": "C_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_37", "role": "ce0" }} , 
 	{ "name": "C_37_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_37", "role": "q0" }} , 
 	{ "name": "C_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_38", "role": "address0" }} , 
 	{ "name": "C_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_38", "role": "ce0" }} , 
 	{ "name": "C_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_38", "role": "q0" }} , 
 	{ "name": "C_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_39", "role": "address0" }} , 
 	{ "name": "C_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_39", "role": "ce0" }} , 
 	{ "name": "C_39_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_39", "role": "q0" }} , 
 	{ "name": "C_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_40", "role": "address0" }} , 
 	{ "name": "C_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_40", "role": "ce0" }} , 
 	{ "name": "C_40_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_40", "role": "q0" }} , 
 	{ "name": "C_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_41", "role": "address0" }} , 
 	{ "name": "C_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_41", "role": "ce0" }} , 
 	{ "name": "C_41_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_41", "role": "q0" }} , 
 	{ "name": "C_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_42", "role": "address0" }} , 
 	{ "name": "C_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_42", "role": "ce0" }} , 
 	{ "name": "C_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_42", "role": "q0" }} , 
 	{ "name": "C_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_43", "role": "address0" }} , 
 	{ "name": "C_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_43", "role": "ce0" }} , 
 	{ "name": "C_43_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_43", "role": "q0" }} , 
 	{ "name": "C_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_44", "role": "address0" }} , 
 	{ "name": "C_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_44", "role": "ce0" }} , 
 	{ "name": "C_44_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_44", "role": "q0" }} , 
 	{ "name": "C_45_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_45", "role": "address0" }} , 
 	{ "name": "C_45_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_45", "role": "ce0" }} , 
 	{ "name": "C_45_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_45", "role": "q0" }} , 
 	{ "name": "C_46_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_46", "role": "address0" }} , 
 	{ "name": "C_46_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_46", "role": "ce0" }} , 
 	{ "name": "C_46_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_46", "role": "q0" }} , 
 	{ "name": "C_47_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_47", "role": "address0" }} , 
 	{ "name": "C_47_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_47", "role": "ce0" }} , 
 	{ "name": "C_47_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_47", "role": "q0" }} , 
 	{ "name": "C_48_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_48", "role": "address0" }} , 
 	{ "name": "C_48_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_48", "role": "ce0" }} , 
 	{ "name": "C_48_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_48", "role": "q0" }} , 
 	{ "name": "C_49_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_49", "role": "address0" }} , 
 	{ "name": "C_49_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_49", "role": "ce0" }} , 
 	{ "name": "C_49_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_49", "role": "q0" }} , 
 	{ "name": "C_50_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_50", "role": "address0" }} , 
 	{ "name": "C_50_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_50", "role": "ce0" }} , 
 	{ "name": "C_50_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_50", "role": "q0" }} , 
 	{ "name": "C_51_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_51", "role": "address0" }} , 
 	{ "name": "C_51_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_51", "role": "ce0" }} , 
 	{ "name": "C_51_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_51", "role": "q0" }} , 
 	{ "name": "C_52_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_52", "role": "address0" }} , 
 	{ "name": "C_52_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_52", "role": "ce0" }} , 
 	{ "name": "C_52_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_52", "role": "q0" }} , 
 	{ "name": "C_53_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_53", "role": "address0" }} , 
 	{ "name": "C_53_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_53", "role": "ce0" }} , 
 	{ "name": "C_53_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_53", "role": "q0" }} , 
 	{ "name": "C_54_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_54", "role": "address0" }} , 
 	{ "name": "C_54_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_54", "role": "ce0" }} , 
 	{ "name": "C_54_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_54", "role": "q0" }} , 
 	{ "name": "C_55_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_55", "role": "address0" }} , 
 	{ "name": "C_55_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_55", "role": "ce0" }} , 
 	{ "name": "C_55_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_55", "role": "q0" }} , 
 	{ "name": "C_56_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_56", "role": "address0" }} , 
 	{ "name": "C_56_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_56", "role": "ce0" }} , 
 	{ "name": "C_56_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_56", "role": "q0" }} , 
 	{ "name": "C_57_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_57", "role": "address0" }} , 
 	{ "name": "C_57_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_57", "role": "ce0" }} , 
 	{ "name": "C_57_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_57", "role": "q0" }} , 
 	{ "name": "C_58_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_58", "role": "address0" }} , 
 	{ "name": "C_58_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_58", "role": "ce0" }} , 
 	{ "name": "C_58_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_58", "role": "q0" }} , 
 	{ "name": "C_59_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_59", "role": "address0" }} , 
 	{ "name": "C_59_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_59", "role": "ce0" }} , 
 	{ "name": "C_59_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_59", "role": "q0" }} , 
 	{ "name": "C_60_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_60", "role": "address0" }} , 
 	{ "name": "C_60_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_60", "role": "ce0" }} , 
 	{ "name": "C_60_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_60", "role": "q0" }} , 
 	{ "name": "C_61_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_61", "role": "address0" }} , 
 	{ "name": "C_61_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_61", "role": "ce0" }} , 
 	{ "name": "C_61_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_61", "role": "q0" }} , 
 	{ "name": "C_62_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_62", "role": "address0" }} , 
 	{ "name": "C_62_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_62", "role": "ce0" }} , 
 	{ "name": "C_62_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_62", "role": "q0" }} , 
 	{ "name": "C_63_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_63", "role": "address0" }} , 
 	{ "name": "C_63_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_63", "role": "ce0" }} , 
 	{ "name": "C_63_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_63", "role": "q0" }} , 
 	{ "name": "C_64_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "C_64", "role": "address0" }} , 
 	{ "name": "C_64_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_64", "role": "ce0" }} , 
 	{ "name": "C_64_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_64", "role": "q0" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12 {
		C {Type O LastRead -1 FirstWrite 2}
		sext_ln160 {Type I LastRead 0 FirstWrite -1}
		C_1 {Type I LastRead 0 FirstWrite -1}
		C_2 {Type I LastRead 0 FirstWrite -1}
		C_3 {Type I LastRead 0 FirstWrite -1}
		C_4 {Type I LastRead 0 FirstWrite -1}
		C_5 {Type I LastRead 0 FirstWrite -1}
		C_6 {Type I LastRead 0 FirstWrite -1}
		C_7 {Type I LastRead 0 FirstWrite -1}
		C_8 {Type I LastRead 0 FirstWrite -1}
		C_9 {Type I LastRead 0 FirstWrite -1}
		C_10 {Type I LastRead 0 FirstWrite -1}
		C_11 {Type I LastRead 0 FirstWrite -1}
		C_12 {Type I LastRead 0 FirstWrite -1}
		C_13 {Type I LastRead 0 FirstWrite -1}
		C_14 {Type I LastRead 0 FirstWrite -1}
		C_15 {Type I LastRead 0 FirstWrite -1}
		C_16 {Type I LastRead 0 FirstWrite -1}
		C_17 {Type I LastRead 0 FirstWrite -1}
		C_18 {Type I LastRead 0 FirstWrite -1}
		C_19 {Type I LastRead 0 FirstWrite -1}
		C_20 {Type I LastRead 0 FirstWrite -1}
		C_21 {Type I LastRead 0 FirstWrite -1}
		C_22 {Type I LastRead 0 FirstWrite -1}
		C_23 {Type I LastRead 0 FirstWrite -1}
		C_24 {Type I LastRead 0 FirstWrite -1}
		C_25 {Type I LastRead 0 FirstWrite -1}
		C_26 {Type I LastRead 0 FirstWrite -1}
		C_27 {Type I LastRead 0 FirstWrite -1}
		C_28 {Type I LastRead 0 FirstWrite -1}
		C_29 {Type I LastRead 0 FirstWrite -1}
		C_30 {Type I LastRead 0 FirstWrite -1}
		C_31 {Type I LastRead 0 FirstWrite -1}
		C_32 {Type I LastRead 0 FirstWrite -1}
		C_33 {Type I LastRead 0 FirstWrite -1}
		C_34 {Type I LastRead 0 FirstWrite -1}
		C_35 {Type I LastRead 0 FirstWrite -1}
		C_36 {Type I LastRead 0 FirstWrite -1}
		C_37 {Type I LastRead 0 FirstWrite -1}
		C_38 {Type I LastRead 0 FirstWrite -1}
		C_39 {Type I LastRead 0 FirstWrite -1}
		C_40 {Type I LastRead 0 FirstWrite -1}
		C_41 {Type I LastRead 0 FirstWrite -1}
		C_42 {Type I LastRead 0 FirstWrite -1}
		C_43 {Type I LastRead 0 FirstWrite -1}
		C_44 {Type I LastRead 0 FirstWrite -1}
		C_45 {Type I LastRead 0 FirstWrite -1}
		C_46 {Type I LastRead 0 FirstWrite -1}
		C_47 {Type I LastRead 0 FirstWrite -1}
		C_48 {Type I LastRead 0 FirstWrite -1}
		C_49 {Type I LastRead 0 FirstWrite -1}
		C_50 {Type I LastRead 0 FirstWrite -1}
		C_51 {Type I LastRead 0 FirstWrite -1}
		C_52 {Type I LastRead 0 FirstWrite -1}
		C_53 {Type I LastRead 0 FirstWrite -1}
		C_54 {Type I LastRead 0 FirstWrite -1}
		C_55 {Type I LastRead 0 FirstWrite -1}
		C_56 {Type I LastRead 0 FirstWrite -1}
		C_57 {Type I LastRead 0 FirstWrite -1}
		C_58 {Type I LastRead 0 FirstWrite -1}
		C_59 {Type I LastRead 0 FirstWrite -1}
		C_60 {Type I LastRead 0 FirstWrite -1}
		C_61 {Type I LastRead 0 FirstWrite -1}
		C_62 {Type I LastRead 0 FirstWrite -1}
		C_63 {Type I LastRead 0 FirstWrite -1}
		C_64 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16387", "Max" : "16387"}
	, {"Name" : "Interval", "Min" : "16387", "Max" : "16387"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	 { m_axi {  { m_axi_C_0_AWVALID VALID 1 1 }  { m_axi_C_0_AWREADY READY 0 1 }  { m_axi_C_0_AWADDR ADDR 1 64 }  { m_axi_C_0_AWID ID 1 1 }  { m_axi_C_0_AWLEN SIZE 1 32 }  { m_axi_C_0_AWSIZE BURST 1 3 }  { m_axi_C_0_AWBURST LOCK 1 2 }  { m_axi_C_0_AWLOCK CACHE 1 2 }  { m_axi_C_0_AWCACHE PROT 1 4 }  { m_axi_C_0_AWPROT QOS 1 3 }  { m_axi_C_0_AWQOS REGION 1 4 }  { m_axi_C_0_AWREGION USER 1 4 }  { m_axi_C_0_AWUSER DATA 1 1 }  { m_axi_C_0_WVALID VALID 1 1 }  { m_axi_C_0_WREADY READY 0 1 }  { m_axi_C_0_WDATA FIFONUM 1 32 }  { m_axi_C_0_WSTRB STRB 1 4 }  { m_axi_C_0_WLAST LAST 1 1 }  { m_axi_C_0_WID ID 1 1 }  { m_axi_C_0_WUSER DATA 1 1 }  { m_axi_C_0_ARVALID VALID 1 1 }  { m_axi_C_0_ARREADY READY 0 1 }  { m_axi_C_0_ARADDR ADDR 1 64 }  { m_axi_C_0_ARID ID 1 1 }  { m_axi_C_0_ARLEN SIZE 1 32 }  { m_axi_C_0_ARSIZE BURST 1 3 }  { m_axi_C_0_ARBURST LOCK 1 2 }  { m_axi_C_0_ARLOCK CACHE 1 2 }  { m_axi_C_0_ARCACHE PROT 1 4 }  { m_axi_C_0_ARPROT QOS 1 3 }  { m_axi_C_0_ARQOS REGION 1 4 }  { m_axi_C_0_ARREGION USER 1 4 }  { m_axi_C_0_ARUSER DATA 1 1 }  { m_axi_C_0_RVALID VALID 0 1 }  { m_axi_C_0_RREADY READY 1 1 }  { m_axi_C_0_RDATA FIFONUM 0 32 }  { m_axi_C_0_RLAST LAST 0 1 }  { m_axi_C_0_RID ID 0 1 }  { m_axi_C_0_RFIFONUM LEN 0 9 }  { m_axi_C_0_RUSER DATA 0 1 }  { m_axi_C_0_RRESP RESP 0 2 }  { m_axi_C_0_BVALID VALID 0 1 }  { m_axi_C_0_BREADY READY 1 1 }  { m_axi_C_0_BRESP RESP 0 2 }  { m_axi_C_0_BID ID 0 1 }  { m_axi_C_0_BUSER DATA 0 1 } } }
	sext_ln160 { ap_none {  { sext_ln160 in_data 0 62 } } }
	C_1 { ap_memory {  { C_1_address0 mem_address 1 8 }  { C_1_ce0 mem_ce 1 1 }  { C_1_q0 mem_dout 0 24 } } }
	C_2 { ap_memory {  { C_2_address0 mem_address 1 8 }  { C_2_ce0 mem_ce 1 1 }  { C_2_q0 mem_dout 0 24 } } }
	C_3 { ap_memory {  { C_3_address0 mem_address 1 8 }  { C_3_ce0 mem_ce 1 1 }  { C_3_q0 mem_dout 0 24 } } }
	C_4 { ap_memory {  { C_4_address0 mem_address 1 8 }  { C_4_ce0 mem_ce 1 1 }  { C_4_q0 mem_dout 0 24 } } }
	C_5 { ap_memory {  { C_5_address0 mem_address 1 8 }  { C_5_ce0 mem_ce 1 1 }  { C_5_q0 mem_dout 0 24 } } }
	C_6 { ap_memory {  { C_6_address0 mem_address 1 8 }  { C_6_ce0 mem_ce 1 1 }  { C_6_q0 mem_dout 0 24 } } }
	C_7 { ap_memory {  { C_7_address0 mem_address 1 8 }  { C_7_ce0 mem_ce 1 1 }  { C_7_q0 mem_dout 0 24 } } }
	C_8 { ap_memory {  { C_8_address0 mem_address 1 8 }  { C_8_ce0 mem_ce 1 1 }  { C_8_q0 mem_dout 0 24 } } }
	C_9 { ap_memory {  { C_9_address0 mem_address 1 8 }  { C_9_ce0 mem_ce 1 1 }  { C_9_q0 mem_dout 0 24 } } }
	C_10 { ap_memory {  { C_10_address0 mem_address 1 8 }  { C_10_ce0 mem_ce 1 1 }  { C_10_q0 mem_dout 0 24 } } }
	C_11 { ap_memory {  { C_11_address0 mem_address 1 8 }  { C_11_ce0 mem_ce 1 1 }  { C_11_q0 mem_dout 0 24 } } }
	C_12 { ap_memory {  { C_12_address0 mem_address 1 8 }  { C_12_ce0 mem_ce 1 1 }  { C_12_q0 mem_dout 0 24 } } }
	C_13 { ap_memory {  { C_13_address0 mem_address 1 8 }  { C_13_ce0 mem_ce 1 1 }  { C_13_q0 mem_dout 0 24 } } }
	C_14 { ap_memory {  { C_14_address0 mem_address 1 8 }  { C_14_ce0 mem_ce 1 1 }  { C_14_q0 mem_dout 0 24 } } }
	C_15 { ap_memory {  { C_15_address0 mem_address 1 8 }  { C_15_ce0 mem_ce 1 1 }  { C_15_q0 mem_dout 0 24 } } }
	C_16 { ap_memory {  { C_16_address0 mem_address 1 8 }  { C_16_ce0 mem_ce 1 1 }  { C_16_q0 mem_dout 0 24 } } }
	C_17 { ap_memory {  { C_17_address0 mem_address 1 8 }  { C_17_ce0 mem_ce 1 1 }  { C_17_q0 mem_dout 0 24 } } }
	C_18 { ap_memory {  { C_18_address0 mem_address 1 8 }  { C_18_ce0 mem_ce 1 1 }  { C_18_q0 mem_dout 0 24 } } }
	C_19 { ap_memory {  { C_19_address0 mem_address 1 8 }  { C_19_ce0 mem_ce 1 1 }  { C_19_q0 mem_dout 0 24 } } }
	C_20 { ap_memory {  { C_20_address0 mem_address 1 8 }  { C_20_ce0 mem_ce 1 1 }  { C_20_q0 mem_dout 0 24 } } }
	C_21 { ap_memory {  { C_21_address0 mem_address 1 8 }  { C_21_ce0 mem_ce 1 1 }  { C_21_q0 mem_dout 0 24 } } }
	C_22 { ap_memory {  { C_22_address0 mem_address 1 8 }  { C_22_ce0 mem_ce 1 1 }  { C_22_q0 mem_dout 0 24 } } }
	C_23 { ap_memory {  { C_23_address0 mem_address 1 8 }  { C_23_ce0 mem_ce 1 1 }  { C_23_q0 mem_dout 0 24 } } }
	C_24 { ap_memory {  { C_24_address0 mem_address 1 8 }  { C_24_ce0 mem_ce 1 1 }  { C_24_q0 mem_dout 0 24 } } }
	C_25 { ap_memory {  { C_25_address0 mem_address 1 8 }  { C_25_ce0 mem_ce 1 1 }  { C_25_q0 mem_dout 0 24 } } }
	C_26 { ap_memory {  { C_26_address0 mem_address 1 8 }  { C_26_ce0 mem_ce 1 1 }  { C_26_q0 mem_dout 0 24 } } }
	C_27 { ap_memory {  { C_27_address0 mem_address 1 8 }  { C_27_ce0 mem_ce 1 1 }  { C_27_q0 mem_dout 0 24 } } }
	C_28 { ap_memory {  { C_28_address0 mem_address 1 8 }  { C_28_ce0 mem_ce 1 1 }  { C_28_q0 mem_dout 0 24 } } }
	C_29 { ap_memory {  { C_29_address0 mem_address 1 8 }  { C_29_ce0 mem_ce 1 1 }  { C_29_q0 mem_dout 0 24 } } }
	C_30 { ap_memory {  { C_30_address0 mem_address 1 8 }  { C_30_ce0 mem_ce 1 1 }  { C_30_q0 mem_dout 0 24 } } }
	C_31 { ap_memory {  { C_31_address0 mem_address 1 8 }  { C_31_ce0 mem_ce 1 1 }  { C_31_q0 mem_dout 0 24 } } }
	C_32 { ap_memory {  { C_32_address0 mem_address 1 8 }  { C_32_ce0 mem_ce 1 1 }  { C_32_q0 mem_dout 0 24 } } }
	C_33 { ap_memory {  { C_33_address0 mem_address 1 8 }  { C_33_ce0 mem_ce 1 1 }  { C_33_q0 mem_dout 0 24 } } }
	C_34 { ap_memory {  { C_34_address0 mem_address 1 8 }  { C_34_ce0 mem_ce 1 1 }  { C_34_q0 mem_dout 0 24 } } }
	C_35 { ap_memory {  { C_35_address0 mem_address 1 8 }  { C_35_ce0 mem_ce 1 1 }  { C_35_q0 mem_dout 0 24 } } }
	C_36 { ap_memory {  { C_36_address0 mem_address 1 8 }  { C_36_ce0 mem_ce 1 1 }  { C_36_q0 mem_dout 0 24 } } }
	C_37 { ap_memory {  { C_37_address0 mem_address 1 8 }  { C_37_ce0 mem_ce 1 1 }  { C_37_q0 mem_dout 0 24 } } }
	C_38 { ap_memory {  { C_38_address0 mem_address 1 8 }  { C_38_ce0 mem_ce 1 1 }  { C_38_q0 mem_dout 0 24 } } }
	C_39 { ap_memory {  { C_39_address0 mem_address 1 8 }  { C_39_ce0 mem_ce 1 1 }  { C_39_q0 mem_dout 0 24 } } }
	C_40 { ap_memory {  { C_40_address0 mem_address 1 8 }  { C_40_ce0 mem_ce 1 1 }  { C_40_q0 mem_dout 0 24 } } }
	C_41 { ap_memory {  { C_41_address0 mem_address 1 8 }  { C_41_ce0 mem_ce 1 1 }  { C_41_q0 mem_dout 0 24 } } }
	C_42 { ap_memory {  { C_42_address0 mem_address 1 8 }  { C_42_ce0 mem_ce 1 1 }  { C_42_q0 mem_dout 0 24 } } }
	C_43 { ap_memory {  { C_43_address0 mem_address 1 8 }  { C_43_ce0 mem_ce 1 1 }  { C_43_q0 mem_dout 0 24 } } }
	C_44 { ap_memory {  { C_44_address0 mem_address 1 8 }  { C_44_ce0 mem_ce 1 1 }  { C_44_q0 mem_dout 0 24 } } }
	C_45 { ap_memory {  { C_45_address0 mem_address 1 8 }  { C_45_ce0 mem_ce 1 1 }  { C_45_q0 mem_dout 0 24 } } }
	C_46 { ap_memory {  { C_46_address0 mem_address 1 8 }  { C_46_ce0 mem_ce 1 1 }  { C_46_q0 mem_dout 0 24 } } }
	C_47 { ap_memory {  { C_47_address0 mem_address 1 8 }  { C_47_ce0 mem_ce 1 1 }  { C_47_q0 mem_dout 0 24 } } }
	C_48 { ap_memory {  { C_48_address0 mem_address 1 8 }  { C_48_ce0 mem_ce 1 1 }  { C_48_q0 mem_dout 0 24 } } }
	C_49 { ap_memory {  { C_49_address0 mem_address 1 8 }  { C_49_ce0 mem_ce 1 1 }  { C_49_q0 mem_dout 0 24 } } }
	C_50 { ap_memory {  { C_50_address0 mem_address 1 8 }  { C_50_ce0 mem_ce 1 1 }  { C_50_q0 mem_dout 0 24 } } }
	C_51 { ap_memory {  { C_51_address0 mem_address 1 8 }  { C_51_ce0 mem_ce 1 1 }  { C_51_q0 mem_dout 0 24 } } }
	C_52 { ap_memory {  { C_52_address0 mem_address 1 8 }  { C_52_ce0 mem_ce 1 1 }  { C_52_q0 mem_dout 0 24 } } }
	C_53 { ap_memory {  { C_53_address0 mem_address 1 8 }  { C_53_ce0 mem_ce 1 1 }  { C_53_q0 mem_dout 0 24 } } }
	C_54 { ap_memory {  { C_54_address0 mem_address 1 8 }  { C_54_ce0 mem_ce 1 1 }  { C_54_q0 mem_dout 0 24 } } }
	C_55 { ap_memory {  { C_55_address0 mem_address 1 8 }  { C_55_ce0 mem_ce 1 1 }  { C_55_q0 mem_dout 0 24 } } }
	C_56 { ap_memory {  { C_56_address0 mem_address 1 8 }  { C_56_ce0 mem_ce 1 1 }  { C_56_q0 mem_dout 0 24 } } }
	C_57 { ap_memory {  { C_57_address0 mem_address 1 8 }  { C_57_ce0 mem_ce 1 1 }  { C_57_q0 mem_dout 0 24 } } }
	C_58 { ap_memory {  { C_58_address0 mem_address 1 8 }  { C_58_ce0 mem_ce 1 1 }  { C_58_q0 mem_dout 0 24 } } }
	C_59 { ap_memory {  { C_59_address0 mem_address 1 8 }  { C_59_ce0 mem_ce 1 1 }  { C_59_q0 mem_dout 0 24 } } }
	C_60 { ap_memory {  { C_60_address0 mem_address 1 8 }  { C_60_ce0 mem_ce 1 1 }  { C_60_q0 mem_dout 0 24 } } }
	C_61 { ap_memory {  { C_61_address0 mem_address 1 8 }  { C_61_ce0 mem_ce 1 1 }  { C_61_q0 mem_dout 0 24 } } }
	C_62 { ap_memory {  { C_62_address0 mem_address 1 8 }  { C_62_ce0 mem_ce 1 1 }  { C_62_q0 mem_dout 0 24 } } }
	C_63 { ap_memory {  { C_63_address0 mem_address 1 8 }  { C_63_ce0 mem_ce 1 1 }  { C_63_q0 mem_dout 0 24 } } }
	C_64 { ap_memory {  { C_64_address0 mem_address 1 8 }  { C_64_ce0 mem_ce 1 1 }  { C_64_q0 mem_dout 0 24 } } }
}
