
STM32F103_BLUE_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007584  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d08  08007698  08007698  00017698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080093a0  080093a0  000193a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080093a8  080093a8  000193a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080093b0  080093b0  000193b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a38  20000000  080093b4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000304  20000a38  08009dec  00020a38  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000d3c  08009dec  00020d3c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a38  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fcc7  00000000  00000000  00020a61  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003806  00000000  00000000  00040728  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000d96f  00000000  00000000  00043f2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e68  00000000  00000000  000518a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000014f0  00000000  00000000  00052708  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000098d1  00000000  00000000  00053bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0007b391  00000000  00000000  0005d4c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      000000f7  00000000  00000000  000d885a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003ab8  00000000  00000000  000d8954  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  000146df  00000000  00000000  000dc40c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a38 	.word	0x20000a38
 800012c:	00000000 	.word	0x00000000
 8000130:	0800767c 	.word	0x0800767c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a3c 	.word	0x20000a3c
 800014c:	0800767c 	.word	0x0800767c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b974 	b.w	8000d88 <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	468c      	mov	ip, r1
 8000abe:	4604      	mov	r4, r0
 8000ac0:	9e08      	ldr	r6, [sp, #32]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d14b      	bne.n	8000b5e <__udivmoddi4+0xa6>
 8000ac6:	428a      	cmp	r2, r1
 8000ac8:	4615      	mov	r5, r2
 8000aca:	d967      	bls.n	8000b9c <__udivmoddi4+0xe4>
 8000acc:	fab2 f282 	clz	r2, r2
 8000ad0:	b14a      	cbz	r2, 8000ae6 <__udivmoddi4+0x2e>
 8000ad2:	f1c2 0720 	rsb	r7, r2, #32
 8000ad6:	fa01 f302 	lsl.w	r3, r1, r2
 8000ada:	fa20 f707 	lsr.w	r7, r0, r7
 8000ade:	4095      	lsls	r5, r2
 8000ae0:	ea47 0c03 	orr.w	ip, r7, r3
 8000ae4:	4094      	lsls	r4, r2
 8000ae6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000aea:	fbbc f7fe 	udiv	r7, ip, lr
 8000aee:	fa1f f885 	uxth.w	r8, r5
 8000af2:	fb0e c317 	mls	r3, lr, r7, ip
 8000af6:	fb07 f908 	mul.w	r9, r7, r8
 8000afa:	0c21      	lsrs	r1, r4, #16
 8000afc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b00:	4599      	cmp	r9, r3
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x60>
 8000b04:	18eb      	adds	r3, r5, r3
 8000b06:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b0a:	f080 811c 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b0e:	4599      	cmp	r9, r3
 8000b10:	f240 8119 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b14:	3f02      	subs	r7, #2
 8000b16:	442b      	add	r3, r5
 8000b18:	eba3 0309 	sub.w	r3, r3, r9
 8000b1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b24:	fb00 f108 	mul.w	r1, r0, r8
 8000b28:	b2a4      	uxth	r4, r4
 8000b2a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b2e:	42a1      	cmp	r1, r4
 8000b30:	d909      	bls.n	8000b46 <__udivmoddi4+0x8e>
 8000b32:	192c      	adds	r4, r5, r4
 8000b34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b38:	f080 8107 	bcs.w	8000d4a <__udivmoddi4+0x292>
 8000b3c:	42a1      	cmp	r1, r4
 8000b3e:	f240 8104 	bls.w	8000d4a <__udivmoddi4+0x292>
 8000b42:	3802      	subs	r0, #2
 8000b44:	442c      	add	r4, r5
 8000b46:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b4a:	2700      	movs	r7, #0
 8000b4c:	1a64      	subs	r4, r4, r1
 8000b4e:	b11e      	cbz	r6, 8000b58 <__udivmoddi4+0xa0>
 8000b50:	2300      	movs	r3, #0
 8000b52:	40d4      	lsrs	r4, r2
 8000b54:	e9c6 4300 	strd	r4, r3, [r6]
 8000b58:	4639      	mov	r1, r7
 8000b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5e:	428b      	cmp	r3, r1
 8000b60:	d909      	bls.n	8000b76 <__udivmoddi4+0xbe>
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	f000 80ec 	beq.w	8000d40 <__udivmoddi4+0x288>
 8000b68:	2700      	movs	r7, #0
 8000b6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000b6e:	4638      	mov	r0, r7
 8000b70:	4639      	mov	r1, r7
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f783 	clz	r7, r3
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	d148      	bne.n	8000c10 <__udivmoddi4+0x158>
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xd0>
 8000b82:	4282      	cmp	r2, r0
 8000b84:	f200 80fb 	bhi.w	8000d7e <__udivmoddi4+0x2c6>
 8000b88:	1a84      	subs	r4, r0, r2
 8000b8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	469c      	mov	ip, r3
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	d0e0      	beq.n	8000b58 <__udivmoddi4+0xa0>
 8000b96:	e9c6 4c00 	strd	r4, ip, [r6]
 8000b9a:	e7dd      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000b9c:	b902      	cbnz	r2, 8000ba0 <__udivmoddi4+0xe8>
 8000b9e:	deff      	udf	#255	; 0xff
 8000ba0:	fab2 f282 	clz	r2, r2
 8000ba4:	2a00      	cmp	r2, #0
 8000ba6:	f040 808f 	bne.w	8000cc8 <__udivmoddi4+0x210>
 8000baa:	2701      	movs	r7, #1
 8000bac:	1b49      	subs	r1, r1, r5
 8000bae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000bb2:	fa1f f985 	uxth.w	r9, r5
 8000bb6:	fbb1 fef8 	udiv	lr, r1, r8
 8000bba:	fb08 111e 	mls	r1, r8, lr, r1
 8000bbe:	fb09 f00e 	mul.w	r0, r9, lr
 8000bc2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000bc6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000bca:	4298      	cmp	r0, r3
 8000bcc:	d907      	bls.n	8000bde <__udivmoddi4+0x126>
 8000bce:	18eb      	adds	r3, r5, r3
 8000bd0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000bd4:	d202      	bcs.n	8000bdc <__udivmoddi4+0x124>
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	f200 80cd 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bdc:	468e      	mov	lr, r1
 8000bde:	1a1b      	subs	r3, r3, r0
 8000be0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000be4:	fb08 3310 	mls	r3, r8, r0, r3
 8000be8:	fb09 f900 	mul.w	r9, r9, r0
 8000bec:	b2a4      	uxth	r4, r4
 8000bee:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf2:	45a1      	cmp	r9, r4
 8000bf4:	d907      	bls.n	8000c06 <__udivmoddi4+0x14e>
 8000bf6:	192c      	adds	r4, r5, r4
 8000bf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bfc:	d202      	bcs.n	8000c04 <__udivmoddi4+0x14c>
 8000bfe:	45a1      	cmp	r9, r4
 8000c00:	f200 80b6 	bhi.w	8000d70 <__udivmoddi4+0x2b8>
 8000c04:	4618      	mov	r0, r3
 8000c06:	eba4 0409 	sub.w	r4, r4, r9
 8000c0a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c0e:	e79e      	b.n	8000b4e <__udivmoddi4+0x96>
 8000c10:	f1c7 0520 	rsb	r5, r7, #32
 8000c14:	40bb      	lsls	r3, r7
 8000c16:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1e:	fa21 f405 	lsr.w	r4, r1, r5
 8000c22:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c26:	fbb4 f9fe 	udiv	r9, r4, lr
 8000c2a:	fa1f f88c 	uxth.w	r8, ip
 8000c2e:	fb0e 4419 	mls	r4, lr, r9, r4
 8000c32:	fa20 f305 	lsr.w	r3, r0, r5
 8000c36:	40b9      	lsls	r1, r7
 8000c38:	fb09 fa08 	mul.w	sl, r9, r8
 8000c3c:	4319      	orrs	r1, r3
 8000c3e:	0c0b      	lsrs	r3, r1, #16
 8000c40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c44:	45a2      	cmp	sl, r4
 8000c46:	fa02 f207 	lsl.w	r2, r2, r7
 8000c4a:	fa00 f307 	lsl.w	r3, r0, r7
 8000c4e:	d90b      	bls.n	8000c68 <__udivmoddi4+0x1b0>
 8000c50:	eb1c 0404 	adds.w	r4, ip, r4
 8000c54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c58:	f080 8088 	bcs.w	8000d6c <__udivmoddi4+0x2b4>
 8000c5c:	45a2      	cmp	sl, r4
 8000c5e:	f240 8085 	bls.w	8000d6c <__udivmoddi4+0x2b4>
 8000c62:	f1a9 0902 	sub.w	r9, r9, #2
 8000c66:	4464      	add	r4, ip
 8000c68:	eba4 040a 	sub.w	r4, r4, sl
 8000c6c:	fbb4 f0fe 	udiv	r0, r4, lr
 8000c70:	fb0e 4410 	mls	r4, lr, r0, r4
 8000c74:	fb00 fa08 	mul.w	sl, r0, r8
 8000c78:	b289      	uxth	r1, r1
 8000c7a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000c7e:	45a2      	cmp	sl, r4
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x1dc>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c8a:	d26b      	bcs.n	8000d64 <__udivmoddi4+0x2ac>
 8000c8c:	45a2      	cmp	sl, r4
 8000c8e:	d969      	bls.n	8000d64 <__udivmoddi4+0x2ac>
 8000c90:	3802      	subs	r0, #2
 8000c92:	4464      	add	r4, ip
 8000c94:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c98:	fba0 8902 	umull	r8, r9, r0, r2
 8000c9c:	eba4 040a 	sub.w	r4, r4, sl
 8000ca0:	454c      	cmp	r4, r9
 8000ca2:	4641      	mov	r1, r8
 8000ca4:	46ce      	mov	lr, r9
 8000ca6:	d354      	bcc.n	8000d52 <__udivmoddi4+0x29a>
 8000ca8:	d051      	beq.n	8000d4e <__udivmoddi4+0x296>
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d069      	beq.n	8000d82 <__udivmoddi4+0x2ca>
 8000cae:	1a5a      	subs	r2, r3, r1
 8000cb0:	eb64 040e 	sbc.w	r4, r4, lr
 8000cb4:	fa04 f505 	lsl.w	r5, r4, r5
 8000cb8:	fa22 f307 	lsr.w	r3, r2, r7
 8000cbc:	40fc      	lsrs	r4, r7
 8000cbe:	431d      	orrs	r5, r3
 8000cc0:	e9c6 5400 	strd	r5, r4, [r6]
 8000cc4:	2700      	movs	r7, #0
 8000cc6:	e747      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000cc8:	4095      	lsls	r5, r2
 8000cca:	f1c2 0320 	rsb	r3, r2, #32
 8000cce:	fa21 f003 	lsr.w	r0, r1, r3
 8000cd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000cd6:	fbb0 f7f8 	udiv	r7, r0, r8
 8000cda:	fa1f f985 	uxth.w	r9, r5
 8000cde:	fb08 0017 	mls	r0, r8, r7, r0
 8000ce2:	fa24 f303 	lsr.w	r3, r4, r3
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fb07 fc09 	mul.w	ip, r7, r9
 8000cec:	430b      	orrs	r3, r1
 8000cee:	0c19      	lsrs	r1, r3, #16
 8000cf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000cf4:	458c      	cmp	ip, r1
 8000cf6:	fa04 f402 	lsl.w	r4, r4, r2
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x254>
 8000cfc:	1869      	adds	r1, r5, r1
 8000cfe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d02:	d231      	bcs.n	8000d68 <__udivmoddi4+0x2b0>
 8000d04:	458c      	cmp	ip, r1
 8000d06:	d92f      	bls.n	8000d68 <__udivmoddi4+0x2b0>
 8000d08:	3f02      	subs	r7, #2
 8000d0a:	4429      	add	r1, r5
 8000d0c:	eba1 010c 	sub.w	r1, r1, ip
 8000d10:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d14:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d18:	fb00 fe09 	mul.w	lr, r0, r9
 8000d1c:	b299      	uxth	r1, r3
 8000d1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d22:	458e      	cmp	lr, r1
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x27e>
 8000d26:	1869      	adds	r1, r5, r1
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2c:	d218      	bcs.n	8000d60 <__udivmoddi4+0x2a8>
 8000d2e:	458e      	cmp	lr, r1
 8000d30:	d916      	bls.n	8000d60 <__udivmoddi4+0x2a8>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4429      	add	r1, r5
 8000d36:	eba1 010e 	sub.w	r1, r1, lr
 8000d3a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d3e:	e73a      	b.n	8000bb6 <__udivmoddi4+0xfe>
 8000d40:	4637      	mov	r7, r6
 8000d42:	4630      	mov	r0, r6
 8000d44:	e708      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000d46:	460f      	mov	r7, r1
 8000d48:	e6e6      	b.n	8000b18 <__udivmoddi4+0x60>
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	e6fb      	b.n	8000b46 <__udivmoddi4+0x8e>
 8000d4e:	4543      	cmp	r3, r8
 8000d50:	d2ab      	bcs.n	8000caa <__udivmoddi4+0x1f2>
 8000d52:	ebb8 0102 	subs.w	r1, r8, r2
 8000d56:	eb69 020c 	sbc.w	r2, r9, ip
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	4696      	mov	lr, r2
 8000d5e:	e7a4      	b.n	8000caa <__udivmoddi4+0x1f2>
 8000d60:	4618      	mov	r0, r3
 8000d62:	e7e8      	b.n	8000d36 <__udivmoddi4+0x27e>
 8000d64:	4608      	mov	r0, r1
 8000d66:	e795      	b.n	8000c94 <__udivmoddi4+0x1dc>
 8000d68:	4607      	mov	r7, r0
 8000d6a:	e7cf      	b.n	8000d0c <__udivmoddi4+0x254>
 8000d6c:	4681      	mov	r9, r0
 8000d6e:	e77b      	b.n	8000c68 <__udivmoddi4+0x1b0>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	e747      	b.n	8000c06 <__udivmoddi4+0x14e>
 8000d76:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7a:	442b      	add	r3, r5
 8000d7c:	e72f      	b.n	8000bde <__udivmoddi4+0x126>
 8000d7e:	4638      	mov	r0, r7
 8000d80:	e707      	b.n	8000b92 <__udivmoddi4+0xda>
 8000d82:	4637      	mov	r7, r6
 8000d84:	e6e8      	b.n	8000b58 <__udivmoddi4+0xa0>
 8000d86:	bf00      	nop

08000d88 <__aeabi_idiv0>:
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop

08000d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <HAL_InitTick+0x3c>)
{
 8000d90:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d92:	7818      	ldrb	r0, [r3, #0]
 8000d94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d98:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d9c:	4a0b      	ldr	r2, [pc, #44]	; (8000dcc <HAL_InitTick+0x40>)
 8000d9e:	6810      	ldr	r0, [r2, #0]
 8000da0:	fbb0 f0f3 	udiv	r0, r0, r3
 8000da4:	f000 faee 	bl	8001384 <HAL_SYSTICK_Config>
 8000da8:	4604      	mov	r4, r0
 8000daa:	b958      	cbnz	r0, 8000dc4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dac:	2d0f      	cmp	r5, #15
 8000dae:	d809      	bhi.n	8000dc4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db0:	4602      	mov	r2, r0
 8000db2:	4629      	mov	r1, r5
 8000db4:	f04f 30ff 	mov.w	r0, #4294967295
 8000db8:	f000 faa4 	bl	8001304 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <HAL_InitTick+0x44>)
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	601d      	str	r5, [r3, #0]
 8000dc2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000dc4:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000dc6:	bd38      	pop	{r3, r4, r5, pc}
 8000dc8:	20000000 	.word	0x20000000
 8000dcc:	20000084 	.word	0x20000084
 8000dd0:	20000004 	.word	0x20000004

08000dd4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd4:	4a07      	ldr	r2, [pc, #28]	; (8000df4 <HAL_Init+0x20>)
{
 8000dd6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dda:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ddc:	f043 0310 	orr.w	r3, r3, #16
 8000de0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de2:	f000 fa7d 	bl	80012e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f7ff ffd0 	bl	8000d8c <HAL_InitTick>
  HAL_MspInit();
 8000dec:	f003 f800 	bl	8003df0 <HAL_MspInit>
}
 8000df0:	2000      	movs	r0, #0
 8000df2:	bd08      	pop	{r3, pc}
 8000df4:	40022000 	.word	0x40022000

08000df8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000df8:	4a03      	ldr	r2, [pc, #12]	; (8000e08 <HAL_IncTick+0x10>)
 8000dfa:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <HAL_IncTick+0x14>)
 8000dfc:	6811      	ldr	r1, [r2, #0]
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	440b      	add	r3, r1
 8000e02:	6013      	str	r3, [r2, #0]
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20000a90 	.word	0x20000a90
 8000e0c:	20000000 	.word	0x20000000

08000e10 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e10:	4b01      	ldr	r3, [pc, #4]	; (8000e18 <HAL_GetTick+0x8>)
 8000e12:	6818      	ldr	r0, [r3, #0]
}
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	20000a90 	.word	0x20000a90

08000e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e1c:	b538      	push	{r3, r4, r5, lr}
 8000e1e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e20:	f7ff fff6 	bl	8000e10 <HAL_GetTick>
 8000e24:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e26:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000e28:	bf1e      	ittt	ne
 8000e2a:	4b04      	ldrne	r3, [pc, #16]	; (8000e3c <HAL_Delay+0x20>)
 8000e2c:	781b      	ldrbne	r3, [r3, #0]
 8000e2e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e30:	f7ff ffee 	bl	8000e10 <HAL_GetTick>
 8000e34:	1b40      	subs	r0, r0, r5
 8000e36:	4284      	cmp	r4, r0
 8000e38:	d8fa      	bhi.n	8000e30 <HAL_Delay+0x14>
  {
  }
}
 8000e3a:	bd38      	pop	{r3, r4, r5, pc}
 8000e3c:	20000000 	.word	0x20000000

08000e40 <HAL_ADC_ConvCpltCallback>:
 8000e40:	4770      	bx	lr

08000e42 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e42:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000e44:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000e46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e48:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000e4c:	d11b      	bne.n	8000e86 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e54:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	6892      	ldr	r2, [r2, #8]
 8000e5a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000e5e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000e62:	d10c      	bne.n	8000e7e <ADC_DMAConvCplt+0x3c>
 8000e64:	68da      	ldr	r2, [r3, #12]
 8000e66:	b952      	cbnz	r2, 8000e7e <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e6e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e72:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e74:	bf5e      	ittt	pl
 8000e76:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000e78:	f042 0201 	orrpl.w	r2, r2, #1
 8000e7c:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff ffde 	bl	8000e40 <HAL_ADC_ConvCpltCallback>
 8000e84:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e86:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4718      	bx	r3

08000e90 <HAL_ADC_ConvHalfCpltCallback>:
 8000e90:	4770      	bx	lr

08000e92 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000e92:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000e94:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000e96:	f7ff fffb 	bl	8000e90 <HAL_ADC_ConvHalfCpltCallback>
 8000e9a:	bd08      	pop	{r3, pc}

08000e9c <HAL_ADC_ErrorCallback>:
{
 8000e9c:	4770      	bx	lr

08000e9e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e9e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000ea0:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000ea2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ea8:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000eaa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000eb2:	f7ff fff3 	bl	8000e9c <HAL_ADC_ErrorCallback>
 8000eb6:	bd08      	pop	{r3, pc}

08000eb8 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000eb8:	2300      	movs	r3, #0
{ 
 8000eba:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000ebc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000ebe:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d074      	beq.n	8000fb0 <HAL_ADC_ConfigChannel+0xf8>
 8000ec6:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000ec8:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000eca:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000ece:	2d06      	cmp	r5, #6
 8000ed0:	6802      	ldr	r2, [r0, #0]
 8000ed2:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000ed6:	680c      	ldr	r4, [r1, #0]
 8000ed8:	d825      	bhi.n	8000f26 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000eda:	442b      	add	r3, r5
 8000edc:	251f      	movs	r5, #31
 8000ede:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000ee0:	3b05      	subs	r3, #5
 8000ee2:	409d      	lsls	r5, r3
 8000ee4:	ea26 0505 	bic.w	r5, r6, r5
 8000ee8:	fa04 f303 	lsl.w	r3, r4, r3
 8000eec:	432b      	orrs	r3, r5
 8000eee:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ef0:	2c09      	cmp	r4, #9
 8000ef2:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000ef6:	688d      	ldr	r5, [r1, #8]
 8000ef8:	d92f      	bls.n	8000f5a <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000efa:	2607      	movs	r6, #7
 8000efc:	4423      	add	r3, r4
 8000efe:	68d1      	ldr	r1, [r2, #12]
 8000f00:	3b1e      	subs	r3, #30
 8000f02:	409e      	lsls	r6, r3
 8000f04:	ea21 0106 	bic.w	r1, r1, r6
 8000f08:	fa05 f303 	lsl.w	r3, r5, r3
 8000f0c:	430b      	orrs	r3, r1
 8000f0e:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000f10:	f1a4 0310 	sub.w	r3, r4, #16
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d92b      	bls.n	8000f70 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f18:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	b002      	add	sp, #8
 8000f24:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000f26:	2d0c      	cmp	r5, #12
 8000f28:	d80b      	bhi.n	8000f42 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f2a:	442b      	add	r3, r5
 8000f2c:	251f      	movs	r5, #31
 8000f2e:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000f30:	3b23      	subs	r3, #35	; 0x23
 8000f32:	409d      	lsls	r5, r3
 8000f34:	ea26 0505 	bic.w	r5, r6, r5
 8000f38:	fa04 f303 	lsl.w	r3, r4, r3
 8000f3c:	432b      	orrs	r3, r5
 8000f3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f40:	e7d6      	b.n	8000ef0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f42:	442b      	add	r3, r5
 8000f44:	251f      	movs	r5, #31
 8000f46:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000f48:	3b41      	subs	r3, #65	; 0x41
 8000f4a:	409d      	lsls	r5, r3
 8000f4c:	ea26 0505 	bic.w	r5, r6, r5
 8000f50:	fa04 f303 	lsl.w	r3, r4, r3
 8000f54:	432b      	orrs	r3, r5
 8000f56:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000f58:	e7ca      	b.n	8000ef0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f5a:	2607      	movs	r6, #7
 8000f5c:	6911      	ldr	r1, [r2, #16]
 8000f5e:	4423      	add	r3, r4
 8000f60:	409e      	lsls	r6, r3
 8000f62:	ea21 0106 	bic.w	r1, r1, r6
 8000f66:	fa05 f303 	lsl.w	r3, r5, r3
 8000f6a:	430b      	orrs	r3, r1
 8000f6c:	6113      	str	r3, [r2, #16]
 8000f6e:	e7cf      	b.n	8000f10 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000f70:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <HAL_ADC_ConfigChannel+0xfc>)
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d116      	bne.n	8000fa4 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000f76:	6893      	ldr	r3, [r2, #8]
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	d4cd      	bmi.n	8000f18 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f7c:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000f7e:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f80:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f84:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000f86:	d1c7      	bne.n	8000f18 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <HAL_ADC_ConfigChannel+0x100>)
 8000f8a:	4a0c      	ldr	r2, [pc, #48]	; (8000fbc <HAL_ADC_ConfigChannel+0x104>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f92:	230a      	movs	r3, #10
 8000f94:	4353      	muls	r3, r2
            wait_loop_index--;
 8000f96:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000f98:	9b01      	ldr	r3, [sp, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0bc      	beq.n	8000f18 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000f9e:	9b01      	ldr	r3, [sp, #4]
 8000fa0:	3b01      	subs	r3, #1
 8000fa2:	e7f8      	b.n	8000f96 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000fa4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000fa6:	f043 0320 	orr.w	r3, r3, #32
 8000faa:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e7b4      	b.n	8000f1a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	e7b5      	b.n	8000f20 <HAL_ADC_ConfigChannel+0x68>
 8000fb4:	40012400 	.word	0x40012400
 8000fb8:	20000084 	.word	0x20000084
 8000fbc:	000f4240 	.word	0x000f4240

08000fc0 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8000fc0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000fc4:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d01d      	beq.n	8001006 <HAL_ADC_AnalogWDGConfig+0x46>
 8000fca:	2301      	movs	r3, #1
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8000fcc:	680a      	ldr	r2, [r1, #0]
  __HAL_LOCK(hadc);
 8000fce:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if(AnalogWDGConfig->ITMode == ENABLE)
 8000fd2:	688b      	ldr	r3, [r1, #8]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	6803      	ldr	r3, [r0, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8000fd8:	685c      	ldr	r4, [r3, #4]
 8000fda:	bf0c      	ite	eq
 8000fdc:	f044 0440 	orreq.w	r4, r4, #64	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8000fe0:	f024 0440 	bicne.w	r4, r4, #64	; 0x40
 8000fe4:	605c      	str	r4, [r3, #4]
  MODIFY_REG(hadc->Instance->CR1            ,
 8000fe6:	684c      	ldr	r4, [r1, #4]
 8000fe8:	685d      	ldr	r5, [r3, #4]
 8000fea:	4322      	orrs	r2, r4
 8000fec:	4c07      	ldr	r4, [pc, #28]	; (800100c <HAL_ADC_AnalogWDGConfig+0x4c>)
 8000fee:	402c      	ands	r4, r5
 8000ff0:	4322      	orrs	r2, r4
 8000ff2:	605a      	str	r2, [r3, #4]
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8000ff4:	68ca      	ldr	r2, [r1, #12]
 8000ff6:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 8000ff8:	690a      	ldr	r2, [r1, #16]
 8000ffa:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  return HAL_OK;
 8001002:	4618      	mov	r0, r3
 8001004:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8001006:	2002      	movs	r0, #2
}
 8001008:	bd30      	pop	{r4, r5, pc}
 800100a:	bf00      	nop
 800100c:	ff3ffde0 	.word	0xff3ffde0

08001010 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8001010:	2300      	movs	r3, #0
{
 8001012:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001014:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001016:	6803      	ldr	r3, [r0, #0]
{
 8001018:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	07d2      	lsls	r2, r2, #31
 800101e:	d502      	bpl.n	8001026 <ADC_Enable+0x16>
  return HAL_OK;
 8001020:	2000      	movs	r0, #0
}
 8001022:	b002      	add	sp, #8
 8001024:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	f042 0201 	orr.w	r2, r2, #1
 800102c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800102e:	4b12      	ldr	r3, [pc, #72]	; (8001078 <ADC_Enable+0x68>)
 8001030:	4a12      	ldr	r2, [pc, #72]	; (800107c <ADC_Enable+0x6c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001038:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800103a:	9b01      	ldr	r3, [sp, #4]
 800103c:	b9c3      	cbnz	r3, 8001070 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800103e:	f7ff fee7 	bl	8000e10 <HAL_GetTick>
 8001042:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001044:	6823      	ldr	r3, [r4, #0]
 8001046:	689d      	ldr	r5, [r3, #8]
 8001048:	f015 0501 	ands.w	r5, r5, #1
 800104c:	d1e8      	bne.n	8001020 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800104e:	f7ff fedf 	bl	8000e10 <HAL_GetTick>
 8001052:	1b80      	subs	r0, r0, r6
 8001054:	2802      	cmp	r0, #2
 8001056:	d9f5      	bls.n	8001044 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001058:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800105a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800105e:	f043 0310 	orr.w	r3, r3, #16
 8001062:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001064:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001066:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800106e:	e7d8      	b.n	8001022 <ADC_Enable+0x12>
      wait_loop_index--;
 8001070:	9b01      	ldr	r3, [sp, #4]
 8001072:	3b01      	subs	r3, #1
 8001074:	e7e0      	b.n	8001038 <ADC_Enable+0x28>
 8001076:	bf00      	nop
 8001078:	20000084 	.word	0x20000084
 800107c:	000f4240 	.word	0x000f4240

08001080 <HAL_ADC_Start_DMA>:
{
 8001080:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8001084:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001086:	4b40      	ldr	r3, [pc, #256]	; (8001188 <HAL_ADC_Start_DMA+0x108>)
 8001088:	6802      	ldr	r2, [r0, #0]
{
 800108a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800108c:	429a      	cmp	r2, r3
{
 800108e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001090:	d002      	beq.n	8001098 <HAL_ADC_Start_DMA+0x18>
 8001092:	493e      	ldr	r1, [pc, #248]	; (800118c <HAL_ADC_Start_DMA+0x10c>)
 8001094:	428a      	cmp	r2, r1
 8001096:	d103      	bne.n	80010a0 <HAL_ADC_Start_DMA+0x20>
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800109e:	d16e      	bne.n	800117e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80010a0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d06c      	beq.n	8001182 <HAL_ADC_Start_DMA+0x102>
 80010a8:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80010aa:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80010ac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80010b0:	f7ff ffae 	bl	8001010 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80010b4:	4606      	mov	r6, r0
 80010b6:	2800      	cmp	r0, #0
 80010b8:	d15d      	bne.n	8001176 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 80010ba:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010bc:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80010be:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010c2:	4b32      	ldr	r3, [pc, #200]	; (800118c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80010c4:	f020 0001 	bic.w	r0, r0, #1
 80010c8:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010cc:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80010ce:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010d0:	d104      	bne.n	80010dc <HAL_ADC_Start_DMA+0x5c>
 80010d2:	4a2d      	ldr	r2, [pc, #180]	; (8001188 <HAL_ADC_Start_DMA+0x108>)
 80010d4:	6853      	ldr	r3, [r2, #4]
 80010d6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80010da:	d13e      	bne.n	800115a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80010dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010de:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80010e2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010e4:	684b      	ldr	r3, [r1, #4]
 80010e6:	055a      	lsls	r2, r3, #21
 80010e8:	d505      	bpl.n	80010f6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010f4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010f8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010fa:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010fe:	bf18      	it	ne
 8001100:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001102:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001104:	bf18      	it	ne
 8001106:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800110a:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 800110c:	2300      	movs	r3, #0
 800110e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001112:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001114:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001116:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001118:	4b1e      	ldr	r3, [pc, #120]	; (8001194 <HAL_ADC_Start_DMA+0x114>)
 800111a:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800111c:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <HAL_ADC_Start_DMA+0x118>)
 800111e:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001120:	f06f 0302 	mvn.w	r3, #2
 8001124:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001128:	f851 3c44 	ldr.w	r3, [r1, #-68]
 800112c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001130:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001134:	4643      	mov	r3, r8
 8001136:	f000 f981 	bl	800143c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800113a:	6823      	ldr	r3, [r4, #0]
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001142:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	bf0c      	ite	eq
 800114a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800114e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001152:	609a      	str	r2, [r3, #8]
}
 8001154:	4630      	mov	r0, r6
 8001156:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800115a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800115c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001160:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001162:	6853      	ldr	r3, [r2, #4]
 8001164:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001166:	bf41      	itttt	mi
 8001168:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800116a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800116e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001172:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8001174:	e7bf      	b.n	80010f6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8001176:	2300      	movs	r3, #0
 8001178:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800117c:	e7ea      	b.n	8001154 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 800117e:	2601      	movs	r6, #1
 8001180:	e7e8      	b.n	8001154 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8001182:	2602      	movs	r6, #2
 8001184:	e7e6      	b.n	8001154 <HAL_ADC_Start_DMA+0xd4>
 8001186:	bf00      	nop
 8001188:	40012400 	.word	0x40012400
 800118c:	40012800 	.word	0x40012800
 8001190:	08000e43 	.word	0x08000e43
 8001194:	08000e93 	.word	0x08000e93
 8001198:	08000e9f 	.word	0x08000e9f

0800119c <ADC_ConversionStop_Disable>:
{
 800119c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 800119e:	6803      	ldr	r3, [r0, #0]
{
 80011a0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011a2:	689a      	ldr	r2, [r3, #8]
 80011a4:	07d2      	lsls	r2, r2, #31
 80011a6:	d401      	bmi.n	80011ac <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80011a8:	2000      	movs	r0, #0
 80011aa:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80011ac:	689a      	ldr	r2, [r3, #8]
 80011ae:	f022 0201 	bic.w	r2, r2, #1
 80011b2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80011b4:	f7ff fe2c 	bl	8000e10 <HAL_GetTick>
 80011b8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011ba:	6823      	ldr	r3, [r4, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	07db      	lsls	r3, r3, #31
 80011c0:	d5f2      	bpl.n	80011a8 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011c2:	f7ff fe25 	bl	8000e10 <HAL_GetTick>
 80011c6:	1b40      	subs	r0, r0, r5
 80011c8:	2802      	cmp	r0, #2
 80011ca:	d9f6      	bls.n	80011ba <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ce:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011d0:	f043 0310 	orr.w	r3, r3, #16
 80011d4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80011de:	bd38      	pop	{r3, r4, r5, pc}

080011e0 <HAL_ADC_Init>:
{
 80011e0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80011e2:	4604      	mov	r4, r0
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d071      	beq.n	80012cc <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80011ea:	b923      	cbnz	r3, 80011f6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80011ec:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80011ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80011f2:	f002 fe55 	bl	8003ea0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80011f6:	4620      	mov	r0, r4
 80011f8:	f7ff ffd0 	bl	800119c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80011fe:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8001202:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001204:	d164      	bne.n	80012d0 <HAL_ADC_Init+0xf0>
 8001206:	2800      	cmp	r0, #0
 8001208:	d162      	bne.n	80012d0 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800120a:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 800120c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001210:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8001212:	f023 0302 	bic.w	r3, r3, #2
 8001216:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800121a:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800121c:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800121e:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001220:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001222:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001226:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800122a:	d038      	beq.n	800129e <HAL_ADC_Init+0xbe>
 800122c:	2901      	cmp	r1, #1
 800122e:	bf14      	ite	ne
 8001230:	4606      	movne	r6, r0
 8001232:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001236:	6965      	ldr	r5, [r4, #20]
 8001238:	2d01      	cmp	r5, #1
 800123a:	d107      	bne.n	800124c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800123c:	2b00      	cmp	r3, #0
 800123e:	d130      	bne.n	80012a2 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001240:	69a3      	ldr	r3, [r4, #24]
 8001242:	3b01      	subs	r3, #1
 8001244:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001248:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800124c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800124e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001252:	685d      	ldr	r5, [r3, #4]
 8001254:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001258:	ea45 0506 	orr.w	r5, r5, r6
 800125c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800125e:	689e      	ldr	r6, [r3, #8]
 8001260:	4d1d      	ldr	r5, [pc, #116]	; (80012d8 <HAL_ADC_Init+0xf8>)
 8001262:	ea05 0506 	and.w	r5, r5, r6
 8001266:	ea45 0502 	orr.w	r5, r5, r2
 800126a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800126c:	d001      	beq.n	8001272 <HAL_ADC_Init+0x92>
 800126e:	2901      	cmp	r1, #1
 8001270:	d120      	bne.n	80012b4 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001272:	6921      	ldr	r1, [r4, #16]
 8001274:	3901      	subs	r1, #1
 8001276:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001278:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800127a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800127e:	4329      	orrs	r1, r5
 8001280:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001282:	6899      	ldr	r1, [r3, #8]
 8001284:	4b15      	ldr	r3, [pc, #84]	; (80012dc <HAL_ADC_Init+0xfc>)
 8001286:	400b      	ands	r3, r1
 8001288:	429a      	cmp	r2, r3
 800128a:	d115      	bne.n	80012b8 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 800128c:	2300      	movs	r3, #0
 800128e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001290:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001292:	f023 0303 	bic.w	r3, r3, #3
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	62a3      	str	r3, [r4, #40]	; 0x28
 800129c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800129e:	460e      	mov	r6, r1
 80012a0:	e7c9      	b.n	8001236 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012a4:	f043 0320 	orr.w	r3, r3, #32
 80012a8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80012b2:	e7cb      	b.n	800124c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80012b4:	2100      	movs	r1, #0
 80012b6:	e7df      	b.n	8001278 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80012b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012ba:	f023 0312 	bic.w	r3, r3, #18
 80012be:	f043 0310 	orr.w	r3, r3, #16
 80012c2:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80012cc:	2001      	movs	r0, #1
}
 80012ce:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012d0:	f043 0310 	orr.w	r3, r3, #16
 80012d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80012d6:	e7f9      	b.n	80012cc <HAL_ADC_Init+0xec>
 80012d8:	ffe1f7fd 	.word	0xffe1f7fd
 80012dc:	ff1f0efe 	.word	0xff1f0efe

080012e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4a07      	ldr	r2, [pc, #28]	; (8001300 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80012e2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80012e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80012ee:	041b      	lsls	r3, r3, #16
 80012f0:	0c1b      	lsrs	r3, r3, #16
 80012f2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80012fa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80012fc:	60d3      	str	r3, [r2, #12]
 80012fe:	4770      	bx	lr
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001304:	4b17      	ldr	r3, [pc, #92]	; (8001364 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001306:	b530      	push	{r4, r5, lr}
 8001308:	68dc      	ldr	r4, [r3, #12]
 800130a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800130e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001312:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001314:	2b04      	cmp	r3, #4
 8001316:	bf28      	it	cs
 8001318:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800131a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800131c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001320:	bf98      	it	ls
 8001322:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	fa05 f303 	lsl.w	r3, r5, r3
 8001328:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800132c:	bf88      	it	hi
 800132e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	4019      	ands	r1, r3
 8001332:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001334:	fa05 f404 	lsl.w	r4, r5, r4
 8001338:	3c01      	subs	r4, #1
 800133a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800133c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800133e:	ea42 0201 	orr.w	r2, r2, r1
 8001342:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001346:	bfaf      	iteee	ge
 8001348:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800134c:	4b06      	ldrlt	r3, [pc, #24]	; (8001368 <HAL_NVIC_SetPriority+0x64>)
 800134e:	f000 000f 	andlt.w	r0, r0, #15
 8001352:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001354:	bfa5      	ittet	ge
 8001356:	b2d2      	uxtbge	r2, r2
 8001358:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001362:	bd30      	pop	{r4, r5, pc}
 8001364:	e000ed00 	.word	0xe000ed00
 8001368:	e000ed14 	.word	0xe000ed14

0800136c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800136c:	2301      	movs	r3, #1
 800136e:	0942      	lsrs	r2, r0, #5
 8001370:	f000 001f 	and.w	r0, r0, #31
 8001374:	fa03 f000 	lsl.w	r0, r3, r0
 8001378:	4b01      	ldr	r3, [pc, #4]	; (8001380 <HAL_NVIC_EnableIRQ+0x14>)
 800137a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800137e:	4770      	bx	lr
 8001380:	e000e100 	.word	0xe000e100

08001384 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001384:	3801      	subs	r0, #1
 8001386:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800138a:	d20a      	bcs.n	80013a2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800138e:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001390:	4a06      	ldr	r2, [pc, #24]	; (80013ac <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001392:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001394:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001398:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800139c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000e010 	.word	0xe000e010
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80013b0:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80013b2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	bf0c      	ite	eq
 80013b8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80013bc:	f022 0204 	bicne.w	r2, r2, #4
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	4770      	bx	lr
 80013c4:	e000e010 	.word	0xe000e010

080013c8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80013c8:	4770      	bx	lr

080013ca <HAL_SYSTICK_IRQHandler>:
{
 80013ca:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80013cc:	f7ff fffc 	bl	80013c8 <HAL_SYSTICK_Callback>
 80013d0:	bd08      	pop	{r3, pc}
	...

080013d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013d4:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80013d6:	b350      	cbz	r0, 800142e <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80013d8:	2214      	movs	r2, #20
 80013da:	6801      	ldr	r1, [r0, #0]
 80013dc:	4b15      	ldr	r3, [pc, #84]	; (8001434 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013de:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80013e0:	440b      	add	r3, r1
 80013e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 80013ec:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80013ee:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80013f0:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013f2:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80013f6:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013f8:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013fa:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013fe:	4323      	orrs	r3, r4
 8001400:	6904      	ldr	r4, [r0, #16]
 8001402:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001404:	6944      	ldr	r4, [r0, #20]
 8001406:	4323      	orrs	r3, r4
 8001408:	6984      	ldr	r4, [r0, #24]
 800140a:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800140c:	69c4      	ldr	r4, [r0, #28]
 800140e:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001410:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001412:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001414:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001416:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001418:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 800141c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800141e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001420:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001422:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001424:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001426:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 800142a:	4618      	mov	r0, r3
 800142c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800142e:	2001      	movs	r0, #1
}
 8001430:	bd10      	pop	{r4, pc}
 8001432:	bf00      	nop
 8001434:	bffdfff8 	.word	0xbffdfff8
 8001438:	40020000 	.word	0x40020000

0800143c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800143e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001442:	2c01      	cmp	r4, #1
 8001444:	d035      	beq.n	80014b2 <HAL_DMA_Start_IT+0x76>
 8001446:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001448:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800144c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001450:	42a5      	cmp	r5, r4
 8001452:	f04f 0600 	mov.w	r6, #0
 8001456:	f04f 0402 	mov.w	r4, #2
 800145a:	d128      	bne.n	80014ae <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800145c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001460:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001462:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001464:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001466:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001468:	f026 0601 	bic.w	r6, r6, #1
 800146c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800146e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001470:	40bd      	lsls	r5, r7
 8001472:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001474:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001476:	6843      	ldr	r3, [r0, #4]
 8001478:	6805      	ldr	r5, [r0, #0]
 800147a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800147c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800147e:	bf0b      	itete	eq
 8001480:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001482:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001484:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001486:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001488:	b14b      	cbz	r3, 800149e <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148a:	6823      	ldr	r3, [r4, #0]
 800148c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001490:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001492:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001494:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	602b      	str	r3, [r5, #0]
 800149c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800149e:	6823      	ldr	r3, [r4, #0]
 80014a0:	f023 0304 	bic.w	r3, r3, #4
 80014a4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014a6:	6823      	ldr	r3, [r4, #0]
 80014a8:	f043 030a 	orr.w	r3, r3, #10
 80014ac:	e7f0      	b.n	8001490 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80014ae:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80014b2:	2002      	movs	r0, #2
}
 80014b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080014b8 <HAL_DMA_IRQHandler>:
{
 80014b8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014ba:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014bc:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014be:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014c0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80014c2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014c4:	4095      	lsls	r5, r2
 80014c6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80014c8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014ca:	d032      	beq.n	8001532 <HAL_DMA_IRQHandler+0x7a>
 80014cc:	074d      	lsls	r5, r1, #29
 80014ce:	d530      	bpl.n	8001532 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014d4:	bf5e      	ittt	pl
 80014d6:	681a      	ldrpl	r2, [r3, #0]
 80014d8:	f022 0204 	bicpl.w	r2, r2, #4
 80014dc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014de:	4a3e      	ldr	r2, [pc, #248]	; (80015d8 <HAL_DMA_IRQHandler+0x120>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d019      	beq.n	8001518 <HAL_DMA_IRQHandler+0x60>
 80014e4:	3214      	adds	r2, #20
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d018      	beq.n	800151c <HAL_DMA_IRQHandler+0x64>
 80014ea:	3214      	adds	r2, #20
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d017      	beq.n	8001520 <HAL_DMA_IRQHandler+0x68>
 80014f0:	3214      	adds	r2, #20
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d017      	beq.n	8001526 <HAL_DMA_IRQHandler+0x6e>
 80014f6:	3214      	adds	r2, #20
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d017      	beq.n	800152c <HAL_DMA_IRQHandler+0x74>
 80014fc:	3214      	adds	r2, #20
 80014fe:	4293      	cmp	r3, r2
 8001500:	bf0c      	ite	eq
 8001502:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001506:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800150a:	4a34      	ldr	r2, [pc, #208]	; (80015dc <HAL_DMA_IRQHandler+0x124>)
 800150c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800150e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001510:	2b00      	cmp	r3, #0
 8001512:	d05e      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x11a>
}
 8001514:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001516:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001518:	2304      	movs	r3, #4
 800151a:	e7f6      	b.n	800150a <HAL_DMA_IRQHandler+0x52>
 800151c:	2340      	movs	r3, #64	; 0x40
 800151e:	e7f4      	b.n	800150a <HAL_DMA_IRQHandler+0x52>
 8001520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001524:	e7f1      	b.n	800150a <HAL_DMA_IRQHandler+0x52>
 8001526:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800152a:	e7ee      	b.n	800150a <HAL_DMA_IRQHandler+0x52>
 800152c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001530:	e7eb      	b.n	800150a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001532:	2502      	movs	r5, #2
 8001534:	4095      	lsls	r5, r2
 8001536:	4225      	tst	r5, r4
 8001538:	d035      	beq.n	80015a6 <HAL_DMA_IRQHandler+0xee>
 800153a:	078d      	lsls	r5, r1, #30
 800153c:	d533      	bpl.n	80015a6 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	0694      	lsls	r4, r2, #26
 8001542:	d406      	bmi.n	8001552 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	f022 020a 	bic.w	r2, r2, #10
 800154a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800154c:	2201      	movs	r2, #1
 800154e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001552:	4a21      	ldr	r2, [pc, #132]	; (80015d8 <HAL_DMA_IRQHandler+0x120>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d019      	beq.n	800158c <HAL_DMA_IRQHandler+0xd4>
 8001558:	3214      	adds	r2, #20
 800155a:	4293      	cmp	r3, r2
 800155c:	d018      	beq.n	8001590 <HAL_DMA_IRQHandler+0xd8>
 800155e:	3214      	adds	r2, #20
 8001560:	4293      	cmp	r3, r2
 8001562:	d017      	beq.n	8001594 <HAL_DMA_IRQHandler+0xdc>
 8001564:	3214      	adds	r2, #20
 8001566:	4293      	cmp	r3, r2
 8001568:	d017      	beq.n	800159a <HAL_DMA_IRQHandler+0xe2>
 800156a:	3214      	adds	r2, #20
 800156c:	4293      	cmp	r3, r2
 800156e:	d017      	beq.n	80015a0 <HAL_DMA_IRQHandler+0xe8>
 8001570:	3214      	adds	r2, #20
 8001572:	4293      	cmp	r3, r2
 8001574:	bf0c      	ite	eq
 8001576:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800157a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <HAL_DMA_IRQHandler+0x124>)
 8001580:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001582:	2300      	movs	r3, #0
 8001584:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001588:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800158a:	e7c1      	b.n	8001510 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800158c:	2302      	movs	r3, #2
 800158e:	e7f6      	b.n	800157e <HAL_DMA_IRQHandler+0xc6>
 8001590:	2320      	movs	r3, #32
 8001592:	e7f4      	b.n	800157e <HAL_DMA_IRQHandler+0xc6>
 8001594:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001598:	e7f1      	b.n	800157e <HAL_DMA_IRQHandler+0xc6>
 800159a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800159e:	e7ee      	b.n	800157e <HAL_DMA_IRQHandler+0xc6>
 80015a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015a4:	e7eb      	b.n	800157e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015a6:	2508      	movs	r5, #8
 80015a8:	4095      	lsls	r5, r2
 80015aa:	4225      	tst	r5, r4
 80015ac:	d011      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x11a>
 80015ae:	0709      	lsls	r1, r1, #28
 80015b0:	d50f      	bpl.n	80015d2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015b2:	6819      	ldr	r1, [r3, #0]
 80015b4:	f021 010e 	bic.w	r1, r1, #14
 80015b8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015ba:	2301      	movs	r3, #1
 80015bc:	fa03 f202 	lsl.w	r2, r3, r2
 80015c0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015c2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80015c4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80015c8:	2300      	movs	r3, #0
 80015ca:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80015ce:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80015d0:	e79e      	b.n	8001510 <HAL_DMA_IRQHandler+0x58>
}
 80015d2:	bc70      	pop	{r4, r5, r6}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40020008 	.word	0x40020008
 80015dc:	40020000 	.word	0x40020000

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80015e4:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80015e6:	4616      	mov	r6, r2
 80015e8:	4b65      	ldr	r3, [pc, #404]	; (8001780 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015ea:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001790 <HAL_GPIO_Init+0x1b0>
 80015ee:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001794 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80015f2:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015f6:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80015f8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015fc:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001600:	45a0      	cmp	r8, r4
 8001602:	d17f      	bne.n	8001704 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001604:	684d      	ldr	r5, [r1, #4]
 8001606:	2d12      	cmp	r5, #18
 8001608:	f000 80af 	beq.w	800176a <HAL_GPIO_Init+0x18a>
 800160c:	f200 8088 	bhi.w	8001720 <HAL_GPIO_Init+0x140>
 8001610:	2d02      	cmp	r5, #2
 8001612:	f000 80a7 	beq.w	8001764 <HAL_GPIO_Init+0x184>
 8001616:	d87c      	bhi.n	8001712 <HAL_GPIO_Init+0x132>
 8001618:	2d00      	cmp	r5, #0
 800161a:	f000 808e 	beq.w	800173a <HAL_GPIO_Init+0x15a>
 800161e:	2d01      	cmp	r5, #1
 8001620:	f000 809e 	beq.w	8001760 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001624:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001628:	2cff      	cmp	r4, #255	; 0xff
 800162a:	bf93      	iteet	ls
 800162c:	4682      	movls	sl, r0
 800162e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001632:	3d08      	subhi	r5, #8
 8001634:	f8d0 b000 	ldrls.w	fp, [r0]
 8001638:	bf92      	itee	ls
 800163a:	00b5      	lslls	r5, r6, #2
 800163c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001640:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001642:	fa09 f805 	lsl.w	r8, r9, r5
 8001646:	ea2b 0808 	bic.w	r8, fp, r8
 800164a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800164e:	bf88      	it	hi
 8001650:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001654:	ea48 0505 	orr.w	r5, r8, r5
 8001658:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800165c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001660:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001664:	d04e      	beq.n	8001704 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001666:	4d47      	ldr	r5, [pc, #284]	; (8001784 <HAL_GPIO_Init+0x1a4>)
 8001668:	4f46      	ldr	r7, [pc, #280]	; (8001784 <HAL_GPIO_Init+0x1a4>)
 800166a:	69ad      	ldr	r5, [r5, #24]
 800166c:	f026 0803 	bic.w	r8, r6, #3
 8001670:	f045 0501 	orr.w	r5, r5, #1
 8001674:	61bd      	str	r5, [r7, #24]
 8001676:	69bd      	ldr	r5, [r7, #24]
 8001678:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800167c:	f005 0501 	and.w	r5, r5, #1
 8001680:	9501      	str	r5, [sp, #4]
 8001682:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001686:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800168a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800168c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001690:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001694:	fa09 f90b 	lsl.w	r9, r9, fp
 8001698:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800169c:	4d3a      	ldr	r5, [pc, #232]	; (8001788 <HAL_GPIO_Init+0x1a8>)
 800169e:	42a8      	cmp	r0, r5
 80016a0:	d068      	beq.n	8001774 <HAL_GPIO_Init+0x194>
 80016a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016a6:	42a8      	cmp	r0, r5
 80016a8:	d066      	beq.n	8001778 <HAL_GPIO_Init+0x198>
 80016aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016ae:	42a8      	cmp	r0, r5
 80016b0:	d064      	beq.n	800177c <HAL_GPIO_Init+0x19c>
 80016b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016b6:	42a8      	cmp	r0, r5
 80016b8:	bf0c      	ite	eq
 80016ba:	2503      	moveq	r5, #3
 80016bc:	2504      	movne	r5, #4
 80016be:	fa05 f50b 	lsl.w	r5, r5, fp
 80016c2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80016c6:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016ca:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016cc:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80016d0:	bf14      	ite	ne
 80016d2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016d4:	43a5      	biceq	r5, r4
 80016d6:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016d8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016da:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80016de:	bf14      	ite	ne
 80016e0:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016e2:	43a5      	biceq	r5, r4
 80016e4:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016e6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016e8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80016ec:	bf14      	ite	ne
 80016ee:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016f0:	43a5      	biceq	r5, r4
 80016f2:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016f4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80016fa:	bf14      	ite	ne
 80016fc:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016fe:	ea25 0404 	biceq.w	r4, r5, r4
 8001702:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001704:	3601      	adds	r6, #1
 8001706:	2e10      	cmp	r6, #16
 8001708:	f47f af73 	bne.w	80015f2 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 800170c:	b003      	add	sp, #12
 800170e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001712:	2d03      	cmp	r5, #3
 8001714:	d022      	beq.n	800175c <HAL_GPIO_Init+0x17c>
 8001716:	2d11      	cmp	r5, #17
 8001718:	d184      	bne.n	8001624 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800171a:	68ca      	ldr	r2, [r1, #12]
 800171c:	3204      	adds	r2, #4
          break;
 800171e:	e781      	b.n	8001624 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001720:	4f1a      	ldr	r7, [pc, #104]	; (800178c <HAL_GPIO_Init+0x1ac>)
 8001722:	42bd      	cmp	r5, r7
 8001724:	d009      	beq.n	800173a <HAL_GPIO_Init+0x15a>
 8001726:	d812      	bhi.n	800174e <HAL_GPIO_Init+0x16e>
 8001728:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001798 <HAL_GPIO_Init+0x1b8>
 800172c:	454d      	cmp	r5, r9
 800172e:	d004      	beq.n	800173a <HAL_GPIO_Init+0x15a>
 8001730:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001734:	454d      	cmp	r5, r9
 8001736:	f47f af75 	bne.w	8001624 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800173a:	688a      	ldr	r2, [r1, #8]
 800173c:	b1c2      	cbz	r2, 8001770 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800173e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001740:	bf0c      	ite	eq
 8001742:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001746:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800174a:	2208      	movs	r2, #8
 800174c:	e76a      	b.n	8001624 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800174e:	4575      	cmp	r5, lr
 8001750:	d0f3      	beq.n	800173a <HAL_GPIO_Init+0x15a>
 8001752:	4565      	cmp	r5, ip
 8001754:	d0f1      	beq.n	800173a <HAL_GPIO_Init+0x15a>
 8001756:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800179c <HAL_GPIO_Init+0x1bc>
 800175a:	e7eb      	b.n	8001734 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800175c:	2200      	movs	r2, #0
 800175e:	e761      	b.n	8001624 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001760:	68ca      	ldr	r2, [r1, #12]
          break;
 8001762:	e75f      	b.n	8001624 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001764:	68ca      	ldr	r2, [r1, #12]
 8001766:	3208      	adds	r2, #8
          break;
 8001768:	e75c      	b.n	8001624 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800176a:	68ca      	ldr	r2, [r1, #12]
 800176c:	320c      	adds	r2, #12
          break;
 800176e:	e759      	b.n	8001624 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001770:	2204      	movs	r2, #4
 8001772:	e757      	b.n	8001624 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001774:	2500      	movs	r5, #0
 8001776:	e7a2      	b.n	80016be <HAL_GPIO_Init+0xde>
 8001778:	2501      	movs	r5, #1
 800177a:	e7a0      	b.n	80016be <HAL_GPIO_Init+0xde>
 800177c:	2502      	movs	r5, #2
 800177e:	e79e      	b.n	80016be <HAL_GPIO_Init+0xde>
 8001780:	40010400 	.word	0x40010400
 8001784:	40021000 	.word	0x40021000
 8001788:	40010800 	.word	0x40010800
 800178c:	10210000 	.word	0x10210000
 8001790:	10310000 	.word	0x10310000
 8001794:	10320000 	.word	0x10320000
 8001798:	10110000 	.word	0x10110000
 800179c:	10220000 	.word	0x10220000

080017a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017a0:	b10a      	cbz	r2, 80017a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017a2:	6101      	str	r1, [r0, #16]
 80017a4:	4770      	bx	lr
 80017a6:	0409      	lsls	r1, r1, #16
 80017a8:	e7fb      	b.n	80017a2 <HAL_GPIO_WritePin+0x2>

080017aa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80017aa:	68c3      	ldr	r3, [r0, #12]
 80017ac:	4059      	eors	r1, r3
 80017ae:	60c1      	str	r1, [r0, #12]
 80017b0:	4770      	bx	lr

080017b2 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80017b2:	6802      	ldr	r2, [r0, #0]
 80017b4:	6953      	ldr	r3, [r2, #20]
 80017b6:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80017ba:	d00d      	beq.n	80017d8 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017bc:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80017c0:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80017c2:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80017c4:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80017c6:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 80017d0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 80017d4:	2001      	movs	r0, #1
 80017d6:	4770      	bx	lr
  }
  return HAL_OK;
 80017d8:	4618      	mov	r0, r3
}
 80017da:	4770      	bx	lr

080017dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80017dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017e0:	4604      	mov	r4, r0
 80017e2:	4617      	mov	r7, r2
 80017e4:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80017e6:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80017ea:	b28e      	uxth	r6, r1
 80017ec:	6825      	ldr	r5, [r4, #0]
 80017ee:	f1b8 0f01 	cmp.w	r8, #1
 80017f2:	bf0c      	ite	eq
 80017f4:	696b      	ldreq	r3, [r5, #20]
 80017f6:	69ab      	ldrne	r3, [r5, #24]
 80017f8:	ea36 0303 	bics.w	r3, r6, r3
 80017fc:	bf14      	ite	ne
 80017fe:	2001      	movne	r0, #1
 8001800:	2000      	moveq	r0, #0
 8001802:	b908      	cbnz	r0, 8001808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001804:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001808:	696b      	ldr	r3, [r5, #20]
 800180a:	055a      	lsls	r2, r3, #21
 800180c:	d512      	bpl.n	8001834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800180e:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8001810:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001812:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001816:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001818:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800181c:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800181e:	2304      	movs	r3, #4
 8001820:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8001822:	2300      	movs	r3, #0
      return HAL_ERROR;
 8001824:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 8001826:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001828:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 800182c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001830:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001834:	1c7b      	adds	r3, r7, #1
 8001836:	d0d9      	beq.n	80017ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001838:	b94f      	cbnz	r7, 800184e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 800183a:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 800183c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800183e:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001840:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001844:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001848:	2003      	movs	r0, #3
 800184a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800184e:	f7ff fadf 	bl	8000e10 <HAL_GetTick>
 8001852:	eba0 0009 	sub.w	r0, r0, r9
 8001856:	4287      	cmp	r7, r0
 8001858:	d2c8      	bcs.n	80017ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 800185a:	e7ee      	b.n	800183a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

0800185c <I2C_WaitOnFlagUntilTimeout>:
{
 800185c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001860:	4604      	mov	r4, r0
 8001862:	4690      	mov	r8, r2
 8001864:	461f      	mov	r7, r3
 8001866:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001868:	f3c1 4907 	ubfx	r9, r1, #16, #8
 800186c:	b28d      	uxth	r5, r1
 800186e:	6823      	ldr	r3, [r4, #0]
 8001870:	f1b9 0f01 	cmp.w	r9, #1
 8001874:	bf0c      	ite	eq
 8001876:	695b      	ldreq	r3, [r3, #20]
 8001878:	699b      	ldrne	r3, [r3, #24]
 800187a:	ea35 0303 	bics.w	r3, r5, r3
 800187e:	bf0c      	ite	eq
 8001880:	2301      	moveq	r3, #1
 8001882:	2300      	movne	r3, #0
 8001884:	4543      	cmp	r3, r8
 8001886:	d002      	beq.n	800188e <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001888:	2000      	movs	r0, #0
}
 800188a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 800188e:	1c7b      	adds	r3, r7, #1
 8001890:	d0ed      	beq.n	800186e <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001892:	b95f      	cbnz	r7, 80018ac <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001894:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001896:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001898:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 800189a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 800189e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80018a2:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018a4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80018a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80018ac:	f7ff fab0 	bl	8000e10 <HAL_GetTick>
 80018b0:	1b80      	subs	r0, r0, r6
 80018b2:	4287      	cmp	r7, r0
 80018b4:	d2db      	bcs.n	800186e <I2C_WaitOnFlagUntilTimeout+0x12>
 80018b6:	e7ed      	b.n	8001894 <I2C_WaitOnFlagUntilTimeout+0x38>

080018b8 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 80018b8:	b570      	push	{r4, r5, r6, lr}
 80018ba:	4604      	mov	r4, r0
 80018bc:	460d      	mov	r5, r1
 80018be:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018c0:	6823      	ldr	r3, [r4, #0]
 80018c2:	695b      	ldr	r3, [r3, #20]
 80018c4:	061b      	lsls	r3, r3, #24
 80018c6:	d501      	bpl.n	80018cc <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 80018c8:	2000      	movs	r0, #0
 80018ca:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80018cc:	4620      	mov	r0, r4
 80018ce:	f7ff ff70 	bl	80017b2 <I2C_IsAcknowledgeFailed>
 80018d2:	b9a8      	cbnz	r0, 8001900 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80018d4:	1c6a      	adds	r2, r5, #1
 80018d6:	d0f3      	beq.n	80018c0 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80018d8:	b965      	cbnz	r5, 80018f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018da:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80018dc:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018de:	f043 0320 	orr.w	r3, r3, #32
 80018e2:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80018e4:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80018e6:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 80018e8:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80018ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80018ee:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80018f2:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80018f4:	f7ff fa8c 	bl	8000e10 <HAL_GetTick>
 80018f8:	1b80      	subs	r0, r0, r6
 80018fa:	4285      	cmp	r5, r0
 80018fc:	d2e0      	bcs.n	80018c0 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 80018fe:	e7ec      	b.n	80018da <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001900:	2001      	movs	r0, #1
}
 8001902:	bd70      	pop	{r4, r5, r6, pc}

08001904 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001904:	b570      	push	{r4, r5, r6, lr}
 8001906:	4604      	mov	r4, r0
 8001908:	460d      	mov	r5, r1
 800190a:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800190c:	6820      	ldr	r0, [r4, #0]
 800190e:	6943      	ldr	r3, [r0, #20]
 8001910:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001914:	d001      	beq.n	800191a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001916:	2000      	movs	r0, #0
}
 8001918:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800191a:	6942      	ldr	r2, [r0, #20]
 800191c:	06d2      	lsls	r2, r2, #27
 800191e:	d50b      	bpl.n	8001938 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001920:	f06f 0210 	mvn.w	r2, #16
 8001924:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001926:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001928:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800192a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 800192e:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001930:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001932:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001936:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001938:	b95d      	cbnz	r5, 8001952 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800193a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800193c:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800193e:	f043 0320 	orr.w	r3, r3, #32
 8001942:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001944:	2320      	movs	r3, #32
 8001946:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 800194a:	2300      	movs	r3, #0
 800194c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001950:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001952:	f7ff fa5d 	bl	8000e10 <HAL_GetTick>
 8001956:	1b80      	subs	r0, r0, r6
 8001958:	4285      	cmp	r5, r0
 800195a:	d2d7      	bcs.n	800190c <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 800195c:	e7ed      	b.n	800193a <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

0800195e <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 800195e:	b570      	push	{r4, r5, r6, lr}
 8001960:	4604      	mov	r4, r0
 8001962:	460d      	mov	r5, r1
 8001964:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001966:	6823      	ldr	r3, [r4, #0]
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	075b      	lsls	r3, r3, #29
 800196c:	d501      	bpl.n	8001972 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 800196e:	2000      	movs	r0, #0
 8001970:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001972:	4620      	mov	r0, r4
 8001974:	f7ff ff1d 	bl	80017b2 <I2C_IsAcknowledgeFailed>
 8001978:	b9a8      	cbnz	r0, 80019a6 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 800197a:	1c6a      	adds	r2, r5, #1
 800197c:	d0f3      	beq.n	8001966 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800197e:	b965      	cbnz	r5, 800199a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001980:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001982:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001984:	f043 0320 	orr.w	r3, r3, #32
 8001988:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800198a:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 800198c:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 800198e:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001990:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001994:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001998:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800199a:	f7ff fa39 	bl	8000e10 <HAL_GetTick>
 800199e:	1b80      	subs	r0, r0, r6
 80019a0:	4285      	cmp	r5, r0
 80019a2:	d2e0      	bcs.n	8001966 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 80019a4:	e7ec      	b.n	8001980 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80019a6:	2001      	movs	r0, #1
}
 80019a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080019ac <HAL_I2C_Init>:
{
 80019ac:	b538      	push	{r3, r4, r5, lr}
  if(hi2c == NULL)
 80019ae:	4604      	mov	r4, r0
 80019b0:	b908      	cbnz	r0, 80019b6 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 80019b2:	2001      	movs	r0, #1
 80019b4:	bd38      	pop	{r3, r4, r5, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 80019b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019be:	b91b      	cbnz	r3, 80019c8 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 80019c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80019c4:	f002 faae 	bl	8003f24 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019c8:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80019ca:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80019d0:	6813      	ldr	r3, [r2, #0]
 80019d2:	f023 0301 	bic.w	r3, r3, #1
 80019d6:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019d8:	f000 fd32 	bl	8002440 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80019dc:	6863      	ldr	r3, [r4, #4]
 80019de:	4a2f      	ldr	r2, [pc, #188]	; (8001a9c <HAL_I2C_Init+0xf0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d830      	bhi.n	8001a46 <HAL_I2C_Init+0x9a>
 80019e4:	4a2e      	ldr	r2, [pc, #184]	; (8001aa0 <HAL_I2C_Init+0xf4>)
 80019e6:	4290      	cmp	r0, r2
 80019e8:	d9e3      	bls.n	80019b2 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80019ea:	4a2e      	ldr	r2, [pc, #184]	; (8001aa4 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->CR2 = freqrange;
 80019ec:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80019ee:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 80019f2:	604a      	str	r2, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019f4:	3201      	adds	r2, #1
 80019f6:	620a      	str	r2, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80019f8:	4a28      	ldr	r2, [pc, #160]	; (8001a9c <HAL_I2C_Init+0xf0>)
 80019fa:	3801      	subs	r0, #1
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d832      	bhi.n	8001a66 <HAL_I2C_Init+0xba>
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a06:	1c43      	adds	r3, r0, #1
 8001a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a0c:	2b04      	cmp	r3, #4
 8001a0e:	bf38      	it	cc
 8001a10:	2304      	movcc	r3, #4
 8001a12:	61cb      	str	r3, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a14:	6a22      	ldr	r2, [r4, #32]
 8001a16:	69e3      	ldr	r3, [r4, #28]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a18:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001a1e:	68e2      	ldr	r2, [r4, #12]
 8001a20:	6923      	ldr	r3, [r4, #16]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001a26:	69a2      	ldr	r2, [r4, #24]
 8001a28:	6963      	ldr	r3, [r4, #20]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001a2e:	680b      	ldr	r3, [r1, #0]
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001a36:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a38:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a3a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a3e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a40:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001a44:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a46:	4a18      	ldr	r2, [pc, #96]	; (8001aa8 <HAL_I2C_Init+0xfc>)
 8001a48:	4290      	cmp	r0, r2
 8001a4a:	d9b2      	bls.n	80019b2 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001a4c:	4d15      	ldr	r5, [pc, #84]	; (8001aa4 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001a52:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8001a56:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a58:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8001a5a:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a5c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001a60:	fbb2 f2f5 	udiv	r2, r2, r5
 8001a64:	e7c6      	b.n	80019f4 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a66:	68a2      	ldr	r2, [r4, #8]
 8001a68:	b952      	cbnz	r2, 8001a80 <HAL_I2C_Init+0xd4>
 8001a6a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a6e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a72:	1c43      	adds	r3, r0, #1
 8001a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a78:	b16b      	cbz	r3, 8001a96 <HAL_I2C_Init+0xea>
 8001a7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a7e:	e7c8      	b.n	8001a12 <HAL_I2C_Init+0x66>
 8001a80:	2219      	movs	r2, #25
 8001a82:	4353      	muls	r3, r2
 8001a84:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a88:	1c43      	adds	r3, r0, #1
 8001a8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a8e:	b113      	cbz	r3, 8001a96 <HAL_I2C_Init+0xea>
 8001a90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a94:	e7bd      	b.n	8001a12 <HAL_I2C_Init+0x66>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e7bb      	b.n	8001a12 <HAL_I2C_Init+0x66>
 8001a9a:	bf00      	nop
 8001a9c:	000186a0 	.word	0x000186a0
 8001aa0:	001e847f 	.word	0x001e847f
 8001aa4:	000f4240 	.word	0x000f4240
 8001aa8:	003d08ff 	.word	0x003d08ff

08001aac <HAL_I2C_Master_Transmit>:
{
 8001aac:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001ab0:	4604      	mov	r4, r0
 8001ab2:	461f      	mov	r7, r3
 8001ab4:	460d      	mov	r5, r1
 8001ab6:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8001ab8:	f7ff f9aa 	bl	8000e10 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001abc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001ac0:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ac2:	2b20      	cmp	r3, #32
 8001ac4:	d004      	beq.n	8001ad0 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001ac6:	2502      	movs	r5, #2
}
 8001ac8:	4628      	mov	r0, r5
 8001aca:	b004      	add	sp, #16
 8001acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ad0:	9000      	str	r0, [sp, #0]
 8001ad2:	2319      	movs	r3, #25
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	495d      	ldr	r1, [pc, #372]	; (8001c4c <HAL_I2C_Master_Transmit+0x1a0>)
 8001ad8:	4620      	mov	r0, r4
 8001ada:	f7ff febf 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001ade:	2800      	cmp	r0, #0
 8001ae0:	d1f1      	bne.n	8001ac6 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001ae2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d0ed      	beq.n	8001ac6 <HAL_I2C_Master_Transmit+0x1a>
 8001aea:	2301      	movs	r3, #1
 8001aec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001af0:	6823      	ldr	r3, [r4, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001af6:	bf5e      	ittt	pl
 8001af8:	681a      	ldrpl	r2, [r3, #0]
 8001afa:	f042 0201 	orrpl.w	r2, r2, #1
 8001afe:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b06:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b08:	2221      	movs	r2, #33	; 0x21
 8001b0a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b0e:	2210      	movs	r2, #16
 8001b10:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b14:	2200      	movs	r2, #0
 8001b16:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b18:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001b1c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b1e:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001b20:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001b22:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001b26:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001b28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001b2a:	2a04      	cmp	r2, #4
 8001b2c:	d004      	beq.n	8001b38 <HAL_I2C_Master_Transmit+0x8c>
 8001b2e:	2a01      	cmp	r2, #1
 8001b30:	d002      	beq.n	8001b38 <HAL_I2C_Master_Transmit+0x8c>
 8001b32:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001b36:	d104      	bne.n	8001b42 <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	e002      	b.n	8001b48 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001b42:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001b44:	2a12      	cmp	r2, #18
 8001b46:	d0f7      	beq.n	8001b38 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b48:	9600      	str	r6, [sp, #0]
 8001b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b52:	4620      	mov	r0, r4
 8001b54:	f7ff fe82 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001b58:	bb28      	cbnz	r0, 8001ba6 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b5a:	6923      	ldr	r3, [r4, #16]
 8001b5c:	6822      	ldr	r2, [r4, #0]
 8001b5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b62:	d112      	bne.n	8001b8a <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b64:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001b68:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b6a:	4633      	mov	r3, r6
 8001b6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b6e:	4938      	ldr	r1, [pc, #224]	; (8001c50 <HAL_I2C_Master_Transmit+0x1a4>)
 8001b70:	4620      	mov	r0, r4
 8001b72:	f7ff fe33 	bl	80017dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b76:	4605      	mov	r5, r0
 8001b78:	b9a0      	cbnz	r0, 8001ba4 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	9003      	str	r0, [sp, #12]
 8001b7e:	695a      	ldr	r2, [r3, #20]
 8001b80:	9203      	str	r2, [sp, #12]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	9303      	str	r3, [sp, #12]
 8001b86:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8001b88:	e050      	b.n	8001c2c <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001b8a:	11eb      	asrs	r3, r5, #7
 8001b8c:	f003 0306 	and.w	r3, r3, #6
 8001b90:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001b94:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001b96:	492f      	ldr	r1, [pc, #188]	; (8001c54 <HAL_I2C_Master_Transmit+0x1a8>)
 8001b98:	4633      	mov	r3, r6
 8001b9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b9c:	4620      	mov	r0, r4
 8001b9e:	f7ff fe1d 	bl	80017dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ba2:	b148      	cbz	r0, 8001bb8 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ba4:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ba6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	d107      	bne.n	8001bc0 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8001bb0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001bb4:	2501      	movs	r5, #1
 8001bb6:	e787      	b.n	8001ac8 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001bb8:	6823      	ldr	r3, [r4, #0]
 8001bba:	b2ed      	uxtb	r5, r5
 8001bbc:	611d      	str	r5, [r3, #16]
 8001bbe:	e7d4      	b.n	8001b6a <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8001bc0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8001bc4:	2503      	movs	r5, #3
 8001bc6:	e77f      	b.n	8001ac8 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bc8:	4632      	mov	r2, r6
 8001bca:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001bcc:	4620      	mov	r0, r4
 8001bce:	f7ff fe73 	bl	80018b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bd2:	b140      	cbz	r0, 8001be6 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bd4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bd6:	2b04      	cmp	r3, #4
 8001bd8:	d1f4      	bne.n	8001bc4 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001bda:	6822      	ldr	r2, [r4, #0]
 8001bdc:	6813      	ldr	r3, [r2, #0]
 8001bde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001be2:	6013      	str	r3, [r2, #0]
 8001be4:	e7e6      	b.n	8001bb4 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001be6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001be8:	6820      	ldr	r0, [r4, #0]
 8001bea:	1c4b      	adds	r3, r1, #1
 8001bec:	6263      	str	r3, [r4, #36]	; 0x24
 8001bee:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8001bf0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001bf2:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001bf4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001bfc:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001bfe:	1e53      	subs	r3, r2, #1
 8001c00:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c02:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001c04:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c06:	d50a      	bpl.n	8001c1e <HAL_I2C_Master_Transmit+0x172>
 8001c08:	b14b      	cbz	r3, 8001c1e <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001c0a:	1c8b      	adds	r3, r1, #2
 8001c0c:	6263      	str	r3, [r4, #36]	; 0x24
 8001c0e:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8001c10:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001c12:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8001c14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001c16:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c1e:	4632      	mov	r2, r6
 8001c20:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001c22:	4620      	mov	r0, r4
 8001c24:	f7ff fe9b 	bl	800195e <I2C_WaitOnBTFFlagUntilTimeout>
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d1d3      	bne.n	8001bd4 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8001c2c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1ca      	bne.n	8001bc8 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c32:	6821      	ldr	r1, [r4, #0]
 8001c34:	680a      	ldr	r2, [r1, #0]
 8001c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c3a:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c3c:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8001c3e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001c42:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c46:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8001c4a:	e73d      	b.n	8001ac8 <HAL_I2C_Master_Transmit+0x1c>
 8001c4c:	00100002 	.word	0x00100002
 8001c50:	00010002 	.word	0x00010002
 8001c54:	00010008 	.word	0x00010008

08001c58 <HAL_I2C_Master_Receive>:
{
 8001c58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c5c:	4604      	mov	r4, r0
 8001c5e:	b089      	sub	sp, #36	; 0x24
 8001c60:	4698      	mov	r8, r3
 8001c62:	460d      	mov	r5, r1
 8001c64:	4691      	mov	r9, r2
 8001c66:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001c68:	f7ff f8d2 	bl	8000e10 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001c6c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001c70:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001c72:	2b20      	cmp	r3, #32
 8001c74:	d004      	beq.n	8001c80 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 8001c76:	2502      	movs	r5, #2
}
 8001c78:	4628      	mov	r0, r5
 8001c7a:	b009      	add	sp, #36	; 0x24
 8001c7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c80:	9000      	str	r0, [sp, #0]
 8001c82:	2319      	movs	r3, #25
 8001c84:	2201      	movs	r2, #1
 8001c86:	49a2      	ldr	r1, [pc, #648]	; (8001f10 <HAL_I2C_Master_Receive+0x2b8>)
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f7ff fde7 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001c8e:	2800      	cmp	r0, #0
 8001c90:	d1f1      	bne.n	8001c76 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8001c92:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d0ed      	beq.n	8001c76 <HAL_I2C_Master_Receive+0x1e>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001ca6:	bf5e      	ittt	pl
 8001ca8:	681a      	ldrpl	r2, [r3, #0]
 8001caa:	f042 0201 	orrpl.w	r2, r2, #1
 8001cae:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cb6:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001cb8:	2222      	movs	r2, #34	; 0x22
 8001cba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001cbe:	2210      	movs	r2, #16
 8001cc0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cc8:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001ccc:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cd0:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001cd2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001cd4:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001cd8:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001cda:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001cdc:	6819      	ldr	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001cde:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001ce0:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001ce4:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001ce6:	d004      	beq.n	8001cf2 <HAL_I2C_Master_Receive+0x9a>
 8001ce8:	2a01      	cmp	r2, #1
 8001cea:	d002      	beq.n	8001cf2 <HAL_I2C_Master_Receive+0x9a>
 8001cec:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001cf0:	d104      	bne.n	8001cfc <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	e002      	b.n	8001d02 <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001cfc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001cfe:	2a11      	cmp	r2, #17
 8001d00:	d0f7      	beq.n	8001cf2 <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d02:	9600      	str	r6, [sp, #0]
 8001d04:	463b      	mov	r3, r7
 8001d06:	2200      	movs	r2, #0
 8001d08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d0c:	4620      	mov	r0, r4
 8001d0e:	f7ff fda5 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001d12:	2800      	cmp	r0, #0
 8001d14:	d14d      	bne.n	8001db2 <HAL_I2C_Master_Receive+0x15a>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d16:	6923      	ldr	r3, [r4, #16]
 8001d18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d1c:	6823      	ldr	r3, [r4, #0]
 8001d1e:	d139      	bne.n	8001d94 <HAL_I2C_Master_Receive+0x13c>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001d20:	f045 0501 	orr.w	r5, r5, #1
 8001d24:	b2ed      	uxtb	r5, r5
 8001d26:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d28:	4633      	mov	r3, r6
 8001d2a:	463a      	mov	r2, r7
 8001d2c:	4979      	ldr	r1, [pc, #484]	; (8001f14 <HAL_I2C_Master_Receive+0x2bc>)
 8001d2e:	4620      	mov	r0, r4
 8001d30:	f7ff fd54 	bl	80017dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d34:	4605      	mov	r5, r0
 8001d36:	2800      	cmp	r0, #0
 8001d38:	d13a      	bne.n	8001db0 <HAL_I2C_Master_Receive+0x158>
    if(hi2c->XferSize == 0U)
 8001d3a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001d3c:	6823      	ldr	r3, [r4, #0]
 8001d3e:	2a00      	cmp	r2, #0
 8001d40:	d069      	beq.n	8001e16 <HAL_I2C_Master_Receive+0x1be>
    else if(hi2c->XferSize == 1U)
 8001d42:	2a01      	cmp	r2, #1
 8001d44:	d17a      	bne.n	8001e3c <HAL_I2C_Master_Receive+0x1e4>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d4c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d4e:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d50:	6823      	ldr	r3, [r4, #0]
 8001d52:	9504      	str	r5, [sp, #16]
 8001d54:	695a      	ldr	r2, [r3, #20]
 8001d56:	9204      	str	r2, [sp, #16]
 8001d58:	699a      	ldr	r2, [r3, #24]
 8001d5a:	9204      	str	r2, [sp, #16]
 8001d5c:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001d66:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d68:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8001f1c <HAL_I2C_Master_Receive+0x2c4>
    while(hi2c->XferSize > 0U)
 8001d6c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d05b      	beq.n	8001e2a <HAL_I2C_Master_Receive+0x1d2>
      if(hi2c->XferSize <= 3U)
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	f200 80d4 	bhi.w	8001f20 <HAL_I2C_Master_Receive+0x2c8>
        if(hi2c->XferSize == 1U)
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d17b      	bne.n	8001e74 <HAL_I2C_Master_Receive+0x21c>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001d7c:	4632      	mov	r2, r6
 8001d7e:	4639      	mov	r1, r7
 8001d80:	4620      	mov	r0, r4
 8001d82:	f7ff fdbf 	bl	8001904 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d86:	2800      	cmp	r0, #0
 8001d88:	f000 8093 	beq.w	8001eb2 <HAL_I2C_Master_Receive+0x25a>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001d8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d8e:	2b20      	cmp	r3, #32
 8001d90:	d116      	bne.n	8001dc0 <HAL_I2C_Master_Receive+0x168>
 8001d92:	e03e      	b.n	8001e12 <HAL_I2C_Master_Receive+0x1ba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001d94:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8001d98:	f008 0806 	and.w	r8, r8, #6
 8001d9c:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8001da0:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001da2:	495d      	ldr	r1, [pc, #372]	; (8001f18 <HAL_I2C_Master_Receive+0x2c0>)
 8001da4:	4633      	mov	r3, r6
 8001da6:	463a      	mov	r2, r7
 8001da8:	4620      	mov	r0, r4
 8001daa:	f7ff fd17 	bl	80017dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dae:	b148      	cbz	r0, 8001dc4 <HAL_I2C_Master_Receive+0x16c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001db0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001db2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	d128      	bne.n	8001e0e <HAL_I2C_Master_Receive+0x1b6>
        __HAL_UNLOCK(hi2c);
 8001dbc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8001dc0:	2501      	movs	r5, #1
 8001dc2:	e759      	b.n	8001c78 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001dc4:	6823      	ldr	r3, [r4, #0]
 8001dc6:	b2ed      	uxtb	r5, r5
 8001dc8:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dca:	463a      	mov	r2, r7
 8001dcc:	4633      	mov	r3, r6
 8001dce:	4951      	ldr	r1, [pc, #324]	; (8001f14 <HAL_I2C_Master_Receive+0x2bc>)
 8001dd0:	4620      	mov	r0, r4
 8001dd2:	f7ff fd03 	bl	80017dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	2800      	cmp	r0, #0
 8001dda:	d1e9      	bne.n	8001db0 <HAL_I2C_Master_Receive+0x158>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	9007      	str	r0, [sp, #28]
 8001de0:	6959      	ldr	r1, [r3, #20]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001de2:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001de4:	9107      	str	r1, [sp, #28]
 8001de6:	6999      	ldr	r1, [r3, #24]
 8001de8:	9107      	str	r1, [sp, #28]
 8001dea:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001dec:	6819      	ldr	r1, [r3, #0]
 8001dee:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001df2:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001df4:	9600      	str	r6, [sp, #0]
 8001df6:	463b      	mov	r3, r7
 8001df8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001dfc:	f7ff fd2e 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001e00:	2800      	cmp	r0, #0
 8001e02:	d1d6      	bne.n	8001db2 <HAL_I2C_Master_Receive+0x15a>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001e04:	6822      	ldr	r2, [r4, #0]
 8001e06:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001e0a:	6113      	str	r3, [r2, #16]
 8001e0c:	e78c      	b.n	8001d28 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 8001e0e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 8001e12:	2503      	movs	r5, #3
 8001e14:	e730      	b.n	8001c78 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e16:	9503      	str	r5, [sp, #12]
 8001e18:	695a      	ldr	r2, [r3, #20]
 8001e1a:	9203      	str	r2, [sp, #12]
 8001e1c:	699a      	ldr	r2, [r3, #24]
 8001e1e:	9203      	str	r2, [sp, #12]
 8001e20:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e28:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001e2a:	2320      	movs	r3, #32
 8001e2c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001e36:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001e3a:	e71d      	b.n	8001c78 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8001e3c:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001e3e:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 8001e40:	d10e      	bne.n	8001e60 <HAL_I2C_Master_Receive+0x208>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e46:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e48:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e4a:	6823      	ldr	r3, [r4, #0]
 8001e4c:	9505      	str	r5, [sp, #20]
 8001e4e:	695a      	ldr	r2, [r3, #20]
 8001e50:	9205      	str	r2, [sp, #20]
 8001e52:	699a      	ldr	r2, [r3, #24]
 8001e54:	9205      	str	r2, [sp, #20]
 8001e56:	9a05      	ldr	r2, [sp, #20]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e5e:	e781      	b.n	8001d64 <HAL_I2C_Master_Receive+0x10c>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001e60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e64:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e66:	9506      	str	r5, [sp, #24]
 8001e68:	695a      	ldr	r2, [r3, #20]
 8001e6a:	9206      	str	r2, [sp, #24]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	9306      	str	r3, [sp, #24]
 8001e70:	9b06      	ldr	r3, [sp, #24]
 8001e72:	e779      	b.n	8001d68 <HAL_I2C_Master_Receive+0x110>
        else if(hi2c->XferSize == 2U)
 8001e74:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e76:	9600      	str	r6, [sp, #0]
 8001e78:	463b      	mov	r3, r7
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4641      	mov	r1, r8
 8001e80:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8001e82:	d124      	bne.n	8001ece <HAL_I2C_Master_Receive+0x276>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e84:	f7ff fcea 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001e88:	2800      	cmp	r0, #0
 8001e8a:	d1c2      	bne.n	8001e12 <HAL_I2C_Master_Receive+0x1ba>
 8001e8c:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e96:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001e98:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	1c51      	adds	r1, r2, #1
 8001e9e:	6261      	str	r1, [r4, #36]	; 0x24
 8001ea0:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001ea2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001ea8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001eb0:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001eb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	6262      	str	r2, [r4, #36]	; 0x24
 8001eb8:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001eba:	6912      	ldr	r2, [r2, #16]
 8001ebc:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001ebe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001ec4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ecc:	e74e      	b.n	8001d6c <HAL_I2C_Master_Receive+0x114>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ece:	f7ff fcc5 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	2800      	cmp	r0, #0
 8001ed6:	d19c      	bne.n	8001e12 <HAL_I2C_Master_Receive+0x1ba>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001ed8:	6821      	ldr	r1, [r4, #0]
 8001eda:	680b      	ldr	r3, [r1, #0]
 8001edc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ee0:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee2:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ee4:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ee6:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ee8:	1c59      	adds	r1, r3, #1
 8001eea:	6261      	str	r1, [r4, #36]	; 0x24
 8001eec:	6821      	ldr	r1, [r4, #0]
 8001eee:	6909      	ldr	r1, [r1, #16]
 8001ef0:	7019      	strb	r1, [r3, #0]
          hi2c->XferSize--;
 8001ef2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ef4:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001efa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001efc:	4641      	mov	r1, r8
          hi2c->XferCount--;
 8001efe:	3b01      	subs	r3, #1
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f04:	463b      	mov	r3, r7
 8001f06:	f7ff fca9 	bl	800185c <I2C_WaitOnFlagUntilTimeout>
 8001f0a:	2800      	cmp	r0, #0
 8001f0c:	d0bf      	beq.n	8001e8e <HAL_I2C_Master_Receive+0x236>
 8001f0e:	e780      	b.n	8001e12 <HAL_I2C_Master_Receive+0x1ba>
 8001f10:	00100002 	.word	0x00100002
 8001f14:	00010002 	.word	0x00010002
 8001f18:	00010008 	.word	0x00010008
 8001f1c:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001f20:	4632      	mov	r2, r6
 8001f22:	4639      	mov	r1, r7
 8001f24:	4620      	mov	r0, r4
 8001f26:	f7ff fced 	bl	8001904 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f2a:	2800      	cmp	r0, #0
 8001f2c:	f47f af2e 	bne.w	8001d8c <HAL_I2C_Master_Receive+0x134>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	6262      	str	r2, [r4, #36]	; 0x24
 8001f36:	6822      	ldr	r2, [r4, #0]
 8001f38:	6912      	ldr	r2, [r2, #16]
 8001f3a:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001f3c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f3e:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001f40:	3b01      	subs	r3, #1
 8001f42:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001f44:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f46:	3b01      	subs	r3, #1
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f4c:	6953      	ldr	r3, [r2, #20]
 8001f4e:	075b      	lsls	r3, r3, #29
 8001f50:	f57f af0c 	bpl.w	8001d6c <HAL_I2C_Master_Receive+0x114>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f56:	1c59      	adds	r1, r3, #1
 8001f58:	6261      	str	r1, [r4, #36]	; 0x24
 8001f5a:	e7ae      	b.n	8001eba <HAL_I2C_Master_Receive+0x262>

08001f5c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f5c:	6803      	ldr	r3, [r0, #0]
{
 8001f5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f62:	07db      	lsls	r3, r3, #31
{
 8001f64:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f66:	d410      	bmi.n	8001f8a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f68:	682b      	ldr	r3, [r5, #0]
 8001f6a:	079f      	lsls	r7, r3, #30
 8001f6c:	d45e      	bmi.n	800202c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f6e:	682b      	ldr	r3, [r5, #0]
 8001f70:	0719      	lsls	r1, r3, #28
 8001f72:	f100 8095 	bmi.w	80020a0 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f76:	682b      	ldr	r3, [r5, #0]
 8001f78:	075a      	lsls	r2, r3, #29
 8001f7a:	f100 80bf 	bmi.w	80020fc <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f7e:	69ea      	ldr	r2, [r5, #28]
 8001f80:	2a00      	cmp	r2, #0
 8001f82:	f040 812d 	bne.w	80021e0 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001f86:	2000      	movs	r0, #0
 8001f88:	e014      	b.n	8001fb4 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f8a:	4c90      	ldr	r4, [pc, #576]	; (80021cc <HAL_RCC_OscConfig+0x270>)
 8001f8c:	6863      	ldr	r3, [r4, #4]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d007      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f96:	6863      	ldr	r3, [r4, #4]
 8001f98:	f003 030c 	and.w	r3, r3, #12
 8001f9c:	2b08      	cmp	r3, #8
 8001f9e:	d10c      	bne.n	8001fba <HAL_RCC_OscConfig+0x5e>
 8001fa0:	6863      	ldr	r3, [r4, #4]
 8001fa2:	03de      	lsls	r6, r3, #15
 8001fa4:	d509      	bpl.n	8001fba <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa6:	6823      	ldr	r3, [r4, #0]
 8001fa8:	039c      	lsls	r4, r3, #14
 8001faa:	d5dd      	bpl.n	8001f68 <HAL_RCC_OscConfig+0xc>
 8001fac:	686b      	ldr	r3, [r5, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1da      	bne.n	8001f68 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001fb2:	2001      	movs	r0, #1
}
 8001fb4:	b002      	add	sp, #8
 8001fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fba:	686b      	ldr	r3, [r5, #4]
 8001fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fc0:	d110      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x88>
 8001fc2:	6823      	ldr	r3, [r4, #0]
 8001fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fca:	f7fe ff21 	bl	8000e10 <HAL_GetTick>
 8001fce:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	0398      	lsls	r0, r3, #14
 8001fd4:	d4c8      	bmi.n	8001f68 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fd6:	f7fe ff1b 	bl	8000e10 <HAL_GetTick>
 8001fda:	1b80      	subs	r0, r0, r6
 8001fdc:	2864      	cmp	r0, #100	; 0x64
 8001fde:	d9f7      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	e7e7      	b.n	8001fb4 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fe4:	b99b      	cbnz	r3, 800200e <HAL_RCC_OscConfig+0xb2>
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fec:	6023      	str	r3, [r4, #0]
 8001fee:	6823      	ldr	r3, [r4, #0]
 8001ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ff4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ff6:	f7fe ff0b 	bl	8000e10 <HAL_GetTick>
 8001ffa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ffc:	6823      	ldr	r3, [r4, #0]
 8001ffe:	0399      	lsls	r1, r3, #14
 8002000:	d5b2      	bpl.n	8001f68 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002002:	f7fe ff05 	bl	8000e10 <HAL_GetTick>
 8002006:	1b80      	subs	r0, r0, r6
 8002008:	2864      	cmp	r0, #100	; 0x64
 800200a:	d9f7      	bls.n	8001ffc <HAL_RCC_OscConfig+0xa0>
 800200c:	e7e8      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800200e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002012:	6823      	ldr	r3, [r4, #0]
 8002014:	d103      	bne.n	800201e <HAL_RCC_OscConfig+0xc2>
 8002016:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800201a:	6023      	str	r3, [r4, #0]
 800201c:	e7d1      	b.n	8001fc2 <HAL_RCC_OscConfig+0x66>
 800201e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002022:	6023      	str	r3, [r4, #0]
 8002024:	6823      	ldr	r3, [r4, #0]
 8002026:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800202a:	e7cd      	b.n	8001fc8 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800202c:	4c67      	ldr	r4, [pc, #412]	; (80021cc <HAL_RCC_OscConfig+0x270>)
 800202e:	6863      	ldr	r3, [r4, #4]
 8002030:	f013 0f0c 	tst.w	r3, #12
 8002034:	d007      	beq.n	8002046 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002036:	6863      	ldr	r3, [r4, #4]
 8002038:	f003 030c 	and.w	r3, r3, #12
 800203c:	2b08      	cmp	r3, #8
 800203e:	d110      	bne.n	8002062 <HAL_RCC_OscConfig+0x106>
 8002040:	6863      	ldr	r3, [r4, #4]
 8002042:	03da      	lsls	r2, r3, #15
 8002044:	d40d      	bmi.n	8002062 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	079b      	lsls	r3, r3, #30
 800204a:	d502      	bpl.n	8002052 <HAL_RCC_OscConfig+0xf6>
 800204c:	692b      	ldr	r3, [r5, #16]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d1af      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002052:	6823      	ldr	r3, [r4, #0]
 8002054:	696a      	ldr	r2, [r5, #20]
 8002056:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800205a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800205e:	6023      	str	r3, [r4, #0]
 8002060:	e785      	b.n	8001f6e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002062:	692a      	ldr	r2, [r5, #16]
 8002064:	4b5a      	ldr	r3, [pc, #360]	; (80021d0 <HAL_RCC_OscConfig+0x274>)
 8002066:	b16a      	cbz	r2, 8002084 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8002068:	2201      	movs	r2, #1
 800206a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800206c:	f7fe fed0 	bl	8000e10 <HAL_GetTick>
 8002070:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002072:	6823      	ldr	r3, [r4, #0]
 8002074:	079f      	lsls	r7, r3, #30
 8002076:	d4ec      	bmi.n	8002052 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002078:	f7fe feca 	bl	8000e10 <HAL_GetTick>
 800207c:	1b80      	subs	r0, r0, r6
 800207e:	2802      	cmp	r0, #2
 8002080:	d9f7      	bls.n	8002072 <HAL_RCC_OscConfig+0x116>
 8002082:	e7ad      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8002084:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002086:	f7fe fec3 	bl	8000e10 <HAL_GetTick>
 800208a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208c:	6823      	ldr	r3, [r4, #0]
 800208e:	0798      	lsls	r0, r3, #30
 8002090:	f57f af6d 	bpl.w	8001f6e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002094:	f7fe febc 	bl	8000e10 <HAL_GetTick>
 8002098:	1b80      	subs	r0, r0, r6
 800209a:	2802      	cmp	r0, #2
 800209c:	d9f6      	bls.n	800208c <HAL_RCC_OscConfig+0x130>
 800209e:	e79f      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020a0:	69aa      	ldr	r2, [r5, #24]
 80020a2:	4c4a      	ldr	r4, [pc, #296]	; (80021cc <HAL_RCC_OscConfig+0x270>)
 80020a4:	4b4b      	ldr	r3, [pc, #300]	; (80021d4 <HAL_RCC_OscConfig+0x278>)
 80020a6:	b1da      	cbz	r2, 80020e0 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80020a8:	2201      	movs	r2, #1
 80020aa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80020ac:	f7fe feb0 	bl	8000e10 <HAL_GetTick>
 80020b0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020b4:	079b      	lsls	r3, r3, #30
 80020b6:	d50d      	bpl.n	80020d4 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020b8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80020bc:	4b46      	ldr	r3, [pc, #280]	; (80021d8 <HAL_RCC_OscConfig+0x27c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80020c4:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80020c6:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80020c8:	9b01      	ldr	r3, [sp, #4]
 80020ca:	1e5a      	subs	r2, r3, #1
 80020cc:	9201      	str	r2, [sp, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f9      	bne.n	80020c6 <HAL_RCC_OscConfig+0x16a>
 80020d2:	e750      	b.n	8001f76 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020d4:	f7fe fe9c 	bl	8000e10 <HAL_GetTick>
 80020d8:	1b80      	subs	r0, r0, r6
 80020da:	2802      	cmp	r0, #2
 80020dc:	d9e9      	bls.n	80020b2 <HAL_RCC_OscConfig+0x156>
 80020de:	e77f      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80020e0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80020e2:	f7fe fe95 	bl	8000e10 <HAL_GetTick>
 80020e6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020ea:	079f      	lsls	r7, r3, #30
 80020ec:	f57f af43 	bpl.w	8001f76 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020f0:	f7fe fe8e 	bl	8000e10 <HAL_GetTick>
 80020f4:	1b80      	subs	r0, r0, r6
 80020f6:	2802      	cmp	r0, #2
 80020f8:	d9f6      	bls.n	80020e8 <HAL_RCC_OscConfig+0x18c>
 80020fa:	e771      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020fc:	4c33      	ldr	r4, [pc, #204]	; (80021cc <HAL_RCC_OscConfig+0x270>)
 80020fe:	69e3      	ldr	r3, [r4, #28]
 8002100:	00d8      	lsls	r0, r3, #3
 8002102:	d424      	bmi.n	800214e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8002104:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002106:	69e3      	ldr	r3, [r4, #28]
 8002108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800210c:	61e3      	str	r3, [r4, #28]
 800210e:	69e3      	ldr	r3, [r4, #28]
 8002110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002118:	4e30      	ldr	r6, [pc, #192]	; (80021dc <HAL_RCC_OscConfig+0x280>)
 800211a:	6833      	ldr	r3, [r6, #0]
 800211c:	05d9      	lsls	r1, r3, #23
 800211e:	d518      	bpl.n	8002152 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002120:	68eb      	ldr	r3, [r5, #12]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d126      	bne.n	8002174 <HAL_RCC_OscConfig+0x218>
 8002126:	6a23      	ldr	r3, [r4, #32]
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800212e:	f7fe fe6f 	bl	8000e10 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002132:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002136:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002138:	6a23      	ldr	r3, [r4, #32]
 800213a:	079b      	lsls	r3, r3, #30
 800213c:	d53f      	bpl.n	80021be <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800213e:	2f00      	cmp	r7, #0
 8002140:	f43f af1d 	beq.w	8001f7e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002144:	69e3      	ldr	r3, [r4, #28]
 8002146:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800214a:	61e3      	str	r3, [r4, #28]
 800214c:	e717      	b.n	8001f7e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800214e:	2700      	movs	r7, #0
 8002150:	e7e2      	b.n	8002118 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002152:	6833      	ldr	r3, [r6, #0]
 8002154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002158:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800215a:	f7fe fe59 	bl	8000e10 <HAL_GetTick>
 800215e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	6833      	ldr	r3, [r6, #0]
 8002162:	05da      	lsls	r2, r3, #23
 8002164:	d4dc      	bmi.n	8002120 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002166:	f7fe fe53 	bl	8000e10 <HAL_GetTick>
 800216a:	eba0 0008 	sub.w	r0, r0, r8
 800216e:	2864      	cmp	r0, #100	; 0x64
 8002170:	d9f6      	bls.n	8002160 <HAL_RCC_OscConfig+0x204>
 8002172:	e735      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002174:	b9ab      	cbnz	r3, 80021a2 <HAL_RCC_OscConfig+0x246>
 8002176:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002178:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	6223      	str	r3, [r4, #32]
 8002182:	6a23      	ldr	r3, [r4, #32]
 8002184:	f023 0304 	bic.w	r3, r3, #4
 8002188:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800218a:	f7fe fe41 	bl	8000e10 <HAL_GetTick>
 800218e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002190:	6a23      	ldr	r3, [r4, #32]
 8002192:	0798      	lsls	r0, r3, #30
 8002194:	d5d3      	bpl.n	800213e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7fe fe3b 	bl	8000e10 <HAL_GetTick>
 800219a:	1b80      	subs	r0, r0, r6
 800219c:	4540      	cmp	r0, r8
 800219e:	d9f7      	bls.n	8002190 <HAL_RCC_OscConfig+0x234>
 80021a0:	e71e      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a2:	2b05      	cmp	r3, #5
 80021a4:	6a23      	ldr	r3, [r4, #32]
 80021a6:	d103      	bne.n	80021b0 <HAL_RCC_OscConfig+0x254>
 80021a8:	f043 0304 	orr.w	r3, r3, #4
 80021ac:	6223      	str	r3, [r4, #32]
 80021ae:	e7ba      	b.n	8002126 <HAL_RCC_OscConfig+0x1ca>
 80021b0:	f023 0301 	bic.w	r3, r3, #1
 80021b4:	6223      	str	r3, [r4, #32]
 80021b6:	6a23      	ldr	r3, [r4, #32]
 80021b8:	f023 0304 	bic.w	r3, r3, #4
 80021bc:	e7b6      	b.n	800212c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021be:	f7fe fe27 	bl	8000e10 <HAL_GetTick>
 80021c2:	eba0 0008 	sub.w	r0, r0, r8
 80021c6:	42b0      	cmp	r0, r6
 80021c8:	d9b6      	bls.n	8002138 <HAL_RCC_OscConfig+0x1dc>
 80021ca:	e709      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
 80021cc:	40021000 	.word	0x40021000
 80021d0:	42420000 	.word	0x42420000
 80021d4:	42420480 	.word	0x42420480
 80021d8:	20000084 	.word	0x20000084
 80021dc:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e0:	4c22      	ldr	r4, [pc, #136]	; (800226c <HAL_RCC_OscConfig+0x310>)
 80021e2:	6863      	ldr	r3, [r4, #4]
 80021e4:	f003 030c 	and.w	r3, r3, #12
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	f43f aee2 	beq.w	8001fb2 <HAL_RCC_OscConfig+0x56>
 80021ee:	2300      	movs	r3, #0
 80021f0:	4e1f      	ldr	r6, [pc, #124]	; (8002270 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80021f4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f6:	d12b      	bne.n	8002250 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80021f8:	f7fe fe0a 	bl	8000e10 <HAL_GetTick>
 80021fc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021fe:	6823      	ldr	r3, [r4, #0]
 8002200:	0199      	lsls	r1, r3, #6
 8002202:	d41f      	bmi.n	8002244 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002204:	6a2b      	ldr	r3, [r5, #32]
 8002206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800220a:	d105      	bne.n	8002218 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800220c:	6862      	ldr	r2, [r4, #4]
 800220e:	68a9      	ldr	r1, [r5, #8]
 8002210:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002214:	430a      	orrs	r2, r1
 8002216:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002218:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800221a:	6862      	ldr	r2, [r4, #4]
 800221c:	430b      	orrs	r3, r1
 800221e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002222:	4313      	orrs	r3, r2
 8002224:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002226:	2301      	movs	r3, #1
 8002228:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800222a:	f7fe fdf1 	bl	8000e10 <HAL_GetTick>
 800222e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002230:	6823      	ldr	r3, [r4, #0]
 8002232:	019a      	lsls	r2, r3, #6
 8002234:	f53f aea7 	bmi.w	8001f86 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002238:	f7fe fdea 	bl	8000e10 <HAL_GetTick>
 800223c:	1b40      	subs	r0, r0, r5
 800223e:	2802      	cmp	r0, #2
 8002240:	d9f6      	bls.n	8002230 <HAL_RCC_OscConfig+0x2d4>
 8002242:	e6cd      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002244:	f7fe fde4 	bl	8000e10 <HAL_GetTick>
 8002248:	1bc0      	subs	r0, r0, r7
 800224a:	2802      	cmp	r0, #2
 800224c:	d9d7      	bls.n	80021fe <HAL_RCC_OscConfig+0x2a2>
 800224e:	e6c7      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002250:	f7fe fdde 	bl	8000e10 <HAL_GetTick>
 8002254:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	019b      	lsls	r3, r3, #6
 800225a:	f57f ae94 	bpl.w	8001f86 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800225e:	f7fe fdd7 	bl	8000e10 <HAL_GetTick>
 8002262:	1b40      	subs	r0, r0, r5
 8002264:	2802      	cmp	r0, #2
 8002266:	d9f6      	bls.n	8002256 <HAL_RCC_OscConfig+0x2fa>
 8002268:	e6ba      	b.n	8001fe0 <HAL_RCC_OscConfig+0x84>
 800226a:	bf00      	nop
 800226c:	40021000 	.word	0x40021000
 8002270:	42420060 	.word	0x42420060

08002274 <HAL_RCC_GetSysClockFreq>:
{
 8002274:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002276:	4b19      	ldr	r3, [pc, #100]	; (80022dc <HAL_RCC_GetSysClockFreq+0x68>)
{
 8002278:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800227a:	ac02      	add	r4, sp, #8
 800227c:	f103 0510 	add.w	r5, r3, #16
 8002280:	4622      	mov	r2, r4
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	6859      	ldr	r1, [r3, #4]
 8002286:	3308      	adds	r3, #8
 8002288:	c203      	stmia	r2!, {r0, r1}
 800228a:	42ab      	cmp	r3, r5
 800228c:	4614      	mov	r4, r2
 800228e:	d1f7      	bne.n	8002280 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002290:	2301      	movs	r3, #1
 8002292:	f88d 3004 	strb.w	r3, [sp, #4]
 8002296:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8002298:	4911      	ldr	r1, [pc, #68]	; (80022e0 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800229a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800229e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80022a0:	f003 020c 	and.w	r2, r3, #12
 80022a4:	2a08      	cmp	r2, #8
 80022a6:	d117      	bne.n	80022d8 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022a8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80022ac:	a806      	add	r0, sp, #24
 80022ae:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022b0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022b2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022b6:	d50c      	bpl.n	80022d2 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022b8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022ba:	480a      	ldr	r0, [pc, #40]	; (80022e4 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022bc:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022c0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022c2:	aa06      	add	r2, sp, #24
 80022c4:	4413      	add	r3, r2
 80022c6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022ca:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80022ce:	b007      	add	sp, #28
 80022d0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022d2:	4805      	ldr	r0, [pc, #20]	; (80022e8 <HAL_RCC_GetSysClockFreq+0x74>)
 80022d4:	4350      	muls	r0, r2
 80022d6:	e7fa      	b.n	80022ce <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80022da:	e7f8      	b.n	80022ce <HAL_RCC_GetSysClockFreq+0x5a>
 80022dc:	08007698 	.word	0x08007698
 80022e0:	40021000 	.word	0x40021000
 80022e4:	007a1200 	.word	0x007a1200
 80022e8:	003d0900 	.word	0x003d0900

080022ec <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022ec:	4a4d      	ldr	r2, [pc, #308]	; (8002424 <HAL_RCC_ClockConfig+0x138>)
{
 80022ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022f2:	6813      	ldr	r3, [r2, #0]
{
 80022f4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	428b      	cmp	r3, r1
{
 80022fc:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022fe:	d328      	bcc.n	8002352 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002300:	682a      	ldr	r2, [r5, #0]
 8002302:	0791      	lsls	r1, r2, #30
 8002304:	d432      	bmi.n	800236c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002306:	07d2      	lsls	r2, r2, #31
 8002308:	d438      	bmi.n	800237c <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800230a:	4a46      	ldr	r2, [pc, #280]	; (8002424 <HAL_RCC_ClockConfig+0x138>)
 800230c:	6813      	ldr	r3, [r2, #0]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	429e      	cmp	r6, r3
 8002314:	d373      	bcc.n	80023fe <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002316:	682a      	ldr	r2, [r5, #0]
 8002318:	4c43      	ldr	r4, [pc, #268]	; (8002428 <HAL_RCC_ClockConfig+0x13c>)
 800231a:	f012 0f04 	tst.w	r2, #4
 800231e:	d179      	bne.n	8002414 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002320:	0713      	lsls	r3, r2, #28
 8002322:	d506      	bpl.n	8002332 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002324:	6863      	ldr	r3, [r4, #4]
 8002326:	692a      	ldr	r2, [r5, #16]
 8002328:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800232c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002330:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002332:	f7ff ff9f 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 8002336:	6863      	ldr	r3, [r4, #4]
 8002338:	4a3c      	ldr	r2, [pc, #240]	; (800242c <HAL_RCC_ClockConfig+0x140>)
 800233a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800233e:	5cd3      	ldrb	r3, [r2, r3]
 8002340:	40d8      	lsrs	r0, r3
 8002342:	4b3b      	ldr	r3, [pc, #236]	; (8002430 <HAL_RCC_ClockConfig+0x144>)
 8002344:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002346:	2000      	movs	r0, #0
 8002348:	f7fe fd20 	bl	8000d8c <HAL_InitTick>
  return HAL_OK;
 800234c:	2000      	movs	r0, #0
}
 800234e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002352:	6813      	ldr	r3, [r2, #0]
 8002354:	f023 0307 	bic.w	r3, r3, #7
 8002358:	430b      	orrs	r3, r1
 800235a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800235c:	6813      	ldr	r3, [r2, #0]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	4299      	cmp	r1, r3
 8002364:	d0cc      	beq.n	8002300 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002366:	2001      	movs	r0, #1
 8002368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800236c:	492e      	ldr	r1, [pc, #184]	; (8002428 <HAL_RCC_ClockConfig+0x13c>)
 800236e:	68a8      	ldr	r0, [r5, #8]
 8002370:	684b      	ldr	r3, [r1, #4]
 8002372:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002376:	4303      	orrs	r3, r0
 8002378:	604b      	str	r3, [r1, #4]
 800237a:	e7c4      	b.n	8002306 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237c:	686a      	ldr	r2, [r5, #4]
 800237e:	4c2a      	ldr	r4, [pc, #168]	; (8002428 <HAL_RCC_ClockConfig+0x13c>)
 8002380:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002382:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002384:	d11c      	bne.n	80023c0 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002386:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238a:	d0ec      	beq.n	8002366 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800238c:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800238e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	4313      	orrs	r3, r2
 8002398:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800239a:	f7fe fd39 	bl	8000e10 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239e:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80023a0:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d114      	bne.n	80023d0 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023a6:	6863      	ldr	r3, [r4, #4]
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d0ac      	beq.n	800230a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b0:	f7fe fd2e 	bl	8000e10 <HAL_GetTick>
 80023b4:	1bc0      	subs	r0, r0, r7
 80023b6:	4540      	cmp	r0, r8
 80023b8:	d9f5      	bls.n	80023a6 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80023ba:	2003      	movs	r0, #3
 80023bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023c0:	2a02      	cmp	r2, #2
 80023c2:	d102      	bne.n	80023ca <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023c4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80023c8:	e7df      	b.n	800238a <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ca:	f013 0f02 	tst.w	r3, #2
 80023ce:	e7dc      	b.n	800238a <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d10f      	bne.n	80023f4 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d4:	6863      	ldr	r3, [r4, #4]
 80023d6:	f003 030c 	and.w	r3, r3, #12
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d095      	beq.n	800230a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023de:	f7fe fd17 	bl	8000e10 <HAL_GetTick>
 80023e2:	1bc0      	subs	r0, r0, r7
 80023e4:	4540      	cmp	r0, r8
 80023e6:	d9f5      	bls.n	80023d4 <HAL_RCC_ClockConfig+0xe8>
 80023e8:	e7e7      	b.n	80023ba <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023ea:	f7fe fd11 	bl	8000e10 <HAL_GetTick>
 80023ee:	1bc0      	subs	r0, r0, r7
 80023f0:	4540      	cmp	r0, r8
 80023f2:	d8e2      	bhi.n	80023ba <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023f4:	6863      	ldr	r3, [r4, #4]
 80023f6:	f013 0f0c 	tst.w	r3, #12
 80023fa:	d1f6      	bne.n	80023ea <HAL_RCC_ClockConfig+0xfe>
 80023fc:	e785      	b.n	800230a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fe:	6813      	ldr	r3, [r2, #0]
 8002400:	f023 0307 	bic.w	r3, r3, #7
 8002404:	4333      	orrs	r3, r6
 8002406:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002408:	6813      	ldr	r3, [r2, #0]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	429e      	cmp	r6, r3
 8002410:	d1a9      	bne.n	8002366 <HAL_RCC_ClockConfig+0x7a>
 8002412:	e780      	b.n	8002316 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002414:	6863      	ldr	r3, [r4, #4]
 8002416:	68e9      	ldr	r1, [r5, #12]
 8002418:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800241c:	430b      	orrs	r3, r1
 800241e:	6063      	str	r3, [r4, #4]
 8002420:	e77e      	b.n	8002320 <HAL_RCC_ClockConfig+0x34>
 8002422:	bf00      	nop
 8002424:	40022000 	.word	0x40022000
 8002428:	40021000 	.word	0x40021000
 800242c:	08009112 	.word	0x08009112
 8002430:	20000084 	.word	0x20000084

08002434 <HAL_RCC_GetHCLKFreq>:
}
 8002434:	4b01      	ldr	r3, [pc, #4]	; (800243c <HAL_RCC_GetHCLKFreq+0x8>)
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	20000084 	.word	0x20000084

08002440 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002440:	4b04      	ldr	r3, [pc, #16]	; (8002454 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002442:	4a05      	ldr	r2, [pc, #20]	; (8002458 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	4a03      	ldr	r2, [pc, #12]	; (800245c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800244e:	6810      	ldr	r0, [r2, #0]
}    
 8002450:	40d8      	lsrs	r0, r3
 8002452:	4770      	bx	lr
 8002454:	40021000 	.word	0x40021000
 8002458:	08009122 	.word	0x08009122
 800245c:	20000084 	.word	0x20000084

08002460 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002462:	4a05      	ldr	r2, [pc, #20]	; (8002478 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800246a:	5cd3      	ldrb	r3, [r2, r3]
 800246c:	4a03      	ldr	r2, [pc, #12]	; (800247c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800246e:	6810      	ldr	r0, [r2, #0]
} 
 8002470:	40d8      	lsrs	r0, r3
 8002472:	4770      	bx	lr
 8002474:	40021000 	.word	0x40021000
 8002478:	08009122 	.word	0x08009122
 800247c:	20000084 	.word	0x20000084

08002480 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002480:	6803      	ldr	r3, [r0, #0]
{
 8002482:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002486:	07d9      	lsls	r1, r3, #31
{
 8002488:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800248a:	d520      	bpl.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800248c:	4c35      	ldr	r4, [pc, #212]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800248e:	69e3      	ldr	r3, [r4, #28]
 8002490:	00da      	lsls	r2, r3, #3
 8002492:	d432      	bmi.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002494:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8002496:	69e3      	ldr	r3, [r4, #28]
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249c:	61e3      	str	r3, [r4, #28]
 800249e:	69e3      	ldr	r3, [r4, #28]
 80024a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a8:	4e2f      	ldr	r6, [pc, #188]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80024aa:	6833      	ldr	r3, [r6, #0]
 80024ac:	05db      	lsls	r3, r3, #23
 80024ae:	d526      	bpl.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024b0:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024b2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80024b6:	d136      	bne.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024b8:	6a23      	ldr	r3, [r4, #32]
 80024ba:	686a      	ldr	r2, [r5, #4]
 80024bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024c0:	4313      	orrs	r3, r2
 80024c2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024c4:	b11f      	cbz	r7, 80024ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c6:	69e3      	ldr	r3, [r4, #28]
 80024c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024cc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024ce:	6828      	ldr	r0, [r5, #0]
 80024d0:	0783      	lsls	r3, r0, #30
 80024d2:	d506      	bpl.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024d4:	4a23      	ldr	r2, [pc, #140]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80024d6:	68a9      	ldr	r1, [r5, #8]
 80024d8:	6853      	ldr	r3, [r2, #4]
 80024da:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80024de:	430b      	orrs	r3, r1
 80024e0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024e2:	f010 0010 	ands.w	r0, r0, #16
 80024e6:	d01b      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024e8:	4a1e      	ldr	r2, [pc, #120]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80024ea:	68e9      	ldr	r1, [r5, #12]
 80024ec:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80024ee:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024f0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80024f4:	430b      	orrs	r3, r1
 80024f6:	6053      	str	r3, [r2, #4]
 80024f8:	e012      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80024fa:	2700      	movs	r7, #0
 80024fc:	e7d4      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024fe:	6833      	ldr	r3, [r6, #0]
 8002500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002504:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002506:	f7fe fc83 	bl	8000e10 <HAL_GetTick>
 800250a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	6833      	ldr	r3, [r6, #0]
 800250e:	05d8      	lsls	r0, r3, #23
 8002510:	d4ce      	bmi.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002512:	f7fe fc7d 	bl	8000e10 <HAL_GetTick>
 8002516:	eba0 0008 	sub.w	r0, r0, r8
 800251a:	2864      	cmp	r0, #100	; 0x64
 800251c:	d9f6      	bls.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800251e:	2003      	movs	r0, #3
}
 8002520:	b002      	add	sp, #8
 8002522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002526:	686a      	ldr	r2, [r5, #4]
 8002528:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800252c:	4293      	cmp	r3, r2
 800252e:	d0c3      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002530:	2001      	movs	r0, #1
 8002532:	4a0e      	ldr	r2, [pc, #56]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002534:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8002536:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002538:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800253a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800253e:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002540:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002542:	07d9      	lsls	r1, r3, #31
 8002544:	d5b8      	bpl.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8002546:	f7fe fc63 	bl	8000e10 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800254a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800254e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002550:	6a23      	ldr	r3, [r4, #32]
 8002552:	079a      	lsls	r2, r3, #30
 8002554:	d4b0      	bmi.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7fe fc5b 	bl	8000e10 <HAL_GetTick>
 800255a:	1b80      	subs	r0, r0, r6
 800255c:	4540      	cmp	r0, r8
 800255e:	d9f7      	bls.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002560:	e7dd      	b.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8002562:	bf00      	nop
 8002564:	40021000 	.word	0x40021000
 8002568:	40007000 	.word	0x40007000
 800256c:	42420440 	.word	0x42420440

08002570 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8002570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002574:	4604      	mov	r4, r0
 8002576:	4688      	mov	r8, r1
 8002578:	4617      	mov	r7, r2
 800257a:	461d      	mov	r5, r3
 800257c:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800257e:	6822      	ldr	r2, [r4, #0]
 8002580:	6893      	ldr	r3, [r2, #8]
 8002582:	ea38 0303 	bics.w	r3, r8, r3
 8002586:	bf0c      	ite	eq
 8002588:	2301      	moveq	r3, #1
 800258a:	2300      	movne	r3, #0
 800258c:	429f      	cmp	r7, r3
 800258e:	d102      	bne.n	8002596 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002590:	2000      	movs	r0, #0
}
 8002592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002596:	1c6b      	adds	r3, r5, #1
 8002598:	d0f2      	beq.n	8002580 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800259a:	bb55      	cbnz	r5, 80025f2 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80025a4:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025a6:	6862      	ldr	r2, [r4, #4]
 80025a8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80025ac:	d10a      	bne.n	80025c4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80025ae:	68a2      	ldr	r2, [r4, #8]
 80025b0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80025b4:	d002      	beq.n	80025bc <SPI_WaitFlagStateUntilTimeout+0x4c>
 80025b6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80025ba:	d103      	bne.n	80025c4 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025c2:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80025c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80025ca:	d109      	bne.n	80025e0 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025d2:	0412      	lsls	r2, r2, #16
 80025d4:	0c12      	lsrs	r2, r2, #16
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025de:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 80025e0:	2301      	movs	r3, #1
 80025e2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80025e6:	2300      	movs	r3, #0
 80025e8:	2003      	movs	r0, #3
 80025ea:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80025ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80025f2:	f7fe fc0d 	bl	8000e10 <HAL_GetTick>
 80025f6:	1b80      	subs	r0, r0, r6
 80025f8:	4285      	cmp	r5, r0
 80025fa:	d8c0      	bhi.n	800257e <SPI_WaitFlagStateUntilTimeout+0xe>
 80025fc:	e7ce      	b.n	800259c <SPI_WaitFlagStateUntilTimeout+0x2c>

080025fe <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025fe:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002600:	460b      	mov	r3, r1
 8002602:	9200      	str	r2, [sp, #0]
 8002604:	2180      	movs	r1, #128	; 0x80
 8002606:	2200      	movs	r2, #0
{
 8002608:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800260a:	f7ff ffb1 	bl	8002570 <SPI_WaitFlagStateUntilTimeout>
 800260e:	b120      	cbz	r0, 800261a <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8002610:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002612:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002614:	f043 0320 	orr.w	r3, r3, #32
 8002618:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 800261a:	b002      	add	sp, #8
 800261c:	bd10      	pop	{r4, pc}

0800261e <HAL_SPI_Transmit>:
{
 800261e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002622:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002624:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002628:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800262a:	2b01      	cmp	r3, #1
{
 800262c:	460d      	mov	r5, r1
 800262e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002630:	f000 809c 	beq.w	800276c <HAL_SPI_Transmit+0x14e>
 8002634:	2301      	movs	r3, #1
 8002636:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800263a:	f7fe fbe9 	bl	8000e10 <HAL_GetTick>
 800263e:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8002640:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002644:	b2c0      	uxtb	r0, r0
 8002646:	2801      	cmp	r0, #1
 8002648:	f040 808e 	bne.w	8002768 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 800264c:	2d00      	cmp	r5, #0
 800264e:	d04e      	beq.n	80026ee <HAL_SPI_Transmit+0xd0>
 8002650:	f1b8 0f00 	cmp.w	r8, #0
 8002654:	d04b      	beq.n	80026ee <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002656:	2303      	movs	r3, #3
 8002658:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800265c:	2300      	movs	r3, #0
 800265e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002660:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002662:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8002666:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002668:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800266a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800266c:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800266e:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002670:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002672:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002676:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8002678:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 800267c:	bf02      	ittt	eq
 800267e:	681a      	ldreq	r2, [r3, #0]
 8002680:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8002684:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800268a:	bf5e      	ittt	pl
 800268c:	681a      	ldrpl	r2, [r3, #0]
 800268e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8002692:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002694:	68e2      	ldr	r2, [r4, #12]
 8002696:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800269a:	6862      	ldr	r2, [r4, #4]
 800269c:	d138      	bne.n	8002710 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800269e:	b11a      	cbz	r2, 80026a8 <HAL_SPI_Transmit+0x8a>
 80026a0:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80026a2:	b292      	uxth	r2, r2
 80026a4:	2a01      	cmp	r2, #1
 80026a6:	d106      	bne.n	80026b6 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 80026a8:	f835 2b02 	ldrh.w	r2, [r5], #2
 80026ac:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 80026ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80026b6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	b993      	cbnz	r3, 80026e2 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80026bc:	9700      	str	r7, [sp, #0]
 80026be:	4633      	mov	r3, r6
 80026c0:	2201      	movs	r2, #1
 80026c2:	2102      	movs	r1, #2
 80026c4:	4620      	mov	r0, r4
 80026c6:	f7ff ff53 	bl	8002570 <SPI_WaitFlagStateUntilTimeout>
 80026ca:	b978      	cbnz	r0, 80026ec <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80026cc:	463a      	mov	r2, r7
 80026ce:	4631      	mov	r1, r6
 80026d0:	4620      	mov	r0, r4
 80026d2:	f7ff ff94 	bl	80025fe <SPI_CheckFlag_BSY>
 80026d6:	2800      	cmp	r0, #0
 80026d8:	d038      	beq.n	800274c <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026da:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 80026dc:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026de:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 80026e0:	e005      	b.n	80026ee <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	0790      	lsls	r0, r2, #30
 80026e8:	d4de      	bmi.n	80026a8 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80026ea:	b94e      	cbnz	r6, 8002700 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 80026ec:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80026ee:	2301      	movs	r3, #1
 80026f0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80026f4:	2300      	movs	r3, #0
 80026f6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80026fa:	b004      	add	sp, #16
 80026fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002700:	1c71      	adds	r1, r6, #1
 8002702:	d0d8      	beq.n	80026b6 <HAL_SPI_Transmit+0x98>
 8002704:	f7fe fb84 	bl	8000e10 <HAL_GetTick>
 8002708:	1bc0      	subs	r0, r0, r7
 800270a:	4286      	cmp	r6, r0
 800270c:	d8d3      	bhi.n	80026b6 <HAL_SPI_Transmit+0x98>
 800270e:	e7ed      	b.n	80026ec <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8002710:	b11a      	cbz	r2, 800271a <HAL_SPI_Transmit+0xfc>
 8002712:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002714:	b292      	uxth	r2, r2
 8002716:	2a01      	cmp	r2, #1
 8002718:	d106      	bne.n	8002728 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800271a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800271e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8002720:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002722:	3b01      	subs	r3, #1
 8002724:	b29b      	uxth	r3, r3
 8002726:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002728:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800272a:	b29b      	uxth	r3, r3
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0c5      	beq.n	80026bc <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	0792      	lsls	r2, r2, #30
 8002736:	d4f0      	bmi.n	800271a <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002738:	2e00      	cmp	r6, #0
 800273a:	d0d7      	beq.n	80026ec <HAL_SPI_Transmit+0xce>
 800273c:	1c73      	adds	r3, r6, #1
 800273e:	d0f3      	beq.n	8002728 <HAL_SPI_Transmit+0x10a>
 8002740:	f7fe fb66 	bl	8000e10 <HAL_GetTick>
 8002744:	1bc0      	subs	r0, r0, r7
 8002746:	4286      	cmp	r6, r0
 8002748:	d8ee      	bhi.n	8002728 <HAL_SPI_Transmit+0x10a>
 800274a:	e7cf      	b.n	80026ec <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800274c:	68a3      	ldr	r3, [r4, #8]
 800274e:	b933      	cbnz	r3, 800275e <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002750:	9303      	str	r3, [sp, #12]
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	9203      	str	r2, [sp, #12]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	9303      	str	r3, [sp, #12]
 800275c:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800275e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002760:	3000      	adds	r0, #0
 8002762:	bf18      	it	ne
 8002764:	2001      	movne	r0, #1
 8002766:	e7c2      	b.n	80026ee <HAL_SPI_Transmit+0xd0>
 8002768:	2002      	movs	r0, #2
 800276a:	e7c0      	b.n	80026ee <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 800276c:	2002      	movs	r0, #2
 800276e:	e7c4      	b.n	80026fa <HAL_SPI_Transmit+0xdc>

08002770 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002770:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002772:	4604      	mov	r4, r0
 8002774:	2800      	cmp	r0, #0
 8002776:	d034      	beq.n	80027e2 <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002778:	2300      	movs	r3, #0
 800277a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800277c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002780:	b90b      	cbnz	r3, 8002786 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002782:	f001 fbf1 	bl	8003f68 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8002786:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002788:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800278a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800278e:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002790:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8002792:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002796:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002798:	6863      	ldr	r3, [r4, #4]
 800279a:	69a2      	ldr	r2, [r4, #24]
 800279c:	4303      	orrs	r3, r0
 800279e:	68e0      	ldr	r0, [r4, #12]
 80027a0:	4303      	orrs	r3, r0
 80027a2:	6920      	ldr	r0, [r4, #16]
 80027a4:	4303      	orrs	r3, r0
 80027a6:	6960      	ldr	r0, [r4, #20]
 80027a8:	4303      	orrs	r3, r0
 80027aa:	69e0      	ldr	r0, [r4, #28]
 80027ac:	4303      	orrs	r3, r0
 80027ae:	6a20      	ldr	r0, [r4, #32]
 80027b0:	4303      	orrs	r3, r0
 80027b2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80027b4:	4303      	orrs	r3, r0
 80027b6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80027ba:	4303      	orrs	r3, r0
 80027bc:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80027be:	0c12      	lsrs	r2, r2, #16
 80027c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027c2:	f002 0204 	and.w	r2, r2, #4
 80027c6:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80027c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80027ca:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80027cc:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027ce:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027d0:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027d6:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 80027d8:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027da:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80027dc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 80027e0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80027e2:	2001      	movs	r0, #1
}
 80027e4:	bd10      	pop	{r4, pc}

080027e6 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027e6:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80027e8:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027ea:	68da      	ldr	r2, [r3, #12]
 80027ec:	f042 0201 	orr.w	r2, r2, #1
 80027f0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	f042 0201 	orr.w	r2, r2, #1
 80027f8:	601a      	str	r2, [r3, #0]
}
 80027fa:	4770      	bx	lr

080027fc <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027fc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002800:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002802:	2b01      	cmp	r3, #1
 8002804:	f04f 0302 	mov.w	r3, #2
 8002808:	d01c      	beq.n	8002844 <HAL_TIM_ConfigClockSource+0x48>
 800280a:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 800280c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002810:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002812:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002816:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002818:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800281c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002820:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002822:	680a      	ldr	r2, [r1, #0]
 8002824:	2a40      	cmp	r2, #64	; 0x40
 8002826:	d079      	beq.n	800291c <HAL_TIM_ConfigClockSource+0x120>
 8002828:	d819      	bhi.n	800285e <HAL_TIM_ConfigClockSource+0x62>
 800282a:	2a10      	cmp	r2, #16
 800282c:	f000 8093 	beq.w	8002956 <HAL_TIM_ConfigClockSource+0x15a>
 8002830:	d80a      	bhi.n	8002848 <HAL_TIM_ConfigClockSource+0x4c>
 8002832:	2a00      	cmp	r2, #0
 8002834:	f000 8089 	beq.w	800294a <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8002838:	2301      	movs	r3, #1
 800283a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800283e:	2300      	movs	r3, #0
 8002840:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002844:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002846:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002848:	2a20      	cmp	r2, #32
 800284a:	f000 808a 	beq.w	8002962 <HAL_TIM_ConfigClockSource+0x166>
 800284e:	2a30      	cmp	r2, #48	; 0x30
 8002850:	d1f2      	bne.n	8002838 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002852:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002854:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002858:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800285c:	e036      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800285e:	2a70      	cmp	r2, #112	; 0x70
 8002860:	d036      	beq.n	80028d0 <HAL_TIM_ConfigClockSource+0xd4>
 8002862:	d81b      	bhi.n	800289c <HAL_TIM_ConfigClockSource+0xa0>
 8002864:	2a50      	cmp	r2, #80	; 0x50
 8002866:	d042      	beq.n	80028ee <HAL_TIM_ConfigClockSource+0xf2>
 8002868:	2a60      	cmp	r2, #96	; 0x60
 800286a:	d1e5      	bne.n	8002838 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800286c:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800286e:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002870:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002874:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002876:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002878:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800287a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800287c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002880:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002884:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002888:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800288c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800288e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002890:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002892:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002896:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800289a:	e017      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800289c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80028a0:	d011      	beq.n	80028c6 <HAL_TIM_ConfigClockSource+0xca>
 80028a2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80028a6:	d1c7      	bne.n	8002838 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028a8:	688a      	ldr	r2, [r1, #8]
 80028aa:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80028ac:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028ae:	68c9      	ldr	r1, [r1, #12]
 80028b0:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028b2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028b6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80028ba:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028bc:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028c4:	e002      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80028cc:	609a      	str	r2, [r3, #8]
 80028ce:	e7b3      	b.n	8002838 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028d0:	688a      	ldr	r2, [r1, #8]
 80028d2:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80028d4:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028d6:	68c9      	ldr	r1, [r1, #12]
 80028d8:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028da:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028de:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80028e2:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80028e4:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80028e6:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028e8:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80028ec:	e7ee      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ee:	684c      	ldr	r4, [r1, #4]
 80028f0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80028f2:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028f4:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028f6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028fa:	f025 0501 	bic.w	r5, r5, #1
 80028fe:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002900:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002902:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002904:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002908:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800290c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800290e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002910:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002912:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002916:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800291a:	e7d7      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800291c:	684c      	ldr	r4, [r1, #4]
 800291e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002920:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002922:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002924:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002928:	f025 0501 	bic.w	r5, r5, #1
 800292c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800292e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002930:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002932:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002936:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800293a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800293c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800293e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002940:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002944:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002948:	e7c0      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800294a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800294c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002950:	f042 0207 	orr.w	r2, r2, #7
 8002954:	e7ba      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002956:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002958:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800295c:	f042 0217 	orr.w	r2, r2, #23
 8002960:	e7b4      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002962:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002964:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002968:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800296c:	e7ae      	b.n	80028cc <HAL_TIM_ConfigClockSource+0xd0>

0800296e <HAL_TIM_OC_DelayElapsedCallback>:
 800296e:	4770      	bx	lr

08002970 <HAL_TIM_IC_CaptureCallback>:
 8002970:	4770      	bx	lr

08002972 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002972:	4770      	bx	lr

08002974 <HAL_TIM_TriggerCallback>:
 8002974:	4770      	bx	lr

08002976 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002976:	6803      	ldr	r3, [r0, #0]
{
 8002978:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800297a:	691a      	ldr	r2, [r3, #16]
{
 800297c:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800297e:	0791      	lsls	r1, r2, #30
 8002980:	d50e      	bpl.n	80029a0 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002982:	68da      	ldr	r2, [r3, #12]
 8002984:	0792      	lsls	r2, r2, #30
 8002986:	d50b      	bpl.n	80029a0 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002988:	f06f 0202 	mvn.w	r2, #2
 800298c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800298e:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002990:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002992:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002994:	079b      	lsls	r3, r3, #30
 8002996:	d077      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002998:	f7ff ffea 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299c:	2300      	movs	r3, #0
 800299e:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	691a      	ldr	r2, [r3, #16]
 80029a4:	0750      	lsls	r0, r2, #29
 80029a6:	d510      	bpl.n	80029ca <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	0751      	lsls	r1, r2, #29
 80029ac:	d50d      	bpl.n	80029ca <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80029ae:	f06f 0204 	mvn.w	r2, #4
 80029b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029b4:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029b6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029b8:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029ba:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80029be:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029c0:	d068      	beq.n	8002a94 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80029c2:	f7ff ffd5 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c6:	2300      	movs	r3, #0
 80029c8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029ca:	6823      	ldr	r3, [r4, #0]
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	0712      	lsls	r2, r2, #28
 80029d0:	d50f      	bpl.n	80029f2 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80029d2:	68da      	ldr	r2, [r3, #12]
 80029d4:	0710      	lsls	r0, r2, #28
 80029d6:	d50c      	bpl.n	80029f2 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029d8:	f06f 0208 	mvn.w	r2, #8
 80029dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029de:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029e0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029e2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029e4:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80029e6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029e8:	d05a      	beq.n	8002aa0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80029ea:	f7ff ffc1 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ee:	2300      	movs	r3, #0
 80029f0:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	06d2      	lsls	r2, r2, #27
 80029f8:	d510      	bpl.n	8002a1c <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	06d0      	lsls	r0, r2, #27
 80029fe:	d50d      	bpl.n	8002a1c <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a00:	f06f 0210 	mvn.w	r2, #16
 8002a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a06:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a08:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a0a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a0c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002a10:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a12:	d04b      	beq.n	8002aac <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a14:	f7ff ffac 	bl	8002970 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	07d1      	lsls	r1, r2, #31
 8002a22:	d508      	bpl.n	8002a36 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	07d2      	lsls	r2, r2, #31
 8002a28:	d505      	bpl.n	8002a36 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a2a:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a2e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a30:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a32:	f000 fef5 	bl	8003820 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	691a      	ldr	r2, [r3, #16]
 8002a3a:	0610      	lsls	r0, r2, #24
 8002a3c:	d508      	bpl.n	8002a50 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	0611      	lsls	r1, r2, #24
 8002a42:	d505      	bpl.n	8002a50 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a44:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002a48:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a4a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002a4c:	f000 f8ab 	bl	8002ba6 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	691a      	ldr	r2, [r3, #16]
 8002a54:	0652      	lsls	r2, r2, #25
 8002a56:	d508      	bpl.n	8002a6a <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	0650      	lsls	r0, r2, #25
 8002a5c:	d505      	bpl.n	8002a6a <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002a62:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a64:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002a66:	f7ff ff85 	bl	8002974 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a6a:	6823      	ldr	r3, [r4, #0]
 8002a6c:	691a      	ldr	r2, [r3, #16]
 8002a6e:	0691      	lsls	r1, r2, #26
 8002a70:	d522      	bpl.n	8002ab8 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	0692      	lsls	r2, r2, #26
 8002a76:	d51f      	bpl.n	8002ab8 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a78:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002a7c:	4620      	mov	r0, r4
}
 8002a7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a82:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002a84:	f000 b88e 	b.w	8002ba4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a88:	f7ff ff71 	bl	800296e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	f7ff ff70 	bl	8002972 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a92:	e783      	b.n	800299c <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a94:	f7ff ff6b 	bl	800296e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a98:	4620      	mov	r0, r4
 8002a9a:	f7ff ff6a 	bl	8002972 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a9e:	e792      	b.n	80029c6 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aa0:	f7ff ff65 	bl	800296e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa4:	4620      	mov	r0, r4
 8002aa6:	f7ff ff64 	bl	8002972 <HAL_TIM_PWM_PulseFinishedCallback>
 8002aaa:	e7a0      	b.n	80029ee <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aac:	f7ff ff5f 	bl	800296e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	f7ff ff5e 	bl	8002972 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ab6:	e7af      	b.n	8002a18 <HAL_TIM_IRQHandler+0xa2>
 8002ab8:	bd10      	pop	{r4, pc}
	...

08002abc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002abc:	4a1a      	ldr	r2, [pc, #104]	; (8002b28 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002abe:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ac0:	4290      	cmp	r0, r2
 8002ac2:	d00a      	beq.n	8002ada <TIM_Base_SetConfig+0x1e>
 8002ac4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002ac8:	d007      	beq.n	8002ada <TIM_Base_SetConfig+0x1e>
 8002aca:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002ace:	4290      	cmp	r0, r2
 8002ad0:	d003      	beq.n	8002ada <TIM_Base_SetConfig+0x1e>
 8002ad2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ad6:	4290      	cmp	r0, r2
 8002ad8:	d115      	bne.n	8002b06 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8002ada:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ae0:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ae2:	4a11      	ldr	r2, [pc, #68]	; (8002b28 <TIM_Base_SetConfig+0x6c>)
 8002ae4:	4290      	cmp	r0, r2
 8002ae6:	d00a      	beq.n	8002afe <TIM_Base_SetConfig+0x42>
 8002ae8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002aec:	d007      	beq.n	8002afe <TIM_Base_SetConfig+0x42>
 8002aee:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002af2:	4290      	cmp	r0, r2
 8002af4:	d003      	beq.n	8002afe <TIM_Base_SetConfig+0x42>
 8002af6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002afa:	4290      	cmp	r0, r2
 8002afc:	d103      	bne.n	8002b06 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002afe:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b04:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002b06:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002b08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002b0c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002b0e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b10:	688b      	ldr	r3, [r1, #8]
 8002b12:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002b14:	680b      	ldr	r3, [r1, #0]
 8002b16:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b18:	4b03      	ldr	r3, [pc, #12]	; (8002b28 <TIM_Base_SetConfig+0x6c>)
 8002b1a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002b1c:	bf04      	itt	eq
 8002b1e:	690b      	ldreq	r3, [r1, #16]
 8002b20:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002b22:	2301      	movs	r3, #1
 8002b24:	6143      	str	r3, [r0, #20]
 8002b26:	4770      	bx	lr
 8002b28:	40012c00 	.word	0x40012c00

08002b2c <HAL_TIM_Base_Init>:
{
 8002b2c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002b2e:	4604      	mov	r4, r0
 8002b30:	b1a0      	cbz	r0, 8002b5c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002b32:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b36:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b3a:	b91b      	cbnz	r3, 8002b44 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002b3c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002b40:	f001 fa34 	bl	8003fac <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002b44:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b46:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002b48:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b4c:	1d21      	adds	r1, r4, #4
 8002b4e:	f7ff ffb5 	bl	8002abc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002b52:	2301      	movs	r3, #1
  return HAL_OK;
 8002b54:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002b56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002b5a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b5c:	2001      	movs	r0, #1
}
 8002b5e:	bd10      	pop	{r4, pc}

08002b60 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002b60:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002b64:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	f04f 0302 	mov.w	r3, #2
 8002b6c:	d018      	beq.n	8002ba0 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002b6e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002b72:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002b74:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002b76:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002b78:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002b7a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002b7e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	4322      	orrs	r2, r4
 8002b84:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b8c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002b94:	2301      	movs	r3, #1
 8002b96:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002ba0:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002ba2:	bd10      	pop	{r4, pc}

08002ba4 <HAL_TIMEx_CommutationCallback>:
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ba6:	4770      	bx	lr

08002ba8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bac:	6805      	ldr	r5, [r0, #0]
 8002bae:	68c2      	ldr	r2, [r0, #12]
 8002bb0:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bb2:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bb4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bbc:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002bbe:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bc0:	430b      	orrs	r3, r1
 8002bc2:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002bc4:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002bc8:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bcc:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bd2:	696b      	ldr	r3, [r5, #20]
 8002bd4:	6982      	ldr	r2, [r0, #24]
 8002bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002bde:	4b40      	ldr	r3, [pc, #256]	; (8002ce0 <UART_SetConfig+0x138>)
{
 8002be0:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002be2:	429d      	cmp	r5, r3
 8002be4:	f04f 0419 	mov.w	r4, #25
 8002be8:	d146      	bne.n	8002c78 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002bea:	f7ff fc39 	bl	8002460 <HAL_RCC_GetPCLK2Freq>
 8002bee:	fb04 f300 	mul.w	r3, r4, r0
 8002bf2:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002bf6:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002bfa:	00b6      	lsls	r6, r6, #2
 8002bfc:	fbb3 f3f6 	udiv	r3, r3, r6
 8002c00:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c04:	011e      	lsls	r6, r3, #4
 8002c06:	f7ff fc2b 	bl	8002460 <HAL_RCC_GetPCLK2Freq>
 8002c0a:	4360      	muls	r0, r4
 8002c0c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	fbb0 f7f3 	udiv	r7, r0, r3
 8002c16:	f7ff fc23 	bl	8002460 <HAL_RCC_GetPCLK2Freq>
 8002c1a:	4360      	muls	r0, r4
 8002c1c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c26:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c2a:	fb08 7313 	mls	r3, r8, r3, r7
 8002c2e:	011b      	lsls	r3, r3, #4
 8002c30:	3332      	adds	r3, #50	; 0x32
 8002c32:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c36:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002c3a:	f7ff fc11 	bl	8002460 <HAL_RCC_GetPCLK2Freq>
 8002c3e:	4360      	muls	r0, r4
 8002c40:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002c44:	0092      	lsls	r2, r2, #2
 8002c46:	fbb0 faf2 	udiv	sl, r0, r2
 8002c4a:	f7ff fc09 	bl	8002460 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002c4e:	4360      	muls	r0, r4
 8002c50:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c5a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c5e:	fb08 a313 	mls	r3, r8, r3, sl
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	3332      	adds	r3, #50	; 0x32
 8002c66:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c6a:	f003 030f 	and.w	r3, r3, #15
 8002c6e:	433b      	orrs	r3, r7
 8002c70:	4433      	add	r3, r6
 8002c72:	60ab      	str	r3, [r5, #8]
 8002c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c78:	f7ff fbe2 	bl	8002440 <HAL_RCC_GetPCLK1Freq>
 8002c7c:	fb04 f300 	mul.w	r3, r4, r0
 8002c80:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002c84:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002c88:	00b6      	lsls	r6, r6, #2
 8002c8a:	fbb3 f3f6 	udiv	r3, r3, r6
 8002c8e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002c92:	011e      	lsls	r6, r3, #4
 8002c94:	f7ff fbd4 	bl	8002440 <HAL_RCC_GetPCLK1Freq>
 8002c98:	4360      	muls	r0, r4
 8002c9a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	fbb0 f7f3 	udiv	r7, r0, r3
 8002ca4:	f7ff fbcc 	bl	8002440 <HAL_RCC_GetPCLK1Freq>
 8002ca8:	4360      	muls	r0, r4
 8002caa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cb4:	fbb3 f3f8 	udiv	r3, r3, r8
 8002cb8:	fb08 7313 	mls	r3, r8, r3, r7
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	3332      	adds	r3, #50	; 0x32
 8002cc0:	fbb3 f3f8 	udiv	r3, r3, r8
 8002cc4:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002cc8:	f7ff fbba 	bl	8002440 <HAL_RCC_GetPCLK1Freq>
 8002ccc:	4360      	muls	r0, r4
 8002cce:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002cd2:	0092      	lsls	r2, r2, #2
 8002cd4:	fbb0 faf2 	udiv	sl, r0, r2
 8002cd8:	f7ff fbb2 	bl	8002440 <HAL_RCC_GetPCLK1Freq>
 8002cdc:	e7b7      	b.n	8002c4e <UART_SetConfig+0xa6>
 8002cde:	bf00      	nop
 8002ce0:	40013800 	.word	0x40013800

08002ce4 <HAL_UART_Init>:
{
 8002ce4:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002ce6:	4604      	mov	r4, r0
 8002ce8:	b340      	cbz	r0, 8002d3c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002cea:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002cee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cf2:	b91b      	cbnz	r3, 8002cfc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002cf4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002cf8:	f001 f98c 	bl	8004014 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002cfc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002cfe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d00:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002d04:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002d06:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002d08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d0c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002d0e:	f7ff ff4b 	bl	8002ba8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d12:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d14:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d1e:	695a      	ldr	r2, [r3, #20]
 8002d20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d24:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002d26:	68da      	ldr	r2, [r3, #12]
 8002d28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d2c:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002d2e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d30:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002d32:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002d36:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002d3a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d3c:	2001      	movs	r0, #1
}
 8002d3e:	bd10      	pop	{r4, pc}

08002d40 <SPI_Write>:
//    0  1  2  3  4  5  6  7  8  9  0 11
//   12 13 14 15 16 17 18 19 20 21 22 23
//   24 25 26 27 28 29 30 31 32 33 34 35

void SPI_Write(uint16_t data)
{
 8002d40:	b507      	push	{r0, r1, r2, lr}
	uint8_t dataBuf[2];
	dataBuf[0] = (uint8_t)(data >> 8);
 8002d42:	0a03      	lsrs	r3, r0, #8
 8002d44:	f88d 3004 	strb.w	r3, [sp, #4]
	dataBuf[1] = (uint8_t)(data);
 8002d48:	f88d 0005 	strb.w	r0, [sp, #5]
	HAL_SPI_Transmit(&hspi1, dataBuf, 2, 1000);	
 8002d4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d50:	2202      	movs	r2, #2
 8002d52:	a901      	add	r1, sp, #4
 8002d54:	4802      	ldr	r0, [pc, #8]	; (8002d60 <SPI_Write+0x20>)
 8002d56:	f7ff fc62 	bl	800261e <HAL_SPI_Transmit>
}
 8002d5a:	b003      	add	sp, #12
 8002d5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d60:	20000c7c 	.word	0x20000c7c

08002d64 <LCD_WRITE_REG>:

void LCD_WRITE_REG(uint16_t index)
{
 8002d64:	b538      	push	{r3, r4, r5, lr}
 8002d66:	4605      	mov	r5, r0
	LCD_RS_L(); LCD_CS_L();	// RS ; 0 , CS ; 0
 8002d68:	4c0c      	ldr	r4, [pc, #48]	; (8002d9c <LCD_WRITE_REG+0x38>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	4620      	mov	r0, r4
 8002d6e:	2104      	movs	r1, #4
 8002d70:	f7fe fd16 	bl	80017a0 <HAL_GPIO_WritePin>
 8002d74:	2200      	movs	r2, #0
 8002d76:	2102      	movs	r1, #2
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f7fe fd11 	bl	80017a0 <HAL_GPIO_WritePin>
	SPI_Write(index);
 8002d7e:	4628      	mov	r0, r5
 8002d80:	f7ff ffde 	bl	8002d40 <SPI_Write>
	LCD_CS_H(); LCD_RS_H(); // RS ; 1 , CS ; 1
 8002d84:	4620      	mov	r0, r4
 8002d86:	2201      	movs	r2, #1
 8002d88:	2102      	movs	r1, #2
 8002d8a:	f7fe fd09 	bl	80017a0 <HAL_GPIO_WritePin>
 8002d8e:	4620      	mov	r0, r4
}
 8002d90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_CS_H(); LCD_RS_H(); // RS ; 1 , CS ; 1
 8002d94:	2201      	movs	r2, #1
 8002d96:	2104      	movs	r1, #4
 8002d98:	f7fe bd02 	b.w	80017a0 <HAL_GPIO_WritePin>
 8002d9c:	40010800 	.word	0x40010800

08002da0 <LCD_WRITE_COMMAND>:
	SPI_Write(data);
	LCD_CS_H();
}

void LCD_WRITE_COMMAND(uint16_t index, uint16_t data)
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	4606      	mov	r6, r0
 8002da4:	460d      	mov	r5, r1
	LCD_RS_L();	LCD_CS_L();  // RS ; 0 , CS ; 0
 8002da6:	4c0e      	ldr	r4, [pc, #56]	; (8002de0 <LCD_WRITE_COMMAND+0x40>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	4620      	mov	r0, r4
 8002dac:	2104      	movs	r1, #4
 8002dae:	f7fe fcf7 	bl	80017a0 <HAL_GPIO_WritePin>
 8002db2:	2200      	movs	r2, #0
 8002db4:	2102      	movs	r1, #2
 8002db6:	4620      	mov	r0, r4
 8002db8:	f7fe fcf2 	bl	80017a0 <HAL_GPIO_WritePin>
	SPI_Write(index);
 8002dbc:	4630      	mov	r0, r6
 8002dbe:	f7ff ffbf 	bl	8002d40 <SPI_Write>
	// LCD_CS_H();
	LCD_RS_H();              // RS ; 1 , CS ; 0
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	2104      	movs	r1, #4
 8002dc6:	4620      	mov	r0, r4
 8002dc8:	f7fe fcea 	bl	80017a0 <HAL_GPIO_WritePin>

	// LCD_CS_L();
	SPI_Write(data);
 8002dcc:	4628      	mov	r0, r5
 8002dce:	f7ff ffb7 	bl	8002d40 <SPI_Write>
	LCD_CS_H();              // RS ; 1 , CS ; 1
 8002dd2:	4620      	mov	r0, r4
}
 8002dd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_CS_H();              // RS ; 1 , CS ; 1
 8002dd8:	2201      	movs	r2, #1
 8002dda:	2102      	movs	r1, #2
 8002ddc:	f7fe bce0 	b.w	80017a0 <HAL_GPIO_WritePin>
 8002de0:	40010800 	.word	0x40010800

08002de4 <lcd_clear_screen>:
{
	SPI_Write(data);
}

void lcd_clear_screen(uint16_t color_background)
{
 8002de4:	b570      	push	{r4, r5, r6, lr}
	uint16_t i, j;

	LCD_WRITE_COMMAND(0x210,0x0000); // Horizontal  
 8002de6:	2100      	movs	r1, #0
{
 8002de8:	4606      	mov	r6, r0
	LCD_WRITE_COMMAND(0x210,0x0000); // Horizontal  
 8002dea:	f44f 7004 	mov.w	r0, #528	; 0x210
 8002dee:	f7ff ffd7 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x211,0x00EF); // 0xEF ; 239
 8002df2:	21ef      	movs	r1, #239	; 0xef
 8002df4:	f240 2011 	movw	r0, #529	; 0x211
 8002df8:	f7ff ffd2 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x212,0x0000); // Vertical  
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	f240 2012 	movw	r0, #530	; 0x212
 8002e02:	f7ff ffcd 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x213,0x013F); // 0x13F ; 319
 8002e06:	f240 113f 	movw	r1, #319	; 0x13f
 8002e0a:	f240 2013 	movw	r0, #531	; 0x213
 8002e0e:	f7ff ffc7 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x200,0x0000); // Ram Addr Horizontal
 8002e12:	2100      	movs	r1, #0
 8002e14:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002e18:	f7ff ffc2 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND(0x201,0x0000); // Ram Addr Vertical
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	f240 2001 	movw	r0, #513	; 0x201
 8002e22:	f7ff ffbd 	bl	8002da0 <LCD_WRITE_COMMAND>
	
	LCD_WRITE_REG(0x202);	         //RAM Write index - GRAM Write
 8002e26:	f240 2002 	movw	r0, #514	; 0x202
 8002e2a:	f7ff ff9b 	bl	8002d64 <LCD_WRITE_REG>
	
	LCD_RS_H();	LCD_CS_L();          // RS ; 1 , CS ; 0
 8002e2e:	2201      	movs	r2, #1
 8002e30:	2104      	movs	r1, #4
 8002e32:	480e      	ldr	r0, [pc, #56]	; (8002e6c <lcd_clear_screen+0x88>)
 8002e34:	f7fe fcb4 	bl	80017a0 <HAL_GPIO_WritePin>
 8002e38:	2200      	movs	r2, #0
 8002e3a:	2102      	movs	r1, #2
 8002e3c:	480b      	ldr	r0, [pc, #44]	; (8002e6c <lcd_clear_screen+0x88>)
 8002e3e:	f7fe fcaf 	bl	80017a0 <HAL_GPIO_WritePin>
 8002e42:	f44f 75a0 	mov.w	r5, #320	; 0x140
{
 8002e46:	24f0      	movs	r4, #240	; 0xf0
 8002e48:	3c01      	subs	r4, #1
	SPI_Write(data);
 8002e4a:	4630      	mov	r0, r6
 8002e4c:	b2a4      	uxth	r4, r4
 8002e4e:	f7ff ff77 	bl	8002d40 <SPI_Write>
	
	for(i=0;i<LCD_Y_SIZE;i++)
	{
		for(j=0;j<LCD_X_SIZE;j++)  // LCD_X_SIZE
 8002e52:	2c00      	cmp	r4, #0
 8002e54:	d1f8      	bne.n	8002e48 <lcd_clear_screen+0x64>
 8002e56:	3d01      	subs	r5, #1
 8002e58:	b2ad      	uxth	r5, r5
	for(i=0;i<LCD_Y_SIZE;i++)
 8002e5a:	2d00      	cmp	r5, #0
 8002e5c:	d1f3      	bne.n	8002e46 <lcd_clear_screen+0x62>
		{
			LCD_WRITE_DATA(color_background);
		}
	}	
	// LCD_RS_L();
	LCD_CS_H();
 8002e5e:	2201      	movs	r2, #1
}
 8002e60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_CS_H();
 8002e64:	2102      	movs	r1, #2
 8002e66:	4801      	ldr	r0, [pc, #4]	; (8002e6c <lcd_clear_screen+0x88>)
 8002e68:	f7fe bc9a 	b.w	80017a0 <HAL_GPIO_WritePin>
 8002e6c:	40010800 	.word	0x40010800

08002e70 <lcd_init>:

void lcd_init(void)
{
 8002e70:	b510      	push	{r4, lr}
	LCD_CS_H(); LCD_RS_H();             // RS ; 1 , CS ; 1
 8002e72:	4c9b      	ldr	r4, [pc, #620]	; (80030e0 <lcd_init+0x270>)
 8002e74:	2201      	movs	r2, #1
 8002e76:	4620      	mov	r0, r4
 8002e78:	2102      	movs	r1, #2
 8002e7a:	f7fe fc91 	bl	80017a0 <HAL_GPIO_WritePin>
 8002e7e:	4620      	mov	r0, r4
 8002e80:	2201      	movs	r2, #1
 8002e82:	2104      	movs	r1, #4
 8002e84:	f7fe fc8c 	bl	80017a0 <HAL_GPIO_WritePin>
	
	//  Reset LCD	
	LCD_RST_L(); delay_ms(20);        // RESET TFT LCD
 8002e88:	2200      	movs	r2, #0
 8002e8a:	2108      	movs	r1, #8
 8002e8c:	4620      	mov	r0, r4
 8002e8e:	f7fe fc87 	bl	80017a0 <HAL_GPIO_WritePin>
 8002e92:	2014      	movs	r0, #20
 8002e94:	f001 f961 	bl	800415a <delay_ms>
	LCD_RST_H(); delay_ms(20);
 8002e98:	2201      	movs	r2, #1
 8002e9a:	2108      	movs	r1, #8
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	f7fe fc7f 	bl	80017a0 <HAL_GPIO_WritePin>
 8002ea2:	2014      	movs	r0, #20
 8002ea4:	f001 f959 	bl	800415a <delay_ms>

	//register reset
	LCD_WRITE_COMMAND(0x0000,0x0001);	// Oschilliation start
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f7ff ff78 	bl	8002da0 <LCD_WRITE_COMMAND>
	delay_ms(10);
 8002eb0:	200a      	movs	r0, #10
 8002eb2:	f001 f952 	bl	800415a <delay_ms>
	//oscillator start
//	LCD_WRITE_COMMAND(0x003A,0x0001);	//Oscillator control (0:oscillator stop, 1: oscillator operation)
//	delay_ms(10);

	/* Power settings */  	
	LCD_WRITE_COMMAND( 0x100, 0x0000 ); /*power supply setup*/	
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002ebc:	f7ff ff70 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x101, 0x0000 ); 
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	f240 1001 	movw	r0, #257	; 0x101
 8002ec6:	f7ff ff6b 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x102, 0x3110 ); 
 8002eca:	f243 1110 	movw	r1, #12560	; 0x3110
 8002ece:	f44f 7081 	mov.w	r0, #258	; 0x102
 8002ed2:	f7ff ff65 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x103, 0xe200 ); 
 8002ed6:	f44f 4162 	mov.w	r1, #57856	; 0xe200
 8002eda:	f240 1003 	movw	r0, #259	; 0x103
 8002ede:	f7ff ff5f 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x110, 0x009d ); 
 8002ee2:	219d      	movs	r1, #157	; 0x9d
 8002ee4:	f44f 7088 	mov.w	r0, #272	; 0x110
 8002ee8:	f7ff ff5a 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x111, 0x0022 ); 
 8002eec:	2122      	movs	r1, #34	; 0x22
 8002eee:	f240 1011 	movw	r0, #273	; 0x111
 8002ef2:	f7ff ff55 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x100, 0x0120 ); 
 8002ef6:	f44f 7190 	mov.w	r1, #288	; 0x120
 8002efa:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002efe:	f7ff ff4f 	bl	8002da0 <LCD_WRITE_COMMAND>
	delay_ms(20);
 8002f02:	2014      	movs	r0, #20
 8002f04:	f001 f929 	bl	800415a <delay_ms>

	LCD_WRITE_COMMAND( 0x100, 0x3120 );
 8002f08:	f243 1120 	movw	r1, #12576	; 0x3120
 8002f0c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f10:	f7ff ff46 	bl	8002da0 <LCD_WRITE_COMMAND>
	delay_ms(80);
 8002f14:	2050      	movs	r0, #80	; 0x50
 8002f16:	f001 f920 	bl	800415a <delay_ms>

	/* Display control */   
	LCD_WRITE_COMMAND( 0x001, 0x0100 );
 8002f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f1e:	2001      	movs	r0, #1
 8002f20:	f7ff ff3e 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x002, 0x0000 );
 8002f24:	2100      	movs	r1, #0
 8002f26:	2002      	movs	r0, #2
 8002f28:	f7ff ff3a 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x003, 0x1238 );
 8002f2c:	f241 2138 	movw	r1, #4664	; 0x1238
 8002f30:	2003      	movs	r0, #3
 8002f32:	f7ff ff35 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x006, 0x0000 );
 8002f36:	2100      	movs	r1, #0
 8002f38:	2006      	movs	r0, #6
 8002f3a:	f7ff ff31 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x007, 0x0101 );
 8002f3e:	f240 1101 	movw	r1, #257	; 0x101
 8002f42:	2007      	movs	r0, #7
 8002f44:	f7ff ff2c 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x008, 0x0808 );
 8002f48:	f640 0108 	movw	r1, #2056	; 0x808
 8002f4c:	2008      	movs	r0, #8
 8002f4e:	f7ff ff27 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x009, 0x0000 );
 8002f52:	2100      	movs	r1, #0
 8002f54:	2009      	movs	r0, #9
 8002f56:	f7ff ff23 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x00b, 0x0000 );
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	200b      	movs	r0, #11
 8002f5e:	f7ff ff1f 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x00c, 0x0000 );
 8002f62:	2100      	movs	r1, #0
 8002f64:	200c      	movs	r0, #12
 8002f66:	f7ff ff1b 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x00d, 0x0018 );
 8002f6a:	2118      	movs	r1, #24
 8002f6c:	200d      	movs	r0, #13
 8002f6e:	f7ff ff17 	bl	8002da0 <LCD_WRITE_COMMAND>

	/* LTPS control settings */   
	LCD_WRITE_COMMAND( 0x012, 0x0000 );
 8002f72:	2100      	movs	r1, #0
 8002f74:	2012      	movs	r0, #18
 8002f76:	f7ff ff13 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x013, 0x0000 );
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	2013      	movs	r0, #19
 8002f7e:	f7ff ff0f 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x018, 0x0000 );
 8002f82:	2100      	movs	r1, #0
 8002f84:	2018      	movs	r0, #24
 8002f86:	f7ff ff0b 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x019, 0x0000 );
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	2019      	movs	r0, #25
 8002f8e:	f7ff ff07 	bl	8002da0 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x203, 0x0000 );
 8002f92:	2100      	movs	r1, #0
 8002f94:	f240 2003 	movw	r0, #515	; 0x203
 8002f98:	f7ff ff02 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x204, 0x0000 );
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	f44f 7001 	mov.w	r0, #516	; 0x204
 8002fa2:	f7ff fefd 	bl	8002da0 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x210, 0x0000 );
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	f44f 7004 	mov.w	r0, #528	; 0x210
 8002fac:	f7ff fef8 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x211, 0x00ef );
 8002fb0:	21ef      	movs	r1, #239	; 0xef
 8002fb2:	f240 2011 	movw	r0, #529	; 0x211
 8002fb6:	f7ff fef3 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x212, 0x0000 );
 8002fba:	2100      	movs	r1, #0
 8002fbc:	f240 2012 	movw	r0, #530	; 0x212
 8002fc0:	f7ff feee 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x213, 0x013f );
 8002fc4:	f240 113f 	movw	r1, #319	; 0x13f
 8002fc8:	f240 2013 	movw	r0, #531	; 0x213
 8002fcc:	f7ff fee8 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x214, 0x0000 );
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	f44f 7005 	mov.w	r0, #532	; 0x214
 8002fd6:	f7ff fee3 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x215, 0x0000 );
 8002fda:	2100      	movs	r1, #0
 8002fdc:	f240 2015 	movw	r0, #533	; 0x215
 8002fe0:	f7ff fede 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x216, 0x0000 );
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	f240 2016 	movw	r0, #534	; 0x216
 8002fea:	f7ff fed9 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x217, 0x0000 );
 8002fee:	2100      	movs	r1, #0
 8002ff0:	f240 2017 	movw	r0, #535	; 0x217
 8002ff4:	f7ff fed4 	bl	8002da0 <LCD_WRITE_COMMAND>

	// Gray scale settings
	LCD_WRITE_COMMAND( 0x300, 0x5343);
 8002ff8:	f245 3143 	movw	r1, #21315	; 0x5343
 8002ffc:	f44f 7040 	mov.w	r0, #768	; 0x300
 8003000:	f7ff fece 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x301, 0x1021);
 8003004:	f241 0121 	movw	r1, #4129	; 0x1021
 8003008:	f240 3001 	movw	r0, #769	; 0x301
 800300c:	f7ff fec8 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x302, 0x0003);
 8003010:	2103      	movs	r1, #3
 8003012:	f240 3002 	movw	r0, #770	; 0x302
 8003016:	f7ff fec3 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x303, 0x0011);
 800301a:	2111      	movs	r1, #17
 800301c:	f240 3003 	movw	r0, #771	; 0x303
 8003020:	f7ff febe 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x304, 0x050a);
 8003024:	f240 510a 	movw	r1, #1290	; 0x50a
 8003028:	f44f 7041 	mov.w	r0, #772	; 0x304
 800302c:	f7ff feb8 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x305, 0x4342);
 8003030:	f244 3142 	movw	r1, #17218	; 0x4342
 8003034:	f240 3005 	movw	r0, #773	; 0x305
 8003038:	f7ff feb2 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x306, 0x1100);
 800303c:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8003040:	f240 3006 	movw	r0, #774	; 0x306
 8003044:	f7ff feac 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x307, 0x0003);
 8003048:	2103      	movs	r1, #3
 800304a:	f240 3007 	movw	r0, #775	; 0x307
 800304e:	f7ff fea7 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x308, 0x1201);
 8003052:	f241 2101 	movw	r1, #4609	; 0x1201
 8003056:	f44f 7042 	mov.w	r0, #776	; 0x308
 800305a:	f7ff fea1 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x309, 0x050a);
 800305e:	f240 510a 	movw	r1, #1290	; 0x50a
 8003062:	f240 3009 	movw	r0, #777	; 0x309
 8003066:	f7ff fe9b 	bl	8002da0 <LCD_WRITE_COMMAND>

	/* RAM access settings */ 
	LCD_WRITE_COMMAND( 0x400, 0x4027 );
 800306a:	f244 0127 	movw	r1, #16423	; 0x4027
 800306e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003072:	f7ff fe95 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x401, 0x0000 );
 8003076:	2100      	movs	r1, #0
 8003078:	f240 4001 	movw	r0, #1025	; 0x401
 800307c:	f7ff fe90 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x402, 0x0000 );	/* First screen drive position (1) */   	
 8003080:	2100      	movs	r1, #0
 8003082:	f240 4002 	movw	r0, #1026	; 0x402
 8003086:	f7ff fe8b 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x403, 0x013f );	/* First screen drive position (2) */   	
 800308a:	f240 113f 	movw	r1, #319	; 0x13f
 800308e:	f240 4003 	movw	r0, #1027	; 0x403
 8003092:	f7ff fe85 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x404, 0x0000 );
 8003096:	2100      	movs	r1, #0
 8003098:	f240 4004 	movw	r0, #1028	; 0x404
 800309c:	f7ff fe80 	bl	8002da0 <LCD_WRITE_COMMAND>

	LCD_WRITE_COMMAND( 0x200, 0x0000 );
 80030a0:	2100      	movs	r1, #0
 80030a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80030a6:	f7ff fe7b 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x201, 0x0000 );
 80030aa:	2100      	movs	r1, #0
 80030ac:	f240 2001 	movw	r0, #513	; 0x201
 80030b0:	f7ff fe76 	bl	8002da0 <LCD_WRITE_COMMAND>
	
	LCD_WRITE_COMMAND( 0x100, 0x7120 );
 80030b4:	f247 1120 	movw	r1, #28960	; 0x7120
 80030b8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80030bc:	f7ff fe70 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x007, 0x0103 );
 80030c0:	f240 1103 	movw	r1, #259	; 0x103
 80030c4:	2007      	movs	r0, #7
 80030c6:	f7ff fe6b 	bl	8002da0 <LCD_WRITE_COMMAND>
	delay_ms(10);
 80030ca:	200a      	movs	r0, #10
 80030cc:	f001 f845 	bl	800415a <delay_ms>
	LCD_WRITE_COMMAND( 0x007, 0x0113 );	
}
 80030d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_WRITE_COMMAND( 0x007, 0x0113 );	
 80030d4:	f240 1113 	movw	r1, #275	; 0x113
 80030d8:	2007      	movs	r0, #7
 80030da:	f7ff be61 	b.w	8002da0 <LCD_WRITE_COMMAND>
 80030de:	bf00      	nop
 80030e0:	40010800 	.word	0x40010800

080030e4 <lcd_address_window>:
* Input          : x, y
* Output         : None
* Return         : None
******************************************************************************/
void lcd_address_window(long xs,long ys, long xe, long ye)
{
 80030e4:	b570      	push	{r4, r5, r6, lr}
 80030e6:	4616      	mov	r6, r2
 80030e8:	460d      	mov	r5, r1
 80030ea:	461c      	mov	r4, r3
	LCD_WRITE_COMMAND( 0x210, xs );
 80030ec:	b281      	uxth	r1, r0
 80030ee:	f44f 7004 	mov.w	r0, #528	; 0x210
 80030f2:	f7ff fe55 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x211, xe );
 80030f6:	b2b1      	uxth	r1, r6
 80030f8:	f240 2011 	movw	r0, #529	; 0x211
 80030fc:	f7ff fe50 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x212, ys );
 8003100:	b2a9      	uxth	r1, r5
 8003102:	f240 2012 	movw	r0, #530	; 0x212
 8003106:	f7ff fe4b 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x213, ye );
 800310a:	b2a1      	uxth	r1, r4
 800310c:	f240 2013 	movw	r0, #531	; 0x213
}
 8003110:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_WRITE_COMMAND( 0x213, ye );
 8003114:	f7ff be44 	b.w	8002da0 <LCD_WRITE_COMMAND>

08003118 <lcd_set_cursor>:
* Input          : x, y
* Output         : None
* Return         : None
******************************************************************************/
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 8003118:	b510      	push	{r4, lr}
 800311a:	460c      	mov	r4, r1
	/*if( (x > 320) || (y > 240) )
	{
		return;
	}*/
	LCD_WRITE_COMMAND( 0x200, x );
 800311c:	4601      	mov	r1, r0
 800311e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003122:	f7ff fe3d 	bl	8002da0 <LCD_WRITE_COMMAND>
	LCD_WRITE_COMMAND( 0x201, y );
 8003126:	4621      	mov	r1, r4
 8003128:	f240 2001 	movw	r0, #513	; 0x201
 800312c:	f7ff fe38 	bl	8002da0 <LCD_WRITE_COMMAND>

	LCD_WRITE_REG(0x202);
}
 8003130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_WRITE_REG(0x202);
 8003134:	f240 2002 	movw	r0, #514	; 0x202
 8003138:	f7ff be14 	b.w	8002d64 <LCD_WRITE_REG>

0800313c <lcd_fill>:
	lcd_address_window(0,0,239,319);
 800313c:	2100      	movs	r1, #0
{
 800313e:	b538      	push	{r3, r4, r5, lr}
	lcd_address_window(0,0,239,319);
 8003140:	22ef      	movs	r2, #239	; 0xef
 8003142:	f240 133f 	movw	r3, #319	; 0x13f
{
 8003146:	4605      	mov	r5, r0
	lcd_address_window(0,0,239,319);
 8003148:	4608      	mov	r0, r1
 800314a:	f7ff ffcb 	bl	80030e4 <lcd_address_window>
	lcd_set_cursor(0,0);
 800314e:	2100      	movs	r1, #0
 8003150:	4608      	mov	r0, r1
 8003152:	f7ff ffe1 	bl	8003118 <lcd_set_cursor>
	LCD_RS_H();	LCD_CS_L();          // RS ; 1 , CS ; 0
 8003156:	2201      	movs	r2, #1
 8003158:	2104      	movs	r1, #4
 800315a:	480b      	ldr	r0, [pc, #44]	; (8003188 <lcd_fill+0x4c>)
 800315c:	f7fe fb20 	bl	80017a0 <HAL_GPIO_WritePin>
 8003160:	2200      	movs	r2, #0
 8003162:	2102      	movs	r1, #2
 8003164:	4808      	ldr	r0, [pc, #32]	; (8003188 <lcd_fill+0x4c>)
 8003166:	f7fe fb1b 	bl	80017a0 <HAL_GPIO_WritePin>
 800316a:	f44f 3496 	mov.w	r4, #76800	; 0x12c00
	SPI_Write(data);
 800316e:	b2ad      	uxth	r5, r5
 8003170:	4628      	mov	r0, r5
 8003172:	f7ff fde5 	bl	8002d40 <SPI_Write>
	while(index)
 8003176:	3c01      	subs	r4, #1
 8003178:	d1fa      	bne.n	8003170 <lcd_fill+0x34>
	LCD_CS_H();
 800317a:	2201      	movs	r2, #1
}
 800317c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_CS_H();
 8003180:	2102      	movs	r1, #2
 8003182:	4801      	ldr	r0, [pc, #4]	; (8003188 <lcd_fill+0x4c>)
 8003184:	f7fe bb0c 	b.w	80017a0 <HAL_GPIO_WritePin>
 8003188:	40010800 	.word	0x40010800

0800318c <lcd_draw_pixel>:
    if((x_pos >= LCD_X_SIZE) || (y_pos >= LCD_Y_SIZE) || (x_pos < 0) || (y_pos < 0))
 800318c:	28ef      	cmp	r0, #239	; 0xef
{
 800318e:	b570      	push	{r4, r5, r6, lr}
 8003190:	4605      	mov	r5, r0
 8003192:	460e      	mov	r6, r1
 8003194:	4614      	mov	r4, r2
    if((x_pos >= LCD_X_SIZE) || (y_pos >= LCD_Y_SIZE) || (x_pos < 0) || (y_pos < 0))
 8003196:	d822      	bhi.n	80031de <lcd_draw_pixel+0x52>
 8003198:	f5b1 7fa0 	cmp.w	r1, #320	; 0x140
 800319c:	d21f      	bcs.n	80031de <lcd_draw_pixel+0x52>
    lcd_address_window(x_pos, y_pos, (x_pos + 1), (y_pos + 1));
 800319e:	1c4b      	adds	r3, r1, #1
 80031a0:	1c42      	adds	r2, r0, #1
 80031a2:	f7ff ff9f 	bl	80030e4 <lcd_address_window>
    lcd_set_cursor(x_pos, y_pos);
 80031a6:	b2b1      	uxth	r1, r6
 80031a8:	b2a8      	uxth	r0, r5
 80031aa:	f7ff ffb5 	bl	8003118 <lcd_set_cursor>
	LCD_RS_H();	LCD_CS_L();          // RS ; 1 , CS ; 0
 80031ae:	2201      	movs	r2, #1
 80031b0:	2104      	movs	r1, #4
 80031b2:	480b      	ldr	r0, [pc, #44]	; (80031e0 <lcd_draw_pixel+0x54>)
 80031b4:	f7fe faf4 	bl	80017a0 <HAL_GPIO_WritePin>
    	LCD_WRITE_DATA(colour);
 80031b8:	b2a4      	uxth	r4, r4
	LCD_RS_H();	LCD_CS_L();          // RS ; 1 , CS ; 0
 80031ba:	2200      	movs	r2, #0
 80031bc:	2102      	movs	r1, #2
 80031be:	4808      	ldr	r0, [pc, #32]	; (80031e0 <lcd_draw_pixel+0x54>)
 80031c0:	f7fe faee 	bl	80017a0 <HAL_GPIO_WritePin>
	SPI_Write(data);
 80031c4:	4620      	mov	r0, r4
 80031c6:	f7ff fdbb 	bl	8002d40 <SPI_Write>
 80031ca:	4620      	mov	r0, r4
 80031cc:	f7ff fdb8 	bl	8002d40 <SPI_Write>
}
 80031d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_CS_H();
 80031d4:	2201      	movs	r2, #1
 80031d6:	2102      	movs	r1, #2
 80031d8:	4801      	ldr	r0, [pc, #4]	; (80031e0 <lcd_draw_pixel+0x54>)
 80031da:	f7fe bae1 	b.w	80017a0 <HAL_GPIO_WritePin>
}
 80031de:	bd70      	pop	{r4, r5, r6, pc}
 80031e0:	40010800 	.word	0x40010800

080031e4 <lcd_draw_line>:
{
 80031e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if(dy < 0)
 80031e8:	1a5e      	subs	r6, r3, r1
    dx = (x2 - x1);
 80031ea:	eba2 0500 	sub.w	r5, r2, r0
        dy = -dy;
 80031ee:	bf46      	itte	mi
 80031f0:	4276      	negmi	r6, r6
        stepy = -1;
 80031f2:	f04f 3bff 	movmi.w	fp, #4294967295
        stepy = 1;
 80031f6:	f04f 0b01 	movpl.w	fp, #1
    if(dx < 0)
 80031fa:	2d00      	cmp	r5, #0
        dx = -dx;
 80031fc:	bfb8      	it	lt
 80031fe:	426d      	neglt	r5, r5
{
 8003200:	4690      	mov	r8, r2
    dx <<= 0x01;
 8003202:	ea4f 0545 	mov.w	r5, r5, lsl #1
    dy <<= 0x01;
 8003206:	ea4f 0646 	mov.w	r6, r6, lsl #1
    lcd_draw_pixel(x1, y1, colour);
 800320a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
        stepx = -1;
 800320c:	bfb4      	ite	lt
 800320e:	f04f 3aff 	movlt.w	sl, #4294967295
        stepx = 1;
 8003212:	f04f 0a01 	movge.w	sl, #1
{
 8003216:	4607      	mov	r7, r0
 8003218:	460c      	mov	r4, r1
 800321a:	4699      	mov	r9, r3
    lcd_draw_pixel(x1, y1, colour);
 800321c:	f7ff ffb6 	bl	800318c <lcd_draw_pixel>
    if(dx > dy)
 8003220:	42b5      	cmp	r5, r6
 8003222:	dd14      	ble.n	800324e <lcd_draw_line+0x6a>
        fraction = (dy - (dx >> 1));
 8003224:	eba6 0965 	sub.w	r9, r6, r5, asr #1
        while(x1 != x2)
 8003228:	4547      	cmp	r7, r8
 800322a:	d101      	bne.n	8003230 <lcd_draw_line+0x4c>
}
 800322c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if(fraction >= 0)
 8003230:	f1b9 0f00 	cmp.w	r9, #0
                y1 += stepy;
 8003234:	bfa8      	it	ge
 8003236:	445c      	addge	r4, fp
            x1 += stepx;
 8003238:	4457      	add	r7, sl
                fraction -= dx;
 800323a:	bfa8      	it	ge
 800323c:	eba9 0905 	subge.w	r9, r9, r5
            lcd_draw_pixel(x1, y1, colour);
 8003240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003242:	4621      	mov	r1, r4
 8003244:	4638      	mov	r0, r7
            fraction += dy;
 8003246:	44b1      	add	r9, r6
            lcd_draw_pixel(x1, y1, colour);
 8003248:	f7ff ffa0 	bl	800318c <lcd_draw_pixel>
 800324c:	e7ec      	b.n	8003228 <lcd_draw_line+0x44>
        fraction = (dx - (dy >> 1));
 800324e:	eba5 0866 	sub.w	r8, r5, r6, asr #1
        while(y1 != y2)
 8003252:	454c      	cmp	r4, r9
 8003254:	d0ea      	beq.n	800322c <lcd_draw_line+0x48>
            if (fraction >= 0)
 8003256:	f1b8 0f00 	cmp.w	r8, #0
                x1 += stepx;
 800325a:	bfa8      	it	ge
 800325c:	4457      	addge	r7, sl
            y1 += stepy;
 800325e:	445c      	add	r4, fp
                fraction -= dy;
 8003260:	bfa8      	it	ge
 8003262:	eba8 0806 	subge.w	r8, r8, r6
            lcd_draw_pixel(x1, y1, colour);
 8003266:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003268:	4621      	mov	r1, r4
 800326a:	4638      	mov	r0, r7
            fraction += dx;
 800326c:	44a8      	add	r8, r5
            lcd_draw_pixel(x1, y1, colour);
 800326e:	f7ff ff8d 	bl	800318c <lcd_draw_pixel>
 8003272:	e7ee      	b.n	8003252 <lcd_draw_line+0x6e>

08003274 <lcd_draw_v_line>:
    if(y1 > y2)
 8003274:	4291      	cmp	r1, r2
{
 8003276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003278:	4606      	mov	r6, r0
 800327a:	460d      	mov	r5, r1
 800327c:	4614      	mov	r4, r2
 800327e:	461f      	mov	r7, r3
    if(y1 > y2)
 8003280:	dd01      	ble.n	8003286 <lcd_draw_v_line+0x12>
 8003282:	4615      	mov	r5, r2
 8003284:	460c      	mov	r4, r1
    while(y2 > (y1 - 1))
 8003286:	42a5      	cmp	r5, r4
 8003288:	dd00      	ble.n	800328c <lcd_draw_v_line+0x18>
}
 800328a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    	lcd_draw_pixel(x1, y2, colour);
 800328c:	4621      	mov	r1, r4
 800328e:	463a      	mov	r2, r7
 8003290:	4630      	mov	r0, r6
 8003292:	f7ff ff7b 	bl	800318c <lcd_draw_pixel>
        y2--;
 8003296:	3c01      	subs	r4, #1
 8003298:	e7f5      	b.n	8003286 <lcd_draw_v_line+0x12>

0800329a <lcd_draw_h_line>:
    if(x1 > x2)
 800329a:	4288      	cmp	r0, r1
{
 800329c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800329e:	4605      	mov	r5, r0
 80032a0:	460c      	mov	r4, r1
 80032a2:	4616      	mov	r6, r2
 80032a4:	461f      	mov	r7, r3
    if(x1 > x2)
 80032a6:	dd01      	ble.n	80032ac <lcd_draw_h_line+0x12>
 80032a8:	460d      	mov	r5, r1
 80032aa:	4604      	mov	r4, r0
    while(x2 > (x1 - 1))
 80032ac:	42a5      	cmp	r5, r4
 80032ae:	dd00      	ble.n	80032b2 <lcd_draw_h_line+0x18>
}
 80032b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    	lcd_draw_pixel(x2, y1, colour);
 80032b2:	4620      	mov	r0, r4
 80032b4:	463a      	mov	r2, r7
 80032b6:	4631      	mov	r1, r6
 80032b8:	f7ff ff68 	bl	800318c <lcd_draw_pixel>
        x2--;
 80032bc:	3c01      	subs	r4, #1
 80032be:	e7f5      	b.n	80032ac <lcd_draw_h_line+0x12>

080032c0 <lcd_draw_triangle>:
{
 80032c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c4:	b08b      	sub	sp, #44	; 0x2c
 80032c6:	f9bd c058 	ldrsh.w	ip, [sp, #88]	; 0x58
 80032ca:	4681      	mov	r9, r0
 80032cc:	e9dd 8414 	ldrd	r8, r4, [sp, #80]	; 0x50
    switch(fill)
 80032d0:	f1bc 0f01 	cmp.w	ip, #1
{
 80032d4:	460e      	mov	r6, r1
 80032d6:	4617      	mov	r7, r2
 80032d8:	461d      	mov	r5, r3
 80032da:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
    switch(fill)
 80032de:	d163      	bne.n	80033a8 <lcd_draw_triangle+0xe8>
            if(y1 > y2)
 80032e0:	4299      	cmp	r1, r3
 80032e2:	dd7c      	ble.n	80033de <lcd_draw_triangle+0x11e>
            if(y2 > y3)
 80032e4:	42a1      	cmp	r1, r4
 80032e6:	f300 8085 	bgt.w	80033f4 <lcd_draw_triangle+0x134>
            if(y1 > y2)
 80032ea:	4633      	mov	r3, r6
 80032ec:	462e      	mov	r6, r5
 80032ee:	461d      	mov	r5, r3
 80032f0:	464b      	mov	r3, r9
 80032f2:	46b9      	mov	r9, r7
 80032f4:	461f      	mov	r7, r3
            if(y1 == y3)
 80032f6:	42a6      	cmp	r6, r4
 80032f8:	d112      	bne.n	8003320 <lcd_draw_triangle+0x60>
                if(x2 < a)
 80032fa:	45b9      	cmp	r9, r7
 80032fc:	dc6b      	bgt.n	80033d6 <lcd_draw_triangle+0x116>
                lcd_draw_h_line(a, (a + (b - (a + 1))), y1, colour);
 80032fe:	f109 0101 	add.w	r1, r9, #1
 8003302:	45b8      	cmp	r8, r7
 8003304:	bfac      	ite	ge
 8003306:	ebc1 0108 	rsbge	r1, r1, r8
 800330a:	ebc1 0107 	rsblt	r1, r1, r7
 800330e:	4653      	mov	r3, sl
 8003310:	4632      	mov	r2, r6
 8003312:	4648      	mov	r0, r9
 8003314:	4449      	add	r1, r9
}
 8003316:	b00b      	add	sp, #44	; 0x2c
 8003318:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                lcd_draw_h_line(a, (a + (b - (a + 1))), y1, colour);
 800331c:	f7ff bfbd 	b.w	800329a <lcd_draw_h_line>
 8003320:	4623      	mov	r3, r4
 8003322:	4634      	mov	r4, r6
 8003324:	461e      	mov	r6, r3
 8003326:	4643      	mov	r3, r8
 8003328:	46c8      	mov	r8, r9
            if(y1 > y2)
 800332a:	4699      	mov	r9, r3
 800332c:	e06a      	b.n	8003404 <lcd_draw_triangle+0x144>
 800332e:	461e      	mov	r6, r3
 8003330:	463b      	mov	r3, r7
 8003332:	464f      	mov	r7, r9
 8003334:	e7f9      	b.n	800332a <lcd_draw_triangle+0x6a>
                a = (x1 + (sa / dy12));
 8003336:	9b02      	ldr	r3, [sp, #8]
 8003338:	9a08      	ldr	r2, [sp, #32]
 800333a:	fb93 f0f2 	sdiv	r0, r3, r2
                b = (x1 + (sb / dy13));
 800333e:	9b05      	ldr	r3, [sp, #20]
                sa += dx12;
 8003340:	9a07      	ldr	r2, [sp, #28]
                b = (x1 + (sb / dy13));
 8003342:	fb9b f1f3 	sdiv	r1, fp, r3
                sa += dx12;
 8003346:	9b02      	ldr	r3, [sp, #8]
                a = (x1 + (sa / dy12));
 8003348:	4440      	add	r0, r8
                sa += dx12;
 800334a:	4413      	add	r3, r2
                b = (x1 + (sb / dy13));
 800334c:	4441      	add	r1, r8
                sa += dx12;
 800334e:	9302      	str	r3, [sp, #8]
                sb += dx13;
 8003350:	9b03      	ldr	r3, [sp, #12]
                if(a > b)
 8003352:	4288      	cmp	r0, r1
                sb += dx13;
 8003354:	449b      	add	fp, r3
                if(a > b)
 8003356:	bfc2      	ittt	gt
 8003358:	4603      	movgt	r3, r0
 800335a:	4608      	movgt	r0, r1
 800335c:	4619      	movgt	r1, r3
                lcd_draw_h_line(a, (a + (b - (a + 1))), yp, colour);
 800335e:	1c43      	adds	r3, r0, #1
 8003360:	1ac9      	subs	r1, r1, r3
 8003362:	464a      	mov	r2, r9
 8003364:	4653      	mov	r3, sl
 8003366:	4401      	add	r1, r0
 8003368:	f7ff ff97 	bl	800329a <lcd_draw_h_line>
            for(yp = y1; yp <= last; yp++)
 800336c:	f109 0901 	add.w	r9, r9, #1
 8003370:	e063      	b.n	800343a <lcd_draw_triangle+0x17a>
                a = (x2 + (sa / dy23));
 8003372:	9b09      	ldr	r3, [sp, #36]	; 0x24
                lcd_draw_h_line(a, (a + (b - (a + 1))), yp, colour);
 8003374:	464a      	mov	r2, r9
                a = (x2 + (sa / dy23));
 8003376:	fb95 f0f3 	sdiv	r0, r5, r3
                b = (x1 + (sb / dy13));
 800337a:	9b05      	ldr	r3, [sp, #20]
                a = (x2 + (sa / dy23));
 800337c:	4438      	add	r0, r7
                b = (x1 + (sb / dy13));
 800337e:	fb94 f1f3 	sdiv	r1, r4, r3
                sa += dx23;
 8003382:	9b06      	ldr	r3, [sp, #24]
                b = (x1 + (sb / dy13));
 8003384:	4441      	add	r1, r8
                sa += dx23;
 8003386:	441d      	add	r5, r3
                sb += dx13;
 8003388:	9b03      	ldr	r3, [sp, #12]
                if(a > b)
 800338a:	4288      	cmp	r0, r1
                sb += dx13;
 800338c:	441c      	add	r4, r3
                if(a > b)
 800338e:	bfc2      	ittt	gt
 8003390:	4603      	movgt	r3, r0
 8003392:	4608      	movgt	r0, r1
 8003394:	4619      	movgt	r1, r3
                lcd_draw_h_line(a, (a + (b - (a + 1))), yp, colour);
 8003396:	1c43      	adds	r3, r0, #1
 8003398:	1ac9      	subs	r1, r1, r3
 800339a:	4401      	add	r1, r0
 800339c:	4653      	mov	r3, sl
 800339e:	f7ff ff7c 	bl	800329a <lcd_draw_h_line>
            for(; yp <= y3; yp++)
 80033a2:	f109 0901 	add.w	r9, r9, #1
 80033a6:	e054      	b.n	8003452 <lcd_draw_triangle+0x192>
        	lcd_draw_line(x1, y1, x2, y2, colour);
 80033a8:	f8cd a000 	str.w	sl, [sp]
 80033ac:	f7ff ff1a 	bl	80031e4 <lcd_draw_line>
        	lcd_draw_line(x2, y2, x3, y3, colour);
 80033b0:	4623      	mov	r3, r4
 80033b2:	4642      	mov	r2, r8
 80033b4:	4629      	mov	r1, r5
 80033b6:	4638      	mov	r0, r7
 80033b8:	f8cd a000 	str.w	sl, [sp]
 80033bc:	f7ff ff12 	bl	80031e4 <lcd_draw_line>
        	lcd_draw_line(x3, y3, x1, y1, colour);
 80033c0:	4633      	mov	r3, r6
 80033c2:	464a      	mov	r2, r9
 80033c4:	4621      	mov	r1, r4
 80033c6:	4640      	mov	r0, r8
 80033c8:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
}
 80033cc:	b00b      	add	sp, #44	; 0x2c
 80033ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        	lcd_draw_line(x3, y3, x1, y1, colour);
 80033d2:	f7ff bf07 	b.w	80031e4 <lcd_draw_line>
                if(x2 < a)
 80033d6:	464b      	mov	r3, r9
 80033d8:	46b9      	mov	r9, r7
 80033da:	461f      	mov	r7, r3
 80033dc:	e78f      	b.n	80032fe <lcd_draw_triangle+0x3e>
            if(y2 > y3)
 80033de:	42a3      	cmp	r3, r4
 80033e0:	dd89      	ble.n	80032f6 <lcd_draw_triangle+0x36>
            if(y1 > y2)
 80033e2:	42a1      	cmp	r1, r4
 80033e4:	460d      	mov	r5, r1
 80033e6:	dca2      	bgt.n	800332e <lcd_draw_triangle+0x6e>
 80033e8:	4626      	mov	r6, r4
    *b = *a;
 80033ea:	46c1      	mov	r9, r8
            if(y1 > y2)
 80033ec:	461c      	mov	r4, r3
 80033ee:	4607      	mov	r7, r0
 80033f0:	4690      	mov	r8, r2
 80033f2:	e77a      	b.n	80032ea <lcd_draw_triangle+0x2a>
 80033f4:	42a3      	cmp	r3, r4
 80033f6:	dc05      	bgt.n	8003404 <lcd_draw_triangle+0x144>
 80033f8:	4623      	mov	r3, r4
 80033fa:	462c      	mov	r4, r5
 80033fc:	461d      	mov	r5, r3
 80033fe:	4643      	mov	r3, r8
    *a = temp;
 8003400:	46b8      	mov	r8, r7
    *b = *a;
 8003402:	461f      	mov	r7, r3
            dx12 = (x2 - x1);
 8003404:	eba7 0308 	sub.w	r3, r7, r8
 8003408:	9307      	str	r3, [sp, #28]
            dy12 = (y2 - y1);
 800340a:	1b2b      	subs	r3, r5, r4
 800340c:	9308      	str	r3, [sp, #32]
            dx13 = (x3 - x1);
 800340e:	eba9 0308 	sub.w	r3, r9, r8
 8003412:	9303      	str	r3, [sp, #12]
            sb = 0;
 8003414:	f04f 0b00 	mov.w	fp, #0
            dy13 = (y3 - y1);
 8003418:	1b33      	subs	r3, r6, r4
 800341a:	9305      	str	r3, [sp, #20]
            dx23 = (x3 - x2);
 800341c:	eba9 0307 	sub.w	r3, r9, r7
            for(yp = y1; yp <= last; yp++)
 8003420:	46a1      	mov	r9, r4
            if(y2 == y3)
 8003422:	42ae      	cmp	r6, r5
            dx23 = (x3 - x2);
 8003424:	9306      	str	r3, [sp, #24]
            dy23 = (y3 - y2);
 8003426:	eba6 0305 	sub.w	r3, r6, r5
 800342a:	9309      	str	r3, [sp, #36]	; 0x24
                last = (y2 - 1);
 800342c:	bf1a      	itte	ne
 800342e:	f105 33ff 	addne.w	r3, r5, #4294967295
 8003432:	9304      	strne	r3, [sp, #16]
 8003434:	9604      	streq	r6, [sp, #16]
            sa = 0,
 8003436:	f8cd b008 	str.w	fp, [sp, #8]
            for(yp = y1; yp <= last; yp++)
 800343a:	9b04      	ldr	r3, [sp, #16]
 800343c:	4599      	cmp	r9, r3
 800343e:	f77f af7a 	ble.w	8003336 <lcd_draw_triangle+0x76>
            sa = (dx23 * (yp - y2));
 8003442:	9b06      	ldr	r3, [sp, #24]
 8003444:	eba9 0505 	sub.w	r5, r9, r5
 8003448:	435d      	muls	r5, r3
            sb = (dx13 * (yp - y1));
 800344a:	9b03      	ldr	r3, [sp, #12]
 800344c:	eba9 0404 	sub.w	r4, r9, r4
 8003450:	435c      	muls	r4, r3
            for(; yp <= y3; yp++)
 8003452:	45b1      	cmp	r9, r6
 8003454:	dd8d      	ble.n	8003372 <lcd_draw_triangle+0xb2>
}
 8003456:	b00b      	add	sp, #44	; 0x2c
 8003458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800345c <lcd_draw_rectangle>:
{
 800345c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003460:	b085      	sub	sp, #20
 8003462:	461d      	mov	r5, r3
 8003464:	e9dd 8a10 	ldrd	r8, sl, [sp, #64]	; 0x40
 8003468:	f9bd 3038 	ldrsh.w	r3, [sp, #56]	; 0x38
 800346c:	4614      	mov	r4, r2
 800346e:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
     switch(fill)
 8003472:	2b01      	cmp	r3, #1
{
 8003474:	4607      	mov	r7, r0
 8003476:	460e      	mov	r6, r1
 8003478:	9202      	str	r2, [sp, #8]
     switch(fill)
 800347a:	d13a      	bne.n	80034f2 <lcd_draw_rectangle+0x96>
             if(x1 < x2)
 800347c:	42a0      	cmp	r0, r4
 800347e:	bfa7      	ittee	ge
 8003480:	9000      	strge	r0, [sp, #0]
 8003482:	46a1      	movge	r9, r4
 8003484:	9400      	strlt	r4, [sp, #0]
 8003486:	4681      	movlt	r9, r0
             if(y1 < y2)
 8003488:	42a9      	cmp	r1, r5
 800348a:	db2f      	blt.n	80034ec <lcd_draw_rectangle+0x90>
 800348c:	460b      	mov	r3, r1
 800348e:	9501      	str	r5, [sp, #4]
             for(; xmin <= xmax; ++xmin)
 8003490:	9a00      	ldr	r2, [sp, #0]
 8003492:	4591      	cmp	r9, r2
 8003494:	dd27      	ble.n	80034e6 <lcd_draw_rectangle+0x8a>
     if(type != SQUARE)
 8003496:	9b02      	ldr	r3, [sp, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d041      	beq.n	8003520 <lcd_draw_rectangle+0xc4>
    	 lcd_draw_pixel(x1, y1, back_colour);
 800349c:	4652      	mov	r2, sl
 800349e:	4631      	mov	r1, r6
 80034a0:	4638      	mov	r0, r7
 80034a2:	f7ff fe73 	bl	800318c <lcd_draw_pixel>
    	 lcd_draw_pixel(x1, y2, back_colour);
 80034a6:	4652      	mov	r2, sl
 80034a8:	4629      	mov	r1, r5
 80034aa:	4638      	mov	r0, r7
 80034ac:	f7ff fe6e 	bl	800318c <lcd_draw_pixel>
    	 lcd_draw_pixel(x2, y1, back_colour);
 80034b0:	4652      	mov	r2, sl
 80034b2:	4631      	mov	r1, r6
 80034b4:	4620      	mov	r0, r4
 80034b6:	f7ff fe69 	bl	800318c <lcd_draw_pixel>
    	 lcd_draw_pixel(x2, y2, back_colour);
 80034ba:	4652      	mov	r2, sl
 80034bc:	4629      	mov	r1, r5
 80034be:	4620      	mov	r0, r4
}
 80034c0:	b005      	add	sp, #20
 80034c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    	 lcd_draw_pixel(x2, y2, back_colour);
 80034c6:	f7ff be61 	b.w	800318c <lcd_draw_pixel>
                	 lcd_draw_pixel(xmin, i, colour);
 80034ca:	4659      	mov	r1, fp
 80034cc:	4642      	mov	r2, r8
 80034ce:	4648      	mov	r0, r9
 80034d0:	9303      	str	r3, [sp, #12]
 80034d2:	f7ff fe5b 	bl	800318c <lcd_draw_pixel>
 80034d6:	9b03      	ldr	r3, [sp, #12]
                 for(i = ymin; i <= ymax; ++i)
 80034d8:	f10b 0b01 	add.w	fp, fp, #1
 80034dc:	459b      	cmp	fp, r3
 80034de:	ddf4      	ble.n	80034ca <lcd_draw_rectangle+0x6e>
             for(; xmin <= xmax; ++xmin)
 80034e0:	f109 0901 	add.w	r9, r9, #1
 80034e4:	e7d4      	b.n	8003490 <lcd_draw_rectangle+0x34>
                 for(i = ymin; i <= ymax; ++i)
 80034e6:	f8dd b004 	ldr.w	fp, [sp, #4]
 80034ea:	e7f7      	b.n	80034dc <lcd_draw_rectangle+0x80>
 80034ec:	462b      	mov	r3, r5
 80034ee:	9101      	str	r1, [sp, #4]
 80034f0:	e7ce      	b.n	8003490 <lcd_draw_rectangle+0x34>
        	 lcd_draw_v_line(x1, y1, y2, colour);
 80034f2:	4643      	mov	r3, r8
 80034f4:	462a      	mov	r2, r5
 80034f6:	f7ff febd 	bl	8003274 <lcd_draw_v_line>
        	 lcd_draw_v_line(x2, y1, y2, colour);
 80034fa:	4643      	mov	r3, r8
 80034fc:	462a      	mov	r2, r5
 80034fe:	4631      	mov	r1, r6
 8003500:	4620      	mov	r0, r4
 8003502:	f7ff feb7 	bl	8003274 <lcd_draw_v_line>
        	 lcd_draw_h_line(x1, x2, y1, colour);
 8003506:	4643      	mov	r3, r8
 8003508:	4632      	mov	r2, r6
 800350a:	4621      	mov	r1, r4
 800350c:	4638      	mov	r0, r7
 800350e:	f7ff fec4 	bl	800329a <lcd_draw_h_line>
        	 lcd_draw_h_line(x1, x2, y2, colour);
 8003512:	4643      	mov	r3, r8
 8003514:	462a      	mov	r2, r5
 8003516:	4621      	mov	r1, r4
 8003518:	4638      	mov	r0, r7
 800351a:	f7ff febe 	bl	800329a <lcd_draw_h_line>
             break;
 800351e:	e7ba      	b.n	8003496 <lcd_draw_rectangle+0x3a>
}
 8003520:	b005      	add	sp, #20
 8003522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003526 <lcd_draw_circle>:
{
 8003526:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800352a:	4692      	mov	sl, r2
     signed long a = 0x0000;
 800352c:	f04f 0900 	mov.w	r9, #0
{
 8003530:	b08b      	sub	sp, #44	; 0x2c
 8003532:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8003536:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8003538:	9308      	str	r3, [sp, #32]
     p = (1 - b);
 800353a:	f1c2 0b01 	rsb	fp, r2, #1
 800353e:	9a03      	ldr	r2, [sp, #12]
 8003540:	9b03      	ldr	r3, [sp, #12]
 8003542:	eb02 0709 	add.w	r7, r2, r9
 8003546:	9a04      	ldr	r2, [sp, #16]
 8003548:	eba3 0609 	sub.w	r6, r3, r9
 800354c:	eba2 020a 	sub.w	r2, r2, sl
 8003550:	9206      	str	r2, [sp, #24]
 8003552:	9a03      	ldr	r2, [sp, #12]
 8003554:	9b04      	ldr	r3, [sp, #16]
 8003556:	eba2 050a 	sub.w	r5, r2, sl
 800355a:	9a04      	ldr	r2, [sp, #16]
 800355c:	4453      	add	r3, sl
 800355e:	444a      	add	r2, r9
 8003560:	9205      	str	r2, [sp, #20]
 8003562:	9a03      	ldr	r2, [sp, #12]
 8003564:	eb0a 0802 	add.w	r8, sl, r2
 8003568:	9a04      	ldr	r2, [sp, #16]
 800356a:	eba2 0209 	sub.w	r2, r2, r9
 800356e:	9207      	str	r2, [sp, #28]
          switch(fill)
 8003570:	9a08      	ldr	r2, [sp, #32]
 8003572:	2a01      	cmp	r2, #1
 8003574:	d133      	bne.n	80035de <lcd_draw_circle+0xb8>
            	  lcd_draw_line((xc - a), (yc + b), (xc + a), (yc + b), colour);
 8003576:	4619      	mov	r1, r3
 8003578:	463a      	mov	r2, r7
 800357a:	4630      	mov	r0, r6
 800357c:	9400      	str	r4, [sp, #0]
 800357e:	f7ff fe31 	bl	80031e4 <lcd_draw_line>
            	  lcd_draw_line((xc - a), (yc - b), (xc + a), (yc - b), colour);
 8003582:	9b06      	ldr	r3, [sp, #24]
 8003584:	463a      	mov	r2, r7
 8003586:	4619      	mov	r1, r3
 8003588:	4630      	mov	r0, r6
 800358a:	9400      	str	r4, [sp, #0]
 800358c:	f7ff fe2a 	bl	80031e4 <lcd_draw_line>
            	  lcd_draw_line((xc - b), (yc + a), (xc + b), (yc + a), colour);
 8003590:	9b05      	ldr	r3, [sp, #20]
 8003592:	4642      	mov	r2, r8
 8003594:	4619      	mov	r1, r3
 8003596:	4628      	mov	r0, r5
 8003598:	9400      	str	r4, [sp, #0]
 800359a:	f7ff fe23 	bl	80031e4 <lcd_draw_line>
            	  lcd_draw_line((xc - b), (yc - a), (xc + b), (yc - a), colour);
 800359e:	9b07      	ldr	r3, [sp, #28]
 80035a0:	9400      	str	r4, [sp, #0]
 80035a2:	4642      	mov	r2, r8
 80035a4:	4619      	mov	r1, r3
 80035a6:	4628      	mov	r0, r5
 80035a8:	f7ff fe1c 	bl	80031e4 <lcd_draw_line>
          if(p < 0)
 80035ac:	f1bb 0f00 	cmp.w	fp, #0
              p += (0x05 + (0x02 * ((a++) - (b--))));
 80035b0:	bfa8      	it	ge
 80035b2:	eba9 030a 	subge.w	r3, r9, sl
 80035b6:	f109 0201 	add.w	r2, r9, #1
              p += (0x03 + (0x02 * a++));
 80035ba:	bfb3      	iteet	lt
 80035bc:	eb0b 0342 	addlt.w	r3, fp, r2, lsl #1
              p += (0x05 + (0x02 * ((a++) - (b--))));
 80035c0:	eb0b 0343 	addge.w	r3, fp, r3, lsl #1
 80035c4:	f10a 3aff 	addge.w	sl, sl, #4294967295
              p += (0x03 + (0x02 * a++));
 80035c8:	f103 0b01 	addlt.w	fp, r3, #1
              p += (0x05 + (0x02 * ((a++) - (b--))));
 80035cc:	bfa8      	it	ge
 80035ce:	f103 0b05 	addge.w	fp, r3, #5
    }while(a <= b);
 80035d2:	4592      	cmp	sl, r2
 80035d4:	4691      	mov	r9, r2
 80035d6:	dab2      	bge.n	800353e <lcd_draw_circle+0x18>
}
 80035d8:	b00b      	add	sp, #44	; 0x2c
 80035da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            	  lcd_draw_pixel((xc + a), (yc + b), colour);
 80035de:	4619      	mov	r1, r3
 80035e0:	4622      	mov	r2, r4
 80035e2:	4638      	mov	r0, r7
 80035e4:	9309      	str	r3, [sp, #36]	; 0x24
 80035e6:	f7ff fdd1 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc + b), (yc + a), colour);
 80035ea:	4622      	mov	r2, r4
 80035ec:	9905      	ldr	r1, [sp, #20]
 80035ee:	4640      	mov	r0, r8
 80035f0:	f7ff fdcc 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc - a), (yc + b), colour);
 80035f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035f6:	4622      	mov	r2, r4
 80035f8:	4619      	mov	r1, r3
 80035fa:	4630      	mov	r0, r6
 80035fc:	f7ff fdc6 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc - b), (yc + a), colour);
 8003600:	4622      	mov	r2, r4
 8003602:	9905      	ldr	r1, [sp, #20]
 8003604:	4628      	mov	r0, r5
 8003606:	f7ff fdc1 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc + b), (yc - a), colour);
 800360a:	4622      	mov	r2, r4
 800360c:	9907      	ldr	r1, [sp, #28]
 800360e:	4640      	mov	r0, r8
 8003610:	f7ff fdbc 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc + a), (yc - b), colour);
 8003614:	4622      	mov	r2, r4
 8003616:	9906      	ldr	r1, [sp, #24]
 8003618:	4638      	mov	r0, r7
 800361a:	f7ff fdb7 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc - a), (yc - b), colour);
 800361e:	4622      	mov	r2, r4
 8003620:	9906      	ldr	r1, [sp, #24]
 8003622:	4630      	mov	r0, r6
 8003624:	f7ff fdb2 	bl	800318c <lcd_draw_pixel>
            	  lcd_draw_pixel((xc - b), (yc - a), colour);
 8003628:	4622      	mov	r2, r4
 800362a:	9907      	ldr	r1, [sp, #28]
 800362c:	4628      	mov	r0, r5
 800362e:	f7ff fdad 	bl	800318c <lcd_draw_pixel>
                  break;
 8003632:	e7bb      	b.n	80035ac <lcd_draw_circle+0x86>

08003634 <lcd_print_char>:
{
 8003634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003638:	b085      	sub	sp, #20
 800363a:	9302      	str	r3, [sp, #8]
 800363c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     if(font_size==16)
 800363e:	2a10      	cmp	r2, #16
{
 8003640:	9303      	str	r3, [sp, #12]
 8003642:	4614      	mov	r4, r2
 8003644:	f89d 603c 	ldrb.w	r6, [sp, #60]	; 0x3c
 8003648:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
     if(font_size==16)
 800364c:	d162      	bne.n	8003714 <lcd_print_char+0xe0>
 800364e:	fa1f fa80 	uxth.w	sl, r0
 8003652:	fa1f fb81 	uxth.w	fp, r1
    	 if(LP==landscape)
 8003656:	2b00      	cmp	r3, #0
 8003658:	d14f      	bne.n	80036fa <lcd_print_char+0xc6>
    		 lcd_address_window(x_pos, y_pos, (x_pos + 15), (y_pos + 8));
 800365a:	f101 0308 	add.w	r3, r1, #8
 800365e:	f100 020f 	add.w	r2, r0, #15
    		 lcd_address_window(x_pos, y_pos, (x_pos + 23), (y_pos + 12));
 8003662:	f7ff fd3f 	bl	80030e4 <lcd_address_window>
    		 lcd_set_cursor(x_pos, y_pos);
 8003666:	4659      	mov	r1, fp
 8003668:	4650      	mov	r0, sl
 800366a:	f7ff fd55 	bl	8003118 <lcd_set_cursor>
    		 LCD_WRITE_COMMAND( 0x003, 0x12a0 );  // 12a0  */
 800366e:	f44f 5195 	mov.w	r1, #4768	; 0x12a0
     	 	 LCD_WRITE_COMMAND( 0x003, 0x12b8 );  // 12b8  */
 8003672:	2003      	movs	r0, #3
 8003674:	f7ff fb94 	bl	8002da0 <LCD_WRITE_COMMAND>
 	 if(font_size==24)  I=36;
 8003678:	f04f 0900 	mov.w	r9, #0
  	 LCD_WRITE_REG(0x202);	//RAM Write index
 800367c:	f240 2002 	movw	r0, #514	; 0x202
 8003680:	f7ff fb70 	bl	8002d64 <LCD_WRITE_REG>
 	 LCD_RS_H();	LCD_CS_L();          // RS ; 1 , CS ; 0
 8003684:	2201      	movs	r2, #1
 8003686:	2104      	movs	r1, #4
 8003688:	4830      	ldr	r0, [pc, #192]	; (800374c <lcd_print_char+0x118>)
 800368a:	f7fe f889 	bl	80017a0 <HAL_GPIO_WritePin>
 800368e:	2200      	movs	r2, #0
 8003690:	2102      	movs	r1, #2
 8003692:	482e      	ldr	r0, [pc, #184]	; (800374c <lcd_print_char+0x118>)
 8003694:	f7fe f884 	bl	80017a0 <HAL_GPIO_WritePin>
 	 if(font_size==24)  I=36;
 8003698:	2c18      	cmp	r4, #24
 800369a:	bf0c      	ite	eq
 800369c:	2324      	moveq	r3, #36	; 0x24
 800369e:	2310      	movne	r3, #16
     unsigned long value = 0x0000;
 80036a0:	464f      	mov	r7, r9
         if(font_size==16)       value = ((E_font16[((unsigned char)ch)][ArrSeq16[i]]));
 80036a2:	4d2b      	ldr	r5, [pc, #172]	; (8003750 <lcd_print_char+0x11c>)
 	 if(font_size==24)  I=36;
 80036a4:	9301      	str	r3, [sp, #4]
         if(font_size==16)       value = ((E_font16[((unsigned char)ch)][ArrSeq16[i]]));
 80036a6:	eb05 1506 	add.w	r5, r5, r6, lsl #4
 80036aa:	2c10      	cmp	r4, #16
 80036ac:	d143      	bne.n	8003736 <lcd_print_char+0x102>
 80036ae:	4a29      	ldr	r2, [pc, #164]	; (8003754 <lcd_print_char+0x120>)
 80036b0:	f819 2002 	ldrb.w	r2, [r9, r2]
 80036b4:	5caf      	ldrb	r7, [r5, r2]
     unsigned long value = 0x0000;
 80036b6:	f04f 0800 	mov.w	r8, #0
	SPI_Write(data);
 80036ba:	f8bd a00c 	ldrh.w	sl, [sp, #12]
 80036be:	f8bd b008 	ldrh.w	fp, [sp, #8]
    		 if((value>>j)&0x01)
 80036c2:	fa27 f008 	lsr.w	r0, r7, r8
 80036c6:	07c3      	lsls	r3, r0, #31
	SPI_Write(data);
 80036c8:	bf4c      	ite	mi
 80036ca:	4658      	movmi	r0, fp
 80036cc:	4650      	movpl	r0, sl
 80036ce:	f108 0801 	add.w	r8, r8, #1
 80036d2:	f7ff fb35 	bl	8002d40 <SPI_Write>
    	 for(j=0;j<8;j++)
 80036d6:	f1b8 0f08 	cmp.w	r8, #8
 80036da:	d1f2      	bne.n	80036c2 <lcd_print_char+0x8e>
 80036dc:	f109 0901 	add.w	r9, r9, #1
     for(i=0;i<I;i++)
 80036e0:	9b01      	ldr	r3, [sp, #4]
 80036e2:	fa5f f289 	uxtb.w	r2, r9
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d3df      	bcc.n	80036aa <lcd_print_char+0x76>
     LCD_CS_H();
 80036ea:	2201      	movs	r2, #1
 80036ec:	2102      	movs	r1, #2
 80036ee:	4817      	ldr	r0, [pc, #92]	; (800374c <lcd_print_char+0x118>)
}
 80036f0:	b005      	add	sp, #20
 80036f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     LCD_CS_H();
 80036f6:	f7fe b853 	b.w	80017a0 <HAL_GPIO_WritePin>
    		 lcd_address_window(x_pos, y_pos, (x_pos + 8), (y_pos + 15));
 80036fa:	f101 030f 	add.w	r3, r1, #15
 80036fe:	f100 0208 	add.w	r2, r0, #8
    		 lcd_address_window(x_pos, y_pos, (x_pos + 12), (y_pos + 23));
 8003702:	f7ff fcef 	bl	80030e4 <lcd_address_window>
     	 	 lcd_set_cursor(x_pos, y_pos);
 8003706:	4659      	mov	r1, fp
 8003708:	4650      	mov	r0, sl
 800370a:	f7ff fd05 	bl	8003118 <lcd_set_cursor>
     	 	 LCD_WRITE_COMMAND( 0x003, 0x12b8 );  // 12b8  */
 800370e:	f241 21b8 	movw	r1, #4792	; 0x12b8
 8003712:	e7ae      	b.n	8003672 <lcd_print_char+0x3e>
     else if(font_size==24)
 8003714:	2a18      	cmp	r2, #24
 8003716:	d1af      	bne.n	8003678 <lcd_print_char+0x44>
 8003718:	fa1f fa80 	uxth.w	sl, r0
 800371c:	fa1f fb81 	uxth.w	fp, r1
    	 if(LP==landscape)
 8003720:	b923      	cbnz	r3, 800372c <lcd_print_char+0xf8>
    		 lcd_address_window(x_pos, y_pos, (x_pos + 23), (y_pos + 12));
 8003722:	f101 030c 	add.w	r3, r1, #12
 8003726:	f100 0217 	add.w	r2, r0, #23
 800372a:	e79a      	b.n	8003662 <lcd_print_char+0x2e>
    		 lcd_address_window(x_pos, y_pos, (x_pos + 12), (y_pos + 23));
 800372c:	f101 0317 	add.w	r3, r1, #23
 8003730:	f100 020c 	add.w	r2, r0, #12
 8003734:	e7e5      	b.n	8003702 <lcd_print_char+0xce>
         else if(font_size==24)  value = ((E_font24[((unsigned char)ch)][ArrSeq24[i]]));;
 8003736:	2c18      	cmp	r4, #24
 8003738:	d1bd      	bne.n	80036b6 <lcd_print_char+0x82>
 800373a:	4a07      	ldr	r2, [pc, #28]	; (8003758 <lcd_print_char+0x124>)
 800373c:	4807      	ldr	r0, [pc, #28]	; (800375c <lcd_print_char+0x128>)
 800373e:	f819 1002 	ldrb.w	r1, [r9, r2]
 8003742:	2224      	movs	r2, #36	; 0x24
 8003744:	fb02 0206 	mla	r2, r2, r6, r0
 8003748:	5c57      	ldrb	r7, [r2, r1]
 800374a:	e7b4      	b.n	80036b6 <lcd_print_char+0x82>
 800374c:	40010800 	.word	0x40010800
 8003750:	080076a8 	.word	0x080076a8
 8003754:	20000008 	.word	0x20000008
 8003758:	20000018 	.word	0x20000018
 800375c:	08007ea8 	.word	0x08007ea8

08003760 <lcd_print_str>:
{
 8003760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(font_size==16)
 8003764:	2a10      	cmp	r2, #16
{
 8003766:	b085      	sub	sp, #20
 8003768:	4680      	mov	r8, r0
 800376a:	e9dd b50e 	ldrd	fp, r5, [sp, #56]	; 0x38
 800376e:	4689      	mov	r9, r1
 8003770:	469a      	mov	sl, r3
 8003772:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
	if(font_size==16)
 8003776:	d127      	bne.n	80037c8 <lcd_print_str+0x68>
 8003778:	462e      	mov	r6, r5
		if(LP==landscape) // 16 pixel
 800377a:	b99c      	cbnz	r4, 80037a4 <lcd_print_str+0x44>
				lcd_print_char(x_pos, y_pos+(y++*8), font_size, colour, back_colour, *ch++,LP);
 800377c:	9402      	str	r4, [sp, #8]
 800377e:	1b71      	subs	r1, r6, r5
 8003780:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003784:	b289      	uxth	r1, r1
 8003786:	e9cd b300 	strd	fp, r3, [sp]
 800378a:	2210      	movs	r2, #16
 800378c:	4653      	mov	r3, sl
 800378e:	eb09 01c1 	add.w	r1, r9, r1, lsl #3
 8003792:	4640      	mov	r0, r8
 8003794:	f7ff ff4e 	bl	8003634 <lcd_print_char>
			}while(*ch);
 8003798:	7833      	ldrb	r3, [r6, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1ee      	bne.n	800377c <lcd_print_str+0x1c>
}
 800379e:	b005      	add	sp, #20
 80037a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				lcd_print_char(x_pos, y_pos+(y++*16), font_size, colour, back_colour, *ch++,LP);
 80037a4:	9402      	str	r4, [sp, #8]
 80037a6:	1b71      	subs	r1, r6, r5
 80037a8:	f816 3b01 	ldrb.w	r3, [r6], #1
 80037ac:	b289      	uxth	r1, r1
 80037ae:	e9cd b300 	strd	fp, r3, [sp]
 80037b2:	2210      	movs	r2, #16
 80037b4:	4653      	mov	r3, sl
 80037b6:	eb09 1101 	add.w	r1, r9, r1, lsl #4
 80037ba:	4640      	mov	r0, r8
 80037bc:	f7ff ff3a 	bl	8003634 <lcd_print_char>
			}while(*ch);
 80037c0:	7833      	ldrb	r3, [r6, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1ee      	bne.n	80037a4 <lcd_print_str+0x44>
 80037c6:	e7ea      	b.n	800379e <lcd_print_str+0x3e>
	else if(font_size==24)
 80037c8:	2a18      	cmp	r2, #24
 80037ca:	d1e8      	bne.n	800379e <lcd_print_str+0x3e>
		if(LP==landscape) // 24 pixel
 80037cc:	b99c      	cbnz	r4, 80037f6 <lcd_print_str+0x96>
 80037ce:	462e      	mov	r6, r5
				lcd_print_char(x_pos, y_pos+(y++*12), font_size, colour, back_colour, *ch++,LP);
 80037d0:	270c      	movs	r7, #12
 80037d2:	9402      	str	r4, [sp, #8]
 80037d4:	1b71      	subs	r1, r6, r5
 80037d6:	f816 3b01 	ldrb.w	r3, [r6], #1
 80037da:	b289      	uxth	r1, r1
 80037dc:	e9cd b300 	strd	fp, r3, [sp]
 80037e0:	2218      	movs	r2, #24
 80037e2:	4653      	mov	r3, sl
 80037e4:	fb07 9101 	mla	r1, r7, r1, r9
 80037e8:	4640      	mov	r0, r8
 80037ea:	f7ff ff23 	bl	8003634 <lcd_print_char>
			}while(*ch);
 80037ee:	7833      	ldrb	r3, [r6, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1ee      	bne.n	80037d2 <lcd_print_str+0x72>
 80037f4:	e7d3      	b.n	800379e <lcd_print_str+0x3e>
 80037f6:	462f      	mov	r7, r5
				lcd_print_char(x_pos, y_pos+(y++*24), font_size, colour, back_colour, *ch++,LP);
 80037f8:	4616      	mov	r6, r2
 80037fa:	9402      	str	r4, [sp, #8]
 80037fc:	1b79      	subs	r1, r7, r5
 80037fe:	f817 3b01 	ldrb.w	r3, [r7], #1
 8003802:	b289      	uxth	r1, r1
 8003804:	e9cd b300 	strd	fp, r3, [sp]
 8003808:	2218      	movs	r2, #24
 800380a:	4653      	mov	r3, sl
 800380c:	fb06 9101 	mla	r1, r6, r1, r9
 8003810:	4640      	mov	r0, r8
 8003812:	f7ff ff0f 	bl	8003634 <lcd_print_char>
			}while(*ch);
 8003816:	783b      	ldrb	r3, [r7, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1ee      	bne.n	80037fa <lcd_print_str+0x9a>
 800381c:	e7bf      	b.n	800379e <lcd_print_str+0x3e>
	...

08003820 <HAL_TIM_PeriodElapsedCallback>:
uint16_t temp,humi,rnd;
double  Ftemp, Fhumi;
uint8_t		count = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003820:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	if(htim->Instance==TIM2) {
 8003824:	6803      	ldr	r3, [r0, #0]
 8003826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800382a:	f040 809c 	bne.w	8003966 <HAL_TIM_PeriodElapsedCallback+0x146>
		//if(count++==2)
		//{
			count = 0;
 800382e:	2300      	movs	r3, #0
			Tx_I2C_Data[0] = 0x00;
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)&Tx_I2C_Data,0,1000)!=HAL_OK);
 8003830:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
			count = 0;
 8003834:	4a56      	ldr	r2, [pc, #344]	; (8003990 <HAL_TIM_PeriodElapsedCallback+0x170>)
			Tx_I2C_Data[0] = 0x00;
 8003836:	4c57      	ldr	r4, [pc, #348]	; (8003994 <HAL_TIM_PeriodElapsedCallback+0x174>)
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)&Tx_I2C_Data,0,1000)!=HAL_OK);
 8003838:	4d57      	ldr	r5, [pc, #348]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0x178>)
			count = 0;
 800383a:	7013      	strb	r3, [r2, #0]
			Tx_I2C_Data[0] = 0x00;
 800383c:	7023      	strb	r3, [r4, #0]
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)&Tx_I2C_Data,0,1000)!=HAL_OK);
 800383e:	9600      	str	r6, [sp, #0]
 8003840:	2300      	movs	r3, #0
 8003842:	4622      	mov	r2, r4
 8003844:	2188      	movs	r1, #136	; 0x88
 8003846:	4628      	mov	r0, r5
 8003848:	f7fe f930 	bl	8001aac <HAL_I2C_Master_Transmit>
 800384c:	2800      	cmp	r0, #0
 800384e:	d1f6      	bne.n	800383e <HAL_TIM_PeriodElapsedCallback+0x1e>
			delay_ms(50);
 8003850:	2032      	movs	r0, #50	; 0x32
 8003852:	f000 fc82 	bl	800415a <delay_ms>
			while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)I2C_ADDR,(uint8_t *)Rx_I2C_Data,4,1000)!=HAL_OK);
 8003856:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
 800385a:	4d50      	ldr	r5, [pc, #320]	; (800399c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800385c:	4e4e      	ldr	r6, [pc, #312]	; (8003998 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800385e:	9700      	str	r7, [sp, #0]
 8003860:	2304      	movs	r3, #4
 8003862:	4a4e      	ldr	r2, [pc, #312]	; (800399c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003864:	2188      	movs	r1, #136	; 0x88
 8003866:	4630      	mov	r0, r6
 8003868:	f7fe f9f6 	bl	8001c58 <HAL_I2C_Master_Receive>
 800386c:	4604      	mov	r4, r0
 800386e:	2800      	cmp	r0, #0
 8003870:	d1f5      	bne.n	800385e <HAL_TIM_PeriodElapsedCallback+0x3e>

			temp = 0;
			temp = (Rx_I2C_Data[0]<<8) | Rx_I2C_Data[1];
 8003872:	782b      	ldrb	r3, [r5, #0]
 8003874:	7868      	ldrb	r0, [r5, #1]
			temp &= 0x3FFF;
			Fhumi = (temp/16383.0)*100.0;
 8003876:	4e4a      	ldr	r6, [pc, #296]	; (80039a0 <HAL_TIM_PeriodElapsedCallback+0x180>)
			temp = (Rx_I2C_Data[0]<<8) | Rx_I2C_Data[1];
 8003878:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
			temp &= 0x3FFF;
 800387c:	4b49      	ldr	r3, [pc, #292]	; (80039a4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800387e:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8003882:	8018      	strh	r0, [r3, #0]
			Fhumi = (temp/16383.0)*100.0;
 8003884:	f7fc fdbe 	bl	8000404 <__aeabi_i2d>
 8003888:	a33d      	add	r3, pc, #244	; (adr r3, 8003980 <HAL_TIM_PeriodElapsedCallback+0x160>)
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	f7fc ff4d 	bl	800072c <__aeabi_ddiv>
 8003892:	2200      	movs	r2, #0
 8003894:	4b44      	ldr	r3, [pc, #272]	; (80039a8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003896:	f7fc fe1f 	bl	80004d8 <__aeabi_dmul>

			humi = 0;
			humi = (Rx_I2C_Data[2]<<8) | Rx_I2C_Data[3];
 800389a:	78ab      	ldrb	r3, [r5, #2]
			Fhumi = (temp/16383.0)*100.0;
 800389c:	e9c6 0100 	strd	r0, r1, [r6]
			humi = (Rx_I2C_Data[2]<<8) | Rx_I2C_Data[3];
 80038a0:	78e8      	ldrb	r0, [r5, #3]
			humi &= 0xFFFC;
			Ftemp = (humi/4.0/16383)*165.0-40;

			// send data to Remote per 5 sec
			sprintf(prtData1,"Temp : %8.3f @",Ftemp);
 80038a2:	f8df 8140 	ldr.w	r8, [pc, #320]	; 80039e4 <HAL_TIM_PeriodElapsedCallback+0x1c4>
			humi = (Rx_I2C_Data[2]<<8) | Rx_I2C_Data[3];
 80038a6:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
			humi &= 0xFFFC;
 80038aa:	f020 0003 	bic.w	r0, r0, #3
 80038ae:	4b3f      	ldr	r3, [pc, #252]	; (80039ac <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80038b0:	b280      	uxth	r0, r0
 80038b2:	8018      	strh	r0, [r3, #0]
			Ftemp = (humi/4.0/16383)*165.0-40;
 80038b4:	f7fc fda6 	bl	8000404 <__aeabi_i2d>
 80038b8:	2200      	movs	r2, #0
 80038ba:	4b3d      	ldr	r3, [pc, #244]	; (80039b0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80038bc:	f7fc fe0c 	bl	80004d8 <__aeabi_dmul>
 80038c0:	a32f      	add	r3, pc, #188	; (adr r3, 8003980 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	f7fc ff31 	bl	800072c <__aeabi_ddiv>
 80038ca:	a32f      	add	r3, pc, #188	; (adr r3, 8003988 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80038cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d0:	f7fc fe02 	bl	80004d8 <__aeabi_dmul>
 80038d4:	2200      	movs	r2, #0
 80038d6:	4b37      	ldr	r3, [pc, #220]	; (80039b4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80038d8:	f7fc fc46 	bl	8000168 <__aeabi_dsub>
 80038dc:	4602      	mov	r2, r0
 80038de:	460b      	mov	r3, r1
 80038e0:	4935      	ldr	r1, [pc, #212]	; (80039b8 <HAL_TIM_PeriodElapsedCallback+0x198>)
			sprintf(prtData2,"Humi : %8.3f %% ",Fhumi);
 80038e2:	4f36      	ldr	r7, [pc, #216]	; (80039bc <HAL_TIM_PeriodElapsedCallback+0x19c>)
			Ftemp = (humi/4.0/16383)*165.0-40;
 80038e4:	e9c1 2300 	strd	r2, r3, [r1]
			sprintf(prtData1,"Temp : %8.3f @",Ftemp);
 80038e8:	4640      	mov	r0, r8
 80038ea:	4935      	ldr	r1, [pc, #212]	; (80039c0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80038ec:	f000 fcba 	bl	8004264 <sprintf>
			sprintf(prtData2,"Humi : %8.3f %% ",Fhumi);
 80038f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80038f4:	4933      	ldr	r1, [pc, #204]	; (80039c4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80038f6:	4638      	mov	r0, r7
 80038f8:	f000 fcb4 	bl	8004264 <sprintf>
			rnd = rand();
 80038fc:	f000 fc94 	bl	8004228 <rand>
			sprintf(prtData3,"ADC  : %10d,%10d",rnd%10000,ADC);
 8003900:	f242 7110 	movw	r1, #10000	; 0x2710
			rnd = rand();
 8003904:	b280      	uxth	r0, r0
			sprintf(prtData3,"ADC  : %10d,%10d",rnd%10000,ADC);
 8003906:	fbb0 f2f1 	udiv	r2, r0, r1
			rnd = rand();
 800390a:	4b2f      	ldr	r3, [pc, #188]	; (80039c8 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
			sprintf(prtData3,"ADC  : %10d,%10d",rnd%10000,ADC);
 800390c:	fb01 0212 	mls	r2, r1, r2, r0
			rnd = rand();
 8003910:	8018      	strh	r0, [r3, #0]
			sprintf(prtData3,"ADC  : %10d,%10d",rnd%10000,ADC);
 8003912:	4e2e      	ldr	r6, [pc, #184]	; (80039cc <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003914:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003916:	b292      	uxth	r2, r2
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	492e      	ldr	r1, [pc, #184]	; (80039d4 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800391c:	4630      	mov	r0, r6
 800391e:	f000 fca1 	bl	8004264 <sprintf>
			//HAL_UART_Transmit(&huart2,(uint8_t *)prtData1, strlen(prtData1),1000);
			//HAL_UART_Transmit(&huart2,(uint8_t *)prtData2, strlen(prtData2),1000);
			//HAL_UART_Transmit(&huart2,(uint8_t *)"\r\n", 2,1000);

			     lcd_print_str(100,0,24,Color[7],Color[4],prtData1,landscape);
 8003922:	e9cd 8401 	strd	r8, r4, [sp, #4]
 8003926:	4d2c      	ldr	r5, [pc, #176]	; (80039d8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003928:	2218      	movs	r2, #24
 800392a:	692b      	ldr	r3, [r5, #16]
 800392c:	4621      	mov	r1, r4
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	69eb      	ldr	r3, [r5, #28]
 8003932:	2064      	movs	r0, #100	; 0x64
 8003934:	f7ff ff14 	bl	8003760 <lcd_print_str>
			     lcd_print_str(130,0,24,Color[6],Color[13],prtData2,landscape);
 8003938:	e9cd 7401 	strd	r7, r4, [sp, #4]
 800393c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800393e:	2218      	movs	r2, #24
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	69ab      	ldr	r3, [r5, #24]
 8003944:	4621      	mov	r1, r4
 8003946:	2082      	movs	r0, #130	; 0x82
 8003948:	f7ff ff0a 	bl	8003760 <lcd_print_str>
			     lcd_print_str(160,0,16,Color[2],Color[5],prtData3,landscape);
 800394c:	e9cd 6401 	strd	r6, r4, [sp, #4]
 8003950:	696b      	ldr	r3, [r5, #20]
 8003952:	2210      	movs	r2, #16
 8003954:	9300      	str	r3, [sp, #0]
 8003956:	68ab      	ldr	r3, [r5, #8]
 8003958:	4621      	mov	r1, r4
 800395a:	20a0      	movs	r0, #160	; 0xa0
 800395c:	f7ff ff00 	bl	8003760 <lcd_print_str>
		//}
	}
	else if(htim->Instance==TIM3) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	}
}
 8003960:	b004      	add	sp, #16
 8003962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	else if(htim->Instance==TIM3) {
 8003966:	4a1d      	ldr	r2, [pc, #116]	; (80039dc <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d1f9      	bne.n	8003960 <HAL_TIM_PeriodElapsedCallback+0x140>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800396c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003970:	481b      	ldr	r0, [pc, #108]	; (80039e0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
}
 8003972:	b004      	add	sp, #16
 8003974:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003978:	f7fd bf17 	b.w	80017aa <HAL_GPIO_TogglePin>
 800397c:	f3af 8000 	nop.w
 8003980:	00000000 	.word	0x00000000
 8003984:	40cfff80 	.word	0x40cfff80
 8003988:	00000000 	.word	0x00000000
 800398c:	4064a000 	.word	0x4064a000
 8003990:	20000a54 	.word	0x20000a54
 8003994:	20000d16 	.word	0x20000d16
 8003998:	20000adc 	.word	0x20000adc
 800399c:	20000b80 	.word	0x20000b80
 80039a0:	20000b78 	.word	0x20000b78
 80039a4:	20000b30 	.word	0x20000b30
 80039a8:	40590000 	.word	0x40590000
 80039ac:	20000a98 	.word	0x20000a98
 80039b0:	3fd00000 	.word	0x3fd00000
 80039b4:	40440000 	.word	0x40440000
 80039b8:	20000c40 	.word	0x20000c40
 80039bc:	20000c48 	.word	0x20000c48
 80039c0:	080090a8 	.word	0x080090a8
 80039c4:	080090b7 	.word	0x080090b7
 80039c8:	20000d14 	.word	0x20000d14
 80039cc:	20000c5c 	.word	0x20000c5c
 80039d0:	20000a9a 	.word	0x20000a9a
 80039d4:	080090c8 	.word	0x080090c8
 80039d8:	2000003c 	.word	0x2000003c
 80039dc:	40000400 	.word	0x40000400
 80039e0:	40011000 	.word	0x40011000
 80039e4:	20000d18 	.word	0x20000d18

080039e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039e8:	b510      	push	{r4, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ee:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039f0:	2402      	movs	r4, #2
{
 80039f2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80039f8:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039fa:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80039fe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a02:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003a04:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a06:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003a08:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a0a:	f7fe faa7 	bl	8001f5c <HAL_RCC_OscConfig>
 8003a0e:	b100      	cbz	r0, 8003a12 <SystemClock_Config+0x2a>
 8003a10:	e7fe      	b.n	8003a10 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a12:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a14:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a1c:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a1e:	e9cd 3008 	strd	r3, r0, [sp, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003a22:	4621      	mov	r1, r4
 8003a24:	a805      	add	r0, sp, #20
 8003a26:	f7fe fc61 	bl	80022ec <HAL_RCC_ClockConfig>
 8003a2a:	b100      	cbz	r0, 8003a2e <SystemClock_Config+0x46>
 8003a2c:	e7fe      	b.n	8003a2c <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003a2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a32:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003a34:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003a36:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a38:	f7fe fd22 	bl	8002480 <HAL_RCCEx_PeriphCLKConfig>
 8003a3c:	4604      	mov	r4, r0
 8003a3e:	b100      	cbz	r0, 8003a42 <SystemClock_Config+0x5a>
 8003a40:	e7fe      	b.n	8003a40 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003a42:	f7fe fcf7 	bl	8002434 <HAL_RCC_GetHCLKFreq>
 8003a46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a4e:	f7fd fc99 	bl	8001384 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003a52:	2004      	movs	r0, #4
 8003a54:	f7fd fcac 	bl	80013b0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003a58:	4622      	mov	r2, r4
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a60:	f7fd fc50 	bl	8001304 <HAL_NVIC_SetPriority>
}
 8003a64:	b014      	add	sp, #80	; 0x50
 8003a66:	bd10      	pop	{r4, pc}

08003a68 <main>:
{
 8003a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a6c:	4c87      	ldr	r4, [pc, #540]	; (8003c8c <main+0x224>)
{
 8003a6e:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 8003a70:	f7fd f9b0 	bl	8000dd4 <HAL_Init>
  SystemClock_Config();
 8003a74:	f7ff ffb8 	bl	80039e8 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a78:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003a7a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a7c:	f043 0310 	orr.w	r3, r3, #16
 8003a80:	61a3      	str	r3, [r4, #24]
 8003a82:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003a84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a88:	f003 0310 	and.w	r3, r3, #16
 8003a8c:	9305      	str	r3, [sp, #20]
 8003a8e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a90:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003a92:	487f      	ldr	r0, [pc, #508]	; (8003c90 <main+0x228>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a94:	f043 0320 	orr.w	r3, r3, #32
 8003a98:	61a3      	str	r3, [r4, #24]
 8003a9a:	69a3      	ldr	r3, [r4, #24]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9c:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	9306      	str	r3, [sp, #24]
 8003aa4:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa6:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aa8:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aaa:	f043 0304 	orr.w	r3, r3, #4
 8003aae:	61a3      	str	r3, [r4, #24]
 8003ab0:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab2:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	9307      	str	r3, [sp, #28]
 8003aba:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003abc:	69a3      	ldr	r3, [r4, #24]
 8003abe:	f043 0308 	orr.w	r3, r3, #8
 8003ac2:	61a3      	str	r3, [r4, #24]
 8003ac4:	69a3      	ldr	r3, [r4, #24]
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	9308      	str	r3, [sp, #32]
 8003acc:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003ace:	f7fd fe67 	bl	80017a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI1_RS_Pin|SPI1_RESET_Pin, GPIO_PIN_RESET);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	210e      	movs	r1, #14
 8003ad6:	486f      	ldr	r0, [pc, #444]	; (8003c94 <main+0x22c>)
 8003ad8:	f7fd fe62 	bl	80017a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003adc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ae0:	a90c      	add	r1, sp, #48	; 0x30
 8003ae2:	486b      	ldr	r0, [pc, #428]	; (8003c90 <main+0x228>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ae4:	e9cd 370c 	strd	r3, r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae8:	e9cd 560e 	strd	r5, r6, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003aec:	f7fd fd78 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin SPI1_RS_Pin SPI1_RESET_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|SPI1_RS_Pin|SPI1_RESET_Pin;
 8003af0:	230e      	movs	r3, #14
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003af2:	a90c      	add	r1, sp, #48	; 0x30
 8003af4:	4867      	ldr	r0, [pc, #412]	; (8003c94 <main+0x22c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003af6:	e9cd 370c 	strd	r3, r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003afa:	e9cd 560e 	strd	r5, r6, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003afe:	f7fd fd6f 	bl	80015e0 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b02:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b04:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b06:	433b      	orrs	r3, r7
 8003b08:	6163      	str	r3, [r4, #20]
 8003b0a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b0c:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b0e:	403b      	ands	r3, r7
 8003b10:	9304      	str	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b12:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b14:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003b16:	f7fd fbf5 	bl	8001304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b1a:	200b      	movs	r0, #11
 8003b1c:	f7fd fc26 	bl	800136c <HAL_NVIC_EnableIRQ>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b20:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 8003b24:	485c      	ldr	r0, [pc, #368]	; (8003c98 <main+0x230>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b26:	4c5d      	ldr	r4, [pc, #372]	; (8003c9c <main+0x234>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003b28:	f44f 7600 	mov.w	r6, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b2c:	e9c0 4300 	strd	r4, r3, [r0]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003b30:	2308      	movs	r3, #8
 8003b32:	e9c0 6306 	strd	r6, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8003b36:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b38:	e9c0 5502 	strd	r5, r5, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b3c:	e9c0 5504 	strd	r5, r5, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b40:	e9c0 5508 	strd	r5, r5, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b44:	6285      	str	r5, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003b46:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b48:	f7fe fe12 	bl	8002770 <HAL_SPI_Init>
 8003b4c:	b100      	cbz	r0, 8003b50 <main+0xe8>
 8003b4e:	e7fe      	b.n	8003b4e <main+0xe6>
  hi2c1.Instance = I2C1;
 8003b50:	4b53      	ldr	r3, [pc, #332]	; (8003ca0 <main+0x238>)
  hi2c1.Init.ClockSpeed = 100000;
 8003b52:	4a54      	ldr	r2, [pc, #336]	; (8003ca4 <main+0x23c>)
 8003b54:	4954      	ldr	r1, [pc, #336]	; (8003ca8 <main+0x240>)
  hi2c1.Init.OwnAddress1 = 0;
 8003b56:	e9c3 0002 	strd	r0, r0, [r3, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8003b5a:	e9c3 1200 	strd	r1, r2, [r3]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b62:	e9c3 0006 	strd	r0, r0, [r3, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b66:	e9c3 2004 	strd	r2, r0, [r3, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b6a:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fd ff1d 	bl	80019ac <HAL_I2C_Init>
 8003b72:	b100      	cbz	r0, 8003b76 <main+0x10e>
 8003b74:	e7fe      	b.n	8003b74 <main+0x10c>
  htim2.Init.Prescaler = 7199;
 8003b76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b7a:	f641 461f 	movw	r6, #7199	; 0x1c1f
  htim2.Instance = TIM2;
 8003b7e:	4c4b      	ldr	r4, [pc, #300]	; (8003cac <main+0x244>)
  htim2.Init.Prescaler = 7199;
 8003b80:	e9c4 3600 	strd	r3, r6, [r4]
  htim2.Init.Period = 9999;
 8003b84:	f242 730f 	movw	r3, #9999	; 0x270f
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b88:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b8a:	e9c4 3003 	strd	r3, r0, [r4, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b8e:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b90:	4620      	mov	r0, r4
 8003b92:	f7fe ffcb 	bl	8002b2c <HAL_TIM_Base_Init>
 8003b96:	b100      	cbz	r0, 8003b9a <main+0x132>
 8003b98:	e7fe      	b.n	8003b98 <main+0x130>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b9a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b9e:	a90c      	add	r1, sp, #48	; 0x30
 8003ba0:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ba2:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ba4:	f7fe fe2a 	bl	80027fc <HAL_TIM_ConfigClockSource>
 8003ba8:	b100      	cbz	r0, 8003bac <main+0x144>
 8003baa:	e7fe      	b.n	8003baa <main+0x142>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bac:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003bb0:	a909      	add	r1, sp, #36	; 0x24
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	f7fe ffd4 	bl	8002b60 <HAL_TIMEx_MasterConfigSynchronization>
 8003bb8:	b100      	cbz	r0, 8003bbc <main+0x154>
 8003bba:	e7fe      	b.n	8003bba <main+0x152>
  htim3.Instance = TIM3;
 8003bbc:	4c3c      	ldr	r4, [pc, #240]	; (8003cb0 <main+0x248>)
 8003bbe:	4b3d      	ldr	r3, [pc, #244]	; (8003cb4 <main+0x24c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bc0:	60a0      	str	r0, [r4, #8]
  htim3.Init.Prescaler = 7199;
 8003bc2:	e9c4 3600 	strd	r3, r6, [r4]
  htim3.Init.Period = 4999;
 8003bc6:	f241 3387 	movw	r3, #4999	; 0x1387
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bca:	61a0      	str	r0, [r4, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bcc:	e9c4 3003 	strd	r3, r0, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003bd0:	4620      	mov	r0, r4
 8003bd2:	f7fe ffab 	bl	8002b2c <HAL_TIM_Base_Init>
 8003bd6:	b100      	cbz	r0, 8003bda <main+0x172>
 8003bd8:	e7fe      	b.n	8003bd8 <main+0x170>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003bda:	a90c      	add	r1, sp, #48	; 0x30
 8003bdc:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bde:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003be0:	f7fe fe0c 	bl	80027fc <HAL_TIM_ConfigClockSource>
 8003be4:	b100      	cbz	r0, 8003be8 <main+0x180>
 8003be6:	e7fe      	b.n	8003be6 <main+0x17e>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003be8:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003bec:	a909      	add	r1, sp, #36	; 0x24
 8003bee:	4620      	mov	r0, r4
 8003bf0:	f7fe ffb6 	bl	8002b60 <HAL_TIMEx_MasterConfigSynchronization>
 8003bf4:	b100      	cbz	r0, 8003bf8 <main+0x190>
 8003bf6:	e7fe      	b.n	8003bf6 <main+0x18e>
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003bf8:	240c      	movs	r4, #12
  huart1.Init.BaudRate = 115200;
 8003bfa:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
  huart1.Instance = USART1;
 8003bfe:	4b2e      	ldr	r3, [pc, #184]	; (8003cb8 <main+0x250>)
  huart1.Init.BaudRate = 115200;
 8003c00:	4a2e      	ldr	r2, [pc, #184]	; (8003cbc <main+0x254>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c02:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c06:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c08:	e9c3 4005 	strd	r4, r0, [r3, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c0c:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c0e:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 8003c10:	e9c3 2500 	strd	r2, r5, [r3]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c14:	f7ff f866 	bl	8002ce4 <HAL_UART_Init>
 8003c18:	b100      	cbz	r0, 8003c1c <main+0x1b4>
 8003c1a:	e7fe      	b.n	8003c1a <main+0x1b2>
  huart3.Instance = USART3;
 8003c1c:	4b28      	ldr	r3, [pc, #160]	; (8003cc0 <main+0x258>)
 8003c1e:	4a29      	ldr	r2, [pc, #164]	; (8003cc4 <main+0x25c>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003c20:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003c24:	e9c3 0404 	strd	r0, r4, [r3, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c28:	e9c3 0006 	strd	r0, r0, [r3, #24]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c2c:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 8003c2e:	e9c3 2500 	strd	r2, r5, [r3]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c32:	f7ff f857 	bl	8002ce4 <HAL_UART_Init>
 8003c36:	b100      	cbz	r0, 8003c3a <main+0x1d2>
 8003c38:	e7fe      	b.n	8003c38 <main+0x1d0>
  hadc1.Instance = ADC1;
 8003c3a:	4c23      	ldr	r4, [pc, #140]	; (8003cc8 <main+0x260>)
 8003c3c:	4b23      	ldr	r3, [pc, #140]	; (8003ccc <main+0x264>)
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003c3e:	2501      	movs	r5, #1
  hadc1.Instance = ADC1;
 8003c40:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c42:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003c46:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c48:	4620      	mov	r0, r4
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003c4a:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c4e:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c50:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c52:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003c54:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c56:	f7fd fac3 	bl	80011e0 <HAL_ADC_Init>
 8003c5a:	b100      	cbz	r0, 8003c5e <main+0x1f6>
 8003c5c:	e7fe      	b.n	8003c5c <main+0x1f4>
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003c5e:	4b1c      	ldr	r3, [pc, #112]	; (8003cd0 <main+0x268>)
  AnalogWDGConfig.LowThreshold = 0;
 8003c60:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
  AnalogWDGConfig.ITMode = DISABLE;
 8003c64:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003c68:	a90c      	add	r1, sp, #48	; 0x30
 8003c6a:	4620      	mov	r0, r4
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003c6c:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003c6e:	f7fd f9a7 	bl	8000fc0 <HAL_ADC_AnalogWDGConfig>
 8003c72:	b100      	cbz	r0, 8003c76 <main+0x20e>
 8003c74:	e7fe      	b.n	8003c74 <main+0x20c>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003c76:	2307      	movs	r3, #7
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c78:	e9cd 0509 	strd	r0, r5, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c7c:	a909      	add	r1, sp, #36	; 0x24
 8003c7e:	4620      	mov	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003c80:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c82:	f7fd f919 	bl	8000eb8 <HAL_ADC_ConfigChannel>
 8003c86:	4605      	mov	r5, r0
 8003c88:	b320      	cbz	r0, 8003cd4 <main+0x26c>
 8003c8a:	e7fe      	b.n	8003c8a <main+0x222>
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	40011000 	.word	0x40011000
 8003c94:	40010800 	.word	0x40010800
 8003c98:	20000c7c 	.word	0x20000c7c
 8003c9c:	40013000 	.word	0x40013000
 8003ca0:	20000adc 	.word	0x20000adc
 8003ca4:	000186a0 	.word	0x000186a0
 8003ca8:	40005400 	.word	0x40005400
 8003cac:	20000cd4 	.word	0x20000cd4
 8003cb0:	20000b34 	.word	0x20000b34
 8003cb4:	40000400 	.word	0x40000400
 8003cb8:	20000bb8 	.word	0x20000bb8
 8003cbc:	40013800 	.word	0x40013800
 8003cc0:	20000a9c 	.word	0x20000a9c
 8003cc4:	40004800 	.word	0x40004800
 8003cc8:	20000b88 	.word	0x20000b88
 8003ccc:	40012400 	.word	0x40012400
 8003cd0:	00800200 	.word	0x00800200
  lcd_init();
 8003cd4:	f7ff f8cc 	bl	8002e70 <lcd_init>
  lcd_clear_screen(ORANGE);
 8003cd8:	f64f 4008 	movw	r0, #64520	; 0xfc08
 8003cdc:	f7ff f882 	bl	8002de4 <lcd_clear_screen>
    lcd_fill(DARKGRAY);
 8003ce0:	f248 4010 	movw	r0, #33808	; 0x8410
 8003ce4:	f7ff fa2a 	bl	800313c <lcd_fill>
    	 lcd_draw_pixel ( 100, 0+m, Color[0] ) ;
 8003ce8:	4c39      	ldr	r4, [pc, #228]	; (8003dd0 <main+0x368>)
 8003cea:	4629      	mov	r1, r5
 8003cec:	6822      	ldr	r2, [r4, #0]
 8003cee:	2064      	movs	r0, #100	; 0x64
 8003cf0:	f7ff fa4c 	bl	800318c <lcd_draw_pixel>
    	 lcd_draw_pixel ( 150, 100+m, Color[1] ) ;
 8003cf4:	f105 0164 	add.w	r1, r5, #100	; 0x64
 8003cf8:	6862      	ldr	r2, [r4, #4]
 8003cfa:	2096      	movs	r0, #150	; 0x96
 8003cfc:	f7ff fa46 	bl	800318c <lcd_draw_pixel>
    	 lcd_draw_pixel ( 200, 200+m, Color[2] ) ;
 8003d00:	f105 01c8 	add.w	r1, r5, #200	; 0xc8
 8003d04:	68a2      	ldr	r2, [r4, #8]
 8003d06:	20c8      	movs	r0, #200	; 0xc8
     for(int m=0;m<100;m++)
 8003d08:	3501      	adds	r5, #1
    	 lcd_draw_pixel ( 200, 200+m, Color[2] ) ;
 8003d0a:	f7ff fa3f 	bl	800318c <lcd_draw_pixel>
     for(int m=0;m<100;m++)
 8003d0e:	2d64      	cmp	r5, #100	; 0x64
 8003d10:	d1eb      	bne.n	8003cea <main+0x282>
     lcd_draw_v_line(30,40,150,Color[10]);  // 30,40 150 
 8003d12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003d14:	2296      	movs	r2, #150	; 0x96
 8003d16:	2128      	movs	r1, #40	; 0x28
 8003d18:	201e      	movs	r0, #30
 8003d1a:	f7ff faab 	bl	8003274 <lcd_draw_v_line>
     lcd_draw_h_line(150,30,40,Color[2]);  // 30,40 150 
 8003d1e:	68a3      	ldr	r3, [r4, #8]
 8003d20:	2228      	movs	r2, #40	; 0x28
 8003d22:	211e      	movs	r1, #30
 8003d24:	2096      	movs	r0, #150	; 0x96
 8003d26:	f7ff fab8 	bl	800329a <lcd_draw_h_line>
     lcd_draw_triangle(10,10,50,60,20,45,1,Color[8]);
 8003d2a:	6a23      	ldr	r3, [r4, #32]
 8003d2c:	f04f 0801 	mov.w	r8, #1
 8003d30:	210a      	movs	r1, #10
 8003d32:	9303      	str	r3, [sp, #12]
 8003d34:	2614      	movs	r6, #20
 8003d36:	232d      	movs	r3, #45	; 0x2d
 8003d38:	4608      	mov	r0, r1
 8003d3a:	e9cd 3801 	strd	r3, r8, [sp, #4]
 8003d3e:	2232      	movs	r2, #50	; 0x32
 8003d40:	233c      	movs	r3, #60	; 0x3c
 8003d42:	9600      	str	r6, [sp, #0]
 8003d44:	f7ff fabc 	bl	80032c0 <lcd_draw_triangle>
     lcd_draw_rectangle(150,150,200,200,0,0,Color[4],Color[3]);
 8003d48:	68e3      	ldr	r3, [r4, #12]
 8003d4a:	2700      	movs	r7, #0
 8003d4c:	9303      	str	r3, [sp, #12]
 8003d4e:	6923      	ldr	r3, [r4, #16]
 8003d50:	2196      	movs	r1, #150	; 0x96
 8003d52:	9302      	str	r3, [sp, #8]
 8003d54:	23c8      	movs	r3, #200	; 0xc8
 8003d56:	4608      	mov	r0, r1
 8003d58:	461a      	mov	r2, r3
 8003d5a:	e9cd 7700 	strd	r7, r7, [sp]
 8003d5e:	f7ff fb7d 	bl	800345c <lcd_draw_rectangle>
     lcd_draw_circle(100,100,20,1,Color[15]);
 8003d62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d64:	4632      	mov	r2, r6
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	4629      	mov	r1, r5
 8003d6a:	4643      	mov	r3, r8
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	f7ff fbda 	bl	8003526 <lcd_draw_circle>
     lcd_print_str(16,0,16,Color[4],Color[3],"ABC def ghijkLM",landscape);
 8003d72:	2210      	movs	r2, #16
 8003d74:	4b17      	ldr	r3, [pc, #92]	; (8003dd4 <main+0x36c>)
 8003d76:	9702      	str	r7, [sp, #8]
 8003d78:	9301      	str	r3, [sp, #4]
 8003d7a:	68e3      	ldr	r3, [r4, #12]
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	6923      	ldr	r3, [r4, #16]
 8003d82:	4639      	mov	r1, r7
 8003d84:	f7ff fcec 	bl	8003760 <lcd_print_str>
     lcd_print_str(50,0,24,Color[4],Color[3],"ABC DEF GHIJK",landscape);
 8003d88:	4b13      	ldr	r3, [pc, #76]	; (8003dd8 <main+0x370>)
 8003d8a:	9702      	str	r7, [sp, #8]
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	68e3      	ldr	r3, [r4, #12]
 8003d90:	2218      	movs	r2, #24
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	6923      	ldr	r3, [r4, #16]
     HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&ADC,1);
 8003d96:	4c11      	ldr	r4, [pc, #68]	; (8003ddc <main+0x374>)
     lcd_print_str(50,0,24,Color[4],Color[3],"ABC DEF GHIJK",landscape);
 8003d98:	4639      	mov	r1, r7
 8003d9a:	2032      	movs	r0, #50	; 0x32
 8003d9c:	f7ff fce0 	bl	8003760 <lcd_print_str>
     HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&ADC,1);
 8003da0:	4621      	mov	r1, r4
 8003da2:	4642      	mov	r2, r8
 8003da4:	480e      	ldr	r0, [pc, #56]	; (8003de0 <main+0x378>)
 8003da6:	f7fd f96b 	bl	8001080 <HAL_ADC_Start_DMA>
     HAL_Delay(10);
 8003daa:	200a      	movs	r0, #10
 8003dac:	f7fd f836 	bl	8000e1c <HAL_Delay>
  	 srand(ADC);
 8003db0:	8820      	ldrh	r0, [r4, #0]
 8003db2:	f000 fa2f 	bl	8004214 <srand>
     while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8003db6:	4c0b      	ldr	r4, [pc, #44]	; (8003de4 <main+0x37c>)
 8003db8:	4620      	mov	r0, r4
 8003dba:	f7fe fd14 	bl	80027e6 <HAL_TIM_Base_Start_IT>
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	d1fa      	bne.n	8003db8 <main+0x350>
     while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8003dc2:	4c09      	ldr	r4, [pc, #36]	; (8003de8 <main+0x380>)
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	f7fe fd0e 	bl	80027e6 <HAL_TIM_Base_Start_IT>
 8003dca:	2800      	cmp	r0, #0
 8003dcc:	d1fa      	bne.n	8003dc4 <main+0x35c>
 8003dce:	e7fe      	b.n	8003dce <main+0x366>
 8003dd0:	2000003c 	.word	0x2000003c
 8003dd4:	080090d9 	.word	0x080090d9
 8003dd8:	080090e9 	.word	0x080090e9
 8003ddc:	20000a9a 	.word	0x20000a9a
 8003de0:	20000b88 	.word	0x20000b88
 8003de4:	20000cd4 	.word	0x20000cd4
 8003de8:	20000b34 	.word	0x20000b34

08003dec <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003dec:	e7fe      	b.n	8003dec <_Error_Handler>
	...

08003df0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003df0:	4b29      	ldr	r3, [pc, #164]	; (8003e98 <HAL_MspInit+0xa8>)
{
 8003df2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003df4:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003df6:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003df8:	f042 0201 	orr.w	r2, r2, #1
 8003dfc:	619a      	str	r2, [r3, #24]
 8003dfe:	699a      	ldr	r2, [r3, #24]
 8003e00:	f002 0201 	and.w	r2, r2, #1
 8003e04:	9200      	str	r2, [sp, #0]
 8003e06:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e08:	69da      	ldr	r2, [r3, #28]
 8003e0a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003e0e:	61da      	str	r2, [r3, #28]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e16:	9301      	str	r3, [sp, #4]
 8003e18:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e1a:	f7fd fa61 	bl	80012e0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f06f 000b 	mvn.w	r0, #11
 8003e24:	4611      	mov	r1, r2
 8003e26:	f7fd fa6d 	bl	8001304 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f06f 000a 	mvn.w	r0, #10
 8003e30:	4611      	mov	r1, r2
 8003e32:	f7fd fa67 	bl	8001304 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003e36:	2200      	movs	r2, #0
 8003e38:	f06f 0009 	mvn.w	r0, #9
 8003e3c:	4611      	mov	r1, r2
 8003e3e:	f7fd fa61 	bl	8001304 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003e42:	2200      	movs	r2, #0
 8003e44:	f06f 0004 	mvn.w	r0, #4
 8003e48:	4611      	mov	r1, r2
 8003e4a:	f7fd fa5b 	bl	8001304 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f06f 0003 	mvn.w	r0, #3
 8003e54:	4611      	mov	r1, r2
 8003e56:	f7fd fa55 	bl	8001304 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f06f 0001 	mvn.w	r0, #1
 8003e60:	4611      	mov	r1, r2
 8003e62:	f7fd fa4f 	bl	8001304 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003e66:	2200      	movs	r2, #0
 8003e68:	f04f 30ff 	mov.w	r0, #4294967295
 8003e6c:	4611      	mov	r1, r2
 8003e6e:	f7fd fa49 	bl	8001304 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003e72:	2200      	movs	r2, #0
 8003e74:	2005      	movs	r0, #5
 8003e76:	4611      	mov	r1, r2
 8003e78:	f7fd fa44 	bl	8001304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003e7c:	2005      	movs	r0, #5
 8003e7e:	f7fd fa75 	bl	800136c <HAL_NVIC_EnableIRQ>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003e82:	4a06      	ldr	r2, [pc, #24]	; (8003e9c <HAL_MspInit+0xac>)
 8003e84:	6853      	ldr	r3, [r2, #4]
 8003e86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003e8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e8e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e90:	b003      	add	sp, #12
 8003e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e96:	bf00      	nop
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	40010000 	.word	0x40010000

08003ea0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ea0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003ea2:	6802      	ldr	r2, [r0, #0]
 8003ea4:	4b1a      	ldr	r3, [pc, #104]	; (8003f10 <HAL_ADC_MspInit+0x70>)
{
 8003ea6:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 8003ea8:	429a      	cmp	r2, r3
{
 8003eaa:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 8003eac:	d12d      	bne.n	8003f0a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003eae:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8003eb2:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eb4:	4817      	ldr	r0, [pc, #92]	; (8003f14 <HAL_ADC_MspInit+0x74>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eba:	619a      	str	r2, [r3, #24]
 8003ebc:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ebe:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ec0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ec4:	9301      	str	r3, [sp, #4]
 8003ec6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed0:	f7fd fb86 	bl	80015e0 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003ed4:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 8003ed6:	4c10      	ldr	r4, [pc, #64]	; (8003f18 <HAL_ADC_MspInit+0x78>)
 8003ed8:	4b10      	ldr	r3, [pc, #64]	; (8003f1c <HAL_ADC_MspInit+0x7c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003eda:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003edc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ee0:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003ee2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8003ee6:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003ee8:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003eea:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003eec:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003eee:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ef0:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ef2:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003ef4:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003ef6:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003ef8:	f7fd fa6c 	bl	80013d4 <HAL_DMA_Init>
 8003efc:	b118      	cbz	r0, 8003f06 <HAL_ADC_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003efe:	217b      	movs	r1, #123	; 0x7b
 8003f00:	4807      	ldr	r0, [pc, #28]	; (8003f20 <HAL_ADC_MspInit+0x80>)
 8003f02:	f7ff ff73 	bl	8003dec <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003f06:	622c      	str	r4, [r5, #32]
 8003f08:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003f0a:	b007      	add	sp, #28
 8003f0c:	bd30      	pop	{r4, r5, pc}
 8003f0e:	bf00      	nop
 8003f10:	40012400 	.word	0x40012400
 8003f14:	40010800 	.word	0x40010800
 8003f18:	20000bf8 	.word	0x20000bf8
 8003f1c:	40020008 	.word	0x40020008
 8003f20:	080090f7 	.word	0x080090f7

08003f24 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f24:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003f26:	6802      	ldr	r2, [r0, #0]
 8003f28:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <HAL_I2C_MspInit+0x38>)
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d113      	bne.n	8003f56 <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003f2e:	23c0      	movs	r3, #192	; 0xc0
 8003f30:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f32:	2312      	movs	r3, #18
 8003f34:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f36:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f38:	a902      	add	r1, sp, #8
 8003f3a:	4809      	ldr	r0, [pc, #36]	; (8003f60 <HAL_I2C_MspInit+0x3c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f3c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f3e:	f7fd fb4f 	bl	80015e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f42:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <HAL_I2C_MspInit+0x40>)
 8003f44:	69da      	ldr	r2, [r3, #28]
 8003f46:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003f4a:	61da      	str	r2, [r3, #28]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f52:	9301      	str	r3, [sp, #4]
 8003f54:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003f56:	b007      	add	sp, #28
 8003f58:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f5c:	40005400 	.word	0x40005400
 8003f60:	40010c00 	.word	0x40010c00
 8003f64:	40021000 	.word	0x40021000

08003f68 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f68:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8003f6a:	6802      	ldr	r2, [r0, #0]
 8003f6c:	4b0d      	ldr	r3, [pc, #52]	; (8003fa4 <HAL_SPI_MspInit+0x3c>)
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d114      	bne.n	8003f9c <HAL_SPI_MspInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f72:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8003f76:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f78:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f7e:	619a      	str	r2, [r3, #24]
 8003f80:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f82:	4809      	ldr	r0, [pc, #36]	; (8003fa8 <HAL_SPI_MspInit+0x40>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f88:	9301      	str	r3, [sp, #4]
 8003f8a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003f8c:	23a0      	movs	r3, #160	; 0xa0
 8003f8e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f90:	2302      	movs	r3, #2
 8003f92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f94:	2303      	movs	r3, #3
 8003f96:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f98:	f7fd fb22 	bl	80015e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003f9c:	b007      	add	sp, #28
 8003f9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fa2:	bf00      	nop
 8003fa4:	40013000 	.word	0x40013000
 8003fa8:	40010800 	.word	0x40010800

08003fac <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003fac:	6803      	ldr	r3, [r0, #0]
{
 8003fae:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8003fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fb4:	d115      	bne.n	8003fe2 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fb6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003fba:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fbc:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fbe:	f042 0201 	orr.w	r2, r2, #1
 8003fc2:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fc4:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fc6:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fc8:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003fd2:	f7fd f997 	bl	8001304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003fd6:	201c      	movs	r0, #28
  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003fd8:	f7fd f9c8 	bl	800136c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003fdc:	b003      	add	sp, #12
 8003fde:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 8003fe2:	4a0a      	ldr	r2, [pc, #40]	; (800400c <HAL_TIM_Base_MspInit+0x60>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d1f9      	bne.n	8003fdc <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003fe8:	4b09      	ldr	r3, [pc, #36]	; (8004010 <HAL_TIM_Base_MspInit+0x64>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003fea:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003fec:	69da      	ldr	r2, [r3, #28]
 8003fee:	f042 0202 	orr.w	r2, r2, #2
 8003ff2:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ff4:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ff6:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ff8:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	9301      	str	r3, [sp, #4]
 8004000:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004002:	f7fd f97f 	bl	8001304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004006:	201d      	movs	r0, #29
 8004008:	e7e6      	b.n	8003fd8 <HAL_TIM_Base_MspInit+0x2c>
 800400a:	bf00      	nop
 800400c:	40000400 	.word	0x40000400
 8004010:	40021000 	.word	0x40021000

08004014 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004014:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8004016:	6803      	ldr	r3, [r0, #0]
 8004018:	4a22      	ldr	r2, [pc, #136]	; (80040a4 <HAL_UART_MspInit+0x90>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d121      	bne.n	8004062 <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800401e:	4b22      	ldr	r3, [pc, #136]	; (80040a8 <HAL_UART_MspInit+0x94>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004020:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8004022:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004024:	4821      	ldr	r0, [pc, #132]	; (80040ac <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004026:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800402a:	619a      	str	r2, [r3, #24]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004036:	f44f 7300 	mov.w	r3, #512	; 0x200
 800403a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403c:	2302      	movs	r3, #2
 800403e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004040:	2303      	movs	r3, #3
 8004042:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004044:	f7fd facc 	bl	80015e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004048:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800404c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800404e:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004050:	4816      	ldr	r0, [pc, #88]	; (80040ac <HAL_UART_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004052:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004054:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004056:	a902      	add	r1, sp, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004058:	f7fd fac2 	bl	80015e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800405c:	b007      	add	sp, #28
 800405e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(huart->Instance==USART3)
 8004062:	4a13      	ldr	r2, [pc, #76]	; (80040b0 <HAL_UART_MspInit+0x9c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d1f9      	bne.n	800405c <HAL_UART_MspInit+0x48>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004068:	4b0f      	ldr	r3, [pc, #60]	; (80040a8 <HAL_UART_MspInit+0x94>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800406a:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 800406c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800406e:	4811      	ldr	r0, [pc, #68]	; (80040b4 <HAL_UART_MspInit+0xa0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004070:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004074:	61da      	str	r2, [r3, #28]
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800407c:	9301      	str	r3, [sp, #4]
 800407e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004080:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004084:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004086:	2302      	movs	r3, #2
 8004088:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800408a:	2303      	movs	r3, #3
 800408c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800408e:	f7fd faa7 	bl	80015e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004092:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004096:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004098:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800409a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800409c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800409e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040a0:	4804      	ldr	r0, [pc, #16]	; (80040b4 <HAL_UART_MspInit+0xa0>)
 80040a2:	e7d9      	b.n	8004058 <HAL_UART_MspInit+0x44>
 80040a4:	40013800 	.word	0x40013800
 80040a8:	40021000 	.word	0x40021000
 80040ac:	40010800 	.word	0x40010800
 80040b0:	40004800 	.word	0x40004800
 80040b4:	40010c00 	.word	0x40010c00

080040b8 <NMI_Handler>:
 80040b8:	4770      	bx	lr

080040ba <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80040ba:	e7fe      	b.n	80040ba <HardFault_Handler>

080040bc <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80040bc:	e7fe      	b.n	80040bc <MemManage_Handler>

080040be <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80040be:	e7fe      	b.n	80040be <BusFault_Handler>

080040c0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80040c0:	e7fe      	b.n	80040c0 <UsageFault_Handler>

080040c2 <SVC_Handler>:
 80040c2:	4770      	bx	lr

080040c4 <DebugMon_Handler>:
 80040c4:	4770      	bx	lr

080040c6 <PendSV_Handler>:
 80040c6:	4770      	bx	lr

080040c8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80040c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040ca:	f7fc fe95 	bl	8000df8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80040d2:	f7fd b97a 	b.w	80013ca <HAL_SYSTICK_IRQHandler>

080040d6 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 80040d6:	4770      	bx	lr

080040d8 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80040d8:	4801      	ldr	r0, [pc, #4]	; (80040e0 <DMA1_Channel1_IRQHandler+0x8>)
 80040da:	f7fd b9ed 	b.w	80014b8 <HAL_DMA_IRQHandler>
 80040de:	bf00      	nop
 80040e0:	20000bf8 	.word	0x20000bf8

080040e4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040e4:	4801      	ldr	r0, [pc, #4]	; (80040ec <TIM2_IRQHandler+0x8>)
 80040e6:	f7fe bc46 	b.w	8002976 <HAL_TIM_IRQHandler>
 80040ea:	bf00      	nop
 80040ec:	20000cd4 	.word	0x20000cd4

080040f0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80040f0:	4801      	ldr	r0, [pc, #4]	; (80040f8 <TIM3_IRQHandler+0x8>)
 80040f2:	f7fe bc40 	b.w	8002976 <HAL_TIM_IRQHandler>
 80040f6:	bf00      	nop
 80040f8:	20000b34 	.word	0x20000b34

080040fc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80040fc:	4b0f      	ldr	r3, [pc, #60]	; (800413c <SystemInit+0x40>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	f042 0201 	orr.w	r2, r2, #1
 8004104:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004106:	6859      	ldr	r1, [r3, #4]
 8004108:	4a0d      	ldr	r2, [pc, #52]	; (8004140 <SystemInit+0x44>)
 800410a:	400a      	ands	r2, r1
 800410c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004114:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004118:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004120:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004122:	685a      	ldr	r2, [r3, #4]
 8004124:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004128:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800412a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800412e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004130:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004134:	4b03      	ldr	r3, [pc, #12]	; (8004144 <SystemInit+0x48>)
 8004136:	609a      	str	r2, [r3, #8]
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40021000 	.word	0x40021000
 8004140:	f8ff0000 	.word	0xf8ff0000
 8004144:	e000ed00 	.word	0xe000ed00

08004148 <delay_us>:
void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	// c8t6 n=7
	for(;count!=0;count--)
 8004148:	b900      	cbnz	r0, 800414c <delay_us+0x4>
	for(n=0;n<7;n++) asm volatile("NOP");
}
 800414a:	4770      	bx	lr
 800414c:	2307      	movs	r3, #7
	for(n=0;n<7;n++) asm volatile("NOP");
 800414e:	bf00      	nop
 8004150:	3b01      	subs	r3, #1
 8004152:	d1fc      	bne.n	800414e <delay_us+0x6>
	for(;count!=0;count--)
 8004154:	3801      	subs	r0, #1
 8004156:	b280      	uxth	r0, r0
 8004158:	e7f6      	b.n	8004148 <delay_us>

0800415a <delay_ms>:

void delay_ms(uint16_t count)
{
 800415a:	4602      	mov	r2, r0
 800415c:	b508      	push	{r3, lr}
	for(;count!=0;count--) delay_us(1000);
 800415e:	b902      	cbnz	r2, 8004162 <delay_ms+0x8>
}
 8004160:	bd08      	pop	{r3, pc}
	for(;count!=0;count--) delay_us(1000);
 8004162:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004166:	f7ff ffef 	bl	8004148 <delay_us>
 800416a:	3a01      	subs	r2, #1
 800416c:	b292      	uxth	r2, r2
 800416e:	e7f6      	b.n	800415e <delay_ms+0x4>

08004170 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004170:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004172:	e003      	b.n	800417c <LoopCopyDataInit>

08004174 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004174:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004176:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004178:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800417a:	3104      	adds	r1, #4

0800417c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800417c:	480a      	ldr	r0, [pc, #40]	; (80041a8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800417e:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004180:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004182:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004184:	d3f6      	bcc.n	8004174 <CopyDataInit>
  ldr r2, =_sbss
 8004186:	4a0a      	ldr	r2, [pc, #40]	; (80041b0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004188:	e002      	b.n	8004190 <LoopFillZerobss>

0800418a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800418a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800418c:	f842 3b04 	str.w	r3, [r2], #4

08004190 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004190:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004192:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004194:	d3f9      	bcc.n	800418a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004196:	f7ff ffb1 	bl	80040fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800419a:	f000 f80f 	bl	80041bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800419e:	f7ff fc63 	bl	8003a68 <main>
  bx lr
 80041a2:	4770      	bx	lr
  ldr r3, =_sidata
 80041a4:	080093b4 	.word	0x080093b4
  ldr r0, =_sdata
 80041a8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80041ac:	20000a38 	.word	0x20000a38
  ldr r2, =_sbss
 80041b0:	20000a38 	.word	0x20000a38
  ldr r3, = _ebss
 80041b4:	20000d3c 	.word	0x20000d3c

080041b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80041b8:	e7fe      	b.n	80041b8 <ADC1_2_IRQHandler>
	...

080041bc <__libc_init_array>:
 80041bc:	b570      	push	{r4, r5, r6, lr}
 80041be:	2500      	movs	r5, #0
 80041c0:	4e0c      	ldr	r6, [pc, #48]	; (80041f4 <__libc_init_array+0x38>)
 80041c2:	4c0d      	ldr	r4, [pc, #52]	; (80041f8 <__libc_init_array+0x3c>)
 80041c4:	1ba4      	subs	r4, r4, r6
 80041c6:	10a4      	asrs	r4, r4, #2
 80041c8:	42a5      	cmp	r5, r4
 80041ca:	d109      	bne.n	80041e0 <__libc_init_array+0x24>
 80041cc:	f003 fa56 	bl	800767c <_init>
 80041d0:	2500      	movs	r5, #0
 80041d2:	4e0a      	ldr	r6, [pc, #40]	; (80041fc <__libc_init_array+0x40>)
 80041d4:	4c0a      	ldr	r4, [pc, #40]	; (8004200 <__libc_init_array+0x44>)
 80041d6:	1ba4      	subs	r4, r4, r6
 80041d8:	10a4      	asrs	r4, r4, #2
 80041da:	42a5      	cmp	r5, r4
 80041dc:	d105      	bne.n	80041ea <__libc_init_array+0x2e>
 80041de:	bd70      	pop	{r4, r5, r6, pc}
 80041e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041e4:	4798      	blx	r3
 80041e6:	3501      	adds	r5, #1
 80041e8:	e7ee      	b.n	80041c8 <__libc_init_array+0xc>
 80041ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041ee:	4798      	blx	r3
 80041f0:	3501      	adds	r5, #1
 80041f2:	e7f2      	b.n	80041da <__libc_init_array+0x1e>
 80041f4:	080093a8 	.word	0x080093a8
 80041f8:	080093a8 	.word	0x080093a8
 80041fc:	080093a8 	.word	0x080093a8
 8004200:	080093b0 	.word	0x080093b0

08004204 <memset>:
 8004204:	4603      	mov	r3, r0
 8004206:	4402      	add	r2, r0
 8004208:	4293      	cmp	r3, r2
 800420a:	d100      	bne.n	800420e <memset+0xa>
 800420c:	4770      	bx	lr
 800420e:	f803 1b01 	strb.w	r1, [r3], #1
 8004212:	e7f9      	b.n	8004208 <memset+0x4>

08004214 <srand>:
 8004214:	2200      	movs	r2, #0
 8004216:	4b03      	ldr	r3, [pc, #12]	; (8004224 <srand+0x10>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 800421e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8004222:	4770      	bx	lr
 8004224:	20000088 	.word	0x20000088

08004228 <rand>:
 8004228:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <rand+0x30>)
 800422a:	480c      	ldr	r0, [pc, #48]	; (800425c <rand+0x34>)
 800422c:	6819      	ldr	r1, [r3, #0]
 800422e:	b530      	push	{r4, r5, lr}
 8004230:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 8004234:	f8d1 30ac 	ldr.w	r3, [r1, #172]	; 0xac
 8004238:	4350      	muls	r0, r2
 800423a:	4c09      	ldr	r4, [pc, #36]	; (8004260 <rand+0x38>)
 800423c:	fb04 0003 	mla	r0, r4, r3, r0
 8004240:	fba2 2304 	umull	r2, r3, r2, r4
 8004244:	4403      	add	r3, r0
 8004246:	1c54      	adds	r4, r2, #1
 8004248:	f143 0500 	adc.w	r5, r3, #0
 800424c:	e9c1 452a 	strd	r4, r5, [r1, #168]	; 0xa8
 8004250:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8004254:	bd30      	pop	{r4, r5, pc}
 8004256:	bf00      	nop
 8004258:	20000088 	.word	0x20000088
 800425c:	5851f42d 	.word	0x5851f42d
 8004260:	4c957f2d 	.word	0x4c957f2d

08004264 <sprintf>:
 8004264:	b40e      	push	{r1, r2, r3}
 8004266:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800426a:	b500      	push	{lr}
 800426c:	b09c      	sub	sp, #112	; 0x70
 800426e:	ab1d      	add	r3, sp, #116	; 0x74
 8004270:	9002      	str	r0, [sp, #8]
 8004272:	9006      	str	r0, [sp, #24]
 8004274:	9107      	str	r1, [sp, #28]
 8004276:	9104      	str	r1, [sp, #16]
 8004278:	4808      	ldr	r0, [pc, #32]	; (800429c <sprintf+0x38>)
 800427a:	4909      	ldr	r1, [pc, #36]	; (80042a0 <sprintf+0x3c>)
 800427c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004280:	9105      	str	r1, [sp, #20]
 8004282:	6800      	ldr	r0, [r0, #0]
 8004284:	a902      	add	r1, sp, #8
 8004286:	9301      	str	r3, [sp, #4]
 8004288:	f000 f80c 	bl	80042a4 <_svfprintf_r>
 800428c:	2200      	movs	r2, #0
 800428e:	9b02      	ldr	r3, [sp, #8]
 8004290:	701a      	strb	r2, [r3, #0]
 8004292:	b01c      	add	sp, #112	; 0x70
 8004294:	f85d eb04 	ldr.w	lr, [sp], #4
 8004298:	b003      	add	sp, #12
 800429a:	4770      	bx	lr
 800429c:	20000088 	.word	0x20000088
 80042a0:	ffff0208 	.word	0xffff0208

080042a4 <_svfprintf_r>:
 80042a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042a8:	b0d5      	sub	sp, #340	; 0x154
 80042aa:	4689      	mov	r9, r1
 80042ac:	4693      	mov	fp, r2
 80042ae:	461e      	mov	r6, r3
 80042b0:	9007      	str	r0, [sp, #28]
 80042b2:	f002 f96b 	bl	800658c <_localeconv_r>
 80042b6:	6803      	ldr	r3, [r0, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	931a      	str	r3, [sp, #104]	; 0x68
 80042bc:	f7fb ff48 	bl	8000150 <strlen>
 80042c0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80042c4:	900f      	str	r0, [sp, #60]	; 0x3c
 80042c6:	0618      	lsls	r0, r3, #24
 80042c8:	d518      	bpl.n	80042fc <_svfprintf_r+0x58>
 80042ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80042ce:	b9ab      	cbnz	r3, 80042fc <_svfprintf_r+0x58>
 80042d0:	2140      	movs	r1, #64	; 0x40
 80042d2:	9807      	ldr	r0, [sp, #28]
 80042d4:	f002 f96a 	bl	80065ac <_malloc_r>
 80042d8:	f8c9 0000 	str.w	r0, [r9]
 80042dc:	f8c9 0010 	str.w	r0, [r9, #16]
 80042e0:	b948      	cbnz	r0, 80042f6 <_svfprintf_r+0x52>
 80042e2:	230c      	movs	r3, #12
 80042e4:	9a07      	ldr	r2, [sp, #28]
 80042e6:	6013      	str	r3, [r2, #0]
 80042e8:	f04f 33ff 	mov.w	r3, #4294967295
 80042ec:	9310      	str	r3, [sp, #64]	; 0x40
 80042ee:	9810      	ldr	r0, [sp, #64]	; 0x40
 80042f0:	b055      	add	sp, #340	; 0x154
 80042f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042f6:	2340      	movs	r3, #64	; 0x40
 80042f8:	f8c9 3014 	str.w	r3, [r9, #20]
 80042fc:	2300      	movs	r3, #0
 80042fe:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 8004302:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 8004306:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 800430a:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 800430e:	ac2b      	add	r4, sp, #172	; 0xac
 8004310:	9428      	str	r4, [sp, #160]	; 0xa0
 8004312:	9308      	str	r3, [sp, #32]
 8004314:	930d      	str	r3, [sp, #52]	; 0x34
 8004316:	9316      	str	r3, [sp, #88]	; 0x58
 8004318:	931d      	str	r3, [sp, #116]	; 0x74
 800431a:	9310      	str	r3, [sp, #64]	; 0x40
 800431c:	465d      	mov	r5, fp
 800431e:	462b      	mov	r3, r5
 8004320:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004324:	b112      	cbz	r2, 800432c <_svfprintf_r+0x88>
 8004326:	2a25      	cmp	r2, #37	; 0x25
 8004328:	f040 80e4 	bne.w	80044f4 <_svfprintf_r+0x250>
 800432c:	ebb5 070b 	subs.w	r7, r5, fp
 8004330:	d00e      	beq.n	8004350 <_svfprintf_r+0xac>
 8004332:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004334:	e9c4 b700 	strd	fp, r7, [r4]
 8004338:	443b      	add	r3, r7
 800433a:	932a      	str	r3, [sp, #168]	; 0xa8
 800433c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800433e:	3301      	adds	r3, #1
 8004340:	2b07      	cmp	r3, #7
 8004342:	9329      	str	r3, [sp, #164]	; 0xa4
 8004344:	f300 80d8 	bgt.w	80044f8 <_svfprintf_r+0x254>
 8004348:	3408      	adds	r4, #8
 800434a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800434c:	443b      	add	r3, r7
 800434e:	9310      	str	r3, [sp, #64]	; 0x40
 8004350:	782b      	ldrb	r3, [r5, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	f001 81a4 	beq.w	80056a0 <_svfprintf_r+0x13fc>
 8004358:	1c6b      	adds	r3, r5, #1
 800435a:	930e      	str	r3, [sp, #56]	; 0x38
 800435c:	2300      	movs	r3, #0
 800435e:	f04f 35ff 	mov.w	r5, #4294967295
 8004362:	469a      	mov	sl, r3
 8004364:	270a      	movs	r7, #10
 8004366:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 800436a:	9311      	str	r3, [sp, #68]	; 0x44
 800436c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	930a      	str	r3, [sp, #40]	; 0x28
 8004372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004374:	3301      	adds	r3, #1
 8004376:	930e      	str	r3, [sp, #56]	; 0x38
 8004378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800437a:	3b20      	subs	r3, #32
 800437c:	2b5a      	cmp	r3, #90	; 0x5a
 800437e:	f200 8614 	bhi.w	8004faa <_svfprintf_r+0xd06>
 8004382:	a201      	add	r2, pc, #4	; (adr r2, 8004388 <_svfprintf_r+0xe4>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	0800458b 	.word	0x0800458b
 800438c:	08004fab 	.word	0x08004fab
 8004390:	08004fab 	.word	0x08004fab
 8004394:	0800459d 	.word	0x0800459d
 8004398:	08004fab 	.word	0x08004fab
 800439c:	08004fab 	.word	0x08004fab
 80043a0:	08004fab 	.word	0x08004fab
 80043a4:	08004551 	.word	0x08004551
 80043a8:	08004fab 	.word	0x08004fab
 80043ac:	08004fab 	.word	0x08004fab
 80043b0:	080045a3 	.word	0x080045a3
 80043b4:	080045b9 	.word	0x080045b9
 80043b8:	08004fab 	.word	0x08004fab
 80043bc:	080045b3 	.word	0x080045b3
 80043c0:	080045bd 	.word	0x080045bd
 80043c4:	08004fab 	.word	0x08004fab
 80043c8:	080045ef 	.word	0x080045ef
 80043cc:	080045f5 	.word	0x080045f5
 80043d0:	080045f5 	.word	0x080045f5
 80043d4:	080045f5 	.word	0x080045f5
 80043d8:	080045f5 	.word	0x080045f5
 80043dc:	080045f5 	.word	0x080045f5
 80043e0:	080045f5 	.word	0x080045f5
 80043e4:	080045f5 	.word	0x080045f5
 80043e8:	080045f5 	.word	0x080045f5
 80043ec:	080045f5 	.word	0x080045f5
 80043f0:	08004fab 	.word	0x08004fab
 80043f4:	08004fab 	.word	0x08004fab
 80043f8:	08004fab 	.word	0x08004fab
 80043fc:	08004fab 	.word	0x08004fab
 8004400:	08004fab 	.word	0x08004fab
 8004404:	08004fab 	.word	0x08004fab
 8004408:	08004fab 	.word	0x08004fab
 800440c:	080046e3 	.word	0x080046e3
 8004410:	08004fab 	.word	0x08004fab
 8004414:	0800464f 	.word	0x0800464f
 8004418:	08004671 	.word	0x08004671
 800441c:	080046e3 	.word	0x080046e3
 8004420:	080046e3 	.word	0x080046e3
 8004424:	080046e3 	.word	0x080046e3
 8004428:	08004fab 	.word	0x08004fab
 800442c:	08004fab 	.word	0x08004fab
 8004430:	08004fab 	.word	0x08004fab
 8004434:	08004fab 	.word	0x08004fab
 8004438:	08004615 	.word	0x08004615
 800443c:	08004fab 	.word	0x08004fab
 8004440:	08004fab 	.word	0x08004fab
 8004444:	08004bb1 	.word	0x08004bb1
 8004448:	08004fab 	.word	0x08004fab
 800444c:	08004fab 	.word	0x08004fab
 8004450:	08004fab 	.word	0x08004fab
 8004454:	08004c3d 	.word	0x08004c3d
 8004458:	08004fab 	.word	0x08004fab
 800445c:	08004e19 	.word	0x08004e19
 8004460:	08004fab 	.word	0x08004fab
 8004464:	08004fab 	.word	0x08004fab
 8004468:	08004511 	.word	0x08004511
 800446c:	08004fab 	.word	0x08004fab
 8004470:	08004fab 	.word	0x08004fab
 8004474:	08004fab 	.word	0x08004fab
 8004478:	08004fab 	.word	0x08004fab
 800447c:	08004fab 	.word	0x08004fab
 8004480:	08004fab 	.word	0x08004fab
 8004484:	08004fab 	.word	0x08004fab
 8004488:	08004fab 	.word	0x08004fab
 800448c:	080046e3 	.word	0x080046e3
 8004490:	08004fab 	.word	0x08004fab
 8004494:	0800464f 	.word	0x0800464f
 8004498:	08004675 	.word	0x08004675
 800449c:	080046e3 	.word	0x080046e3
 80044a0:	080046e3 	.word	0x080046e3
 80044a4:	080046e3 	.word	0x080046e3
 80044a8:	0800461b 	.word	0x0800461b
 80044ac:	08004675 	.word	0x08004675
 80044b0:	08004643 	.word	0x08004643
 80044b4:	08004fab 	.word	0x08004fab
 80044b8:	08004635 	.word	0x08004635
 80044bc:	08004fab 	.word	0x08004fab
 80044c0:	08004b6b 	.word	0x08004b6b
 80044c4:	08004bb5 	.word	0x08004bb5
 80044c8:	08004c1d 	.word	0x08004c1d
 80044cc:	08004643 	.word	0x08004643
 80044d0:	08004fab 	.word	0x08004fab
 80044d4:	08004c3d 	.word	0x08004c3d
 80044d8:	0800436d 	.word	0x0800436d
 80044dc:	08004e1d 	.word	0x08004e1d
 80044e0:	08004fab 	.word	0x08004fab
 80044e4:	08004fab 	.word	0x08004fab
 80044e8:	08004e5b 	.word	0x08004e5b
 80044ec:	08004fab 	.word	0x08004fab
 80044f0:	0800436d 	.word	0x0800436d
 80044f4:	461d      	mov	r5, r3
 80044f6:	e712      	b.n	800431e <_svfprintf_r+0x7a>
 80044f8:	aa28      	add	r2, sp, #160	; 0xa0
 80044fa:	4649      	mov	r1, r9
 80044fc:	9807      	ldr	r0, [sp, #28]
 80044fe:	f002 fdba 	bl	8007076 <__ssprint_r>
 8004502:	2800      	cmp	r0, #0
 8004504:	f040 8157 	bne.w	80047b6 <_svfprintf_r+0x512>
 8004508:	ac2b      	add	r4, sp, #172	; 0xac
 800450a:	e71e      	b.n	800434a <_svfprintf_r+0xa6>
 800450c:	461e      	mov	r6, r3
 800450e:	e72d      	b.n	800436c <_svfprintf_r+0xc8>
 8004510:	4bad      	ldr	r3, [pc, #692]	; (80047c8 <_svfprintf_r+0x524>)
 8004512:	f01a 0f20 	tst.w	sl, #32
 8004516:	931c      	str	r3, [sp, #112]	; 0x70
 8004518:	f000 84a2 	beq.w	8004e60 <_svfprintf_r+0xbbc>
 800451c:	3607      	adds	r6, #7
 800451e:	f026 0607 	bic.w	r6, r6, #7
 8004522:	f106 0308 	add.w	r3, r6, #8
 8004526:	930c      	str	r3, [sp, #48]	; 0x30
 8004528:	e9d6 6700 	ldrd	r6, r7, [r6]
 800452c:	f01a 0f01 	tst.w	sl, #1
 8004530:	d00a      	beq.n	8004548 <_svfprintf_r+0x2a4>
 8004532:	ea56 0307 	orrs.w	r3, r6, r7
 8004536:	d007      	beq.n	8004548 <_svfprintf_r+0x2a4>
 8004538:	2330      	movs	r3, #48	; 0x30
 800453a:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800453e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004540:	f04a 0a02 	orr.w	sl, sl, #2
 8004544:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8004548:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800454c:	2302      	movs	r3, #2
 800454e:	e33f      	b.n	8004bd0 <_svfprintf_r+0x92c>
 8004550:	9807      	ldr	r0, [sp, #28]
 8004552:	f002 f81b 	bl	800658c <_localeconv_r>
 8004556:	6843      	ldr	r3, [r0, #4]
 8004558:	4618      	mov	r0, r3
 800455a:	931d      	str	r3, [sp, #116]	; 0x74
 800455c:	f7fb fdf8 	bl	8000150 <strlen>
 8004560:	9016      	str	r0, [sp, #88]	; 0x58
 8004562:	9807      	ldr	r0, [sp, #28]
 8004564:	f002 f812 	bl	800658c <_localeconv_r>
 8004568:	6883      	ldr	r3, [r0, #8]
 800456a:	930d      	str	r3, [sp, #52]	; 0x34
 800456c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800456e:	2b00      	cmp	r3, #0
 8004570:	f43f aefc 	beq.w	800436c <_svfprintf_r+0xc8>
 8004574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004576:	2b00      	cmp	r3, #0
 8004578:	f43f aef8 	beq.w	800436c <_svfprintf_r+0xc8>
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	f43f aef4 	beq.w	800436c <_svfprintf_r+0xc8>
 8004584:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8004588:	e6f0      	b.n	800436c <_svfprintf_r+0xc8>
 800458a:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 800458e:	2b00      	cmp	r3, #0
 8004590:	f47f aeec 	bne.w	800436c <_svfprintf_r+0xc8>
 8004594:	2320      	movs	r3, #32
 8004596:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 800459a:	e6e7      	b.n	800436c <_svfprintf_r+0xc8>
 800459c:	f04a 0a01 	orr.w	sl, sl, #1
 80045a0:	e6e4      	b.n	800436c <_svfprintf_r+0xc8>
 80045a2:	6832      	ldr	r2, [r6, #0]
 80045a4:	1d33      	adds	r3, r6, #4
 80045a6:	2a00      	cmp	r2, #0
 80045a8:	9211      	str	r2, [sp, #68]	; 0x44
 80045aa:	daaf      	bge.n	800450c <_svfprintf_r+0x268>
 80045ac:	461e      	mov	r6, r3
 80045ae:	4252      	negs	r2, r2
 80045b0:	9211      	str	r2, [sp, #68]	; 0x44
 80045b2:	f04a 0a04 	orr.w	sl, sl, #4
 80045b6:	e6d9      	b.n	800436c <_svfprintf_r+0xc8>
 80045b8:	232b      	movs	r3, #43	; 0x2b
 80045ba:	e7ec      	b.n	8004596 <_svfprintf_r+0x2f2>
 80045bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045c0:	7812      	ldrb	r2, [r2, #0]
 80045c2:	3301      	adds	r3, #1
 80045c4:	2a2a      	cmp	r2, #42	; 0x2a
 80045c6:	920a      	str	r2, [sp, #40]	; 0x28
 80045c8:	d10f      	bne.n	80045ea <_svfprintf_r+0x346>
 80045ca:	6835      	ldr	r5, [r6, #0]
 80045cc:	930e      	str	r3, [sp, #56]	; 0x38
 80045ce:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80045d2:	3604      	adds	r6, #4
 80045d4:	e6ca      	b.n	800436c <_svfprintf_r+0xc8>
 80045d6:	fb07 2505 	mla	r5, r7, r5, r2
 80045da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045de:	920a      	str	r2, [sp, #40]	; 0x28
 80045e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045e2:	3a30      	subs	r2, #48	; 0x30
 80045e4:	2a09      	cmp	r2, #9
 80045e6:	d9f6      	bls.n	80045d6 <_svfprintf_r+0x332>
 80045e8:	e6c5      	b.n	8004376 <_svfprintf_r+0xd2>
 80045ea:	2500      	movs	r5, #0
 80045ec:	e7f8      	b.n	80045e0 <_svfprintf_r+0x33c>
 80045ee:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80045f2:	e6bb      	b.n	800436c <_svfprintf_r+0xc8>
 80045f4:	2200      	movs	r2, #0
 80045f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045f8:	9211      	str	r2, [sp, #68]	; 0x44
 80045fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045fc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80045fe:	3a30      	subs	r2, #48	; 0x30
 8004600:	fb07 2201 	mla	r2, r7, r1, r2
 8004604:	9211      	str	r2, [sp, #68]	; 0x44
 8004606:	f813 2b01 	ldrb.w	r2, [r3], #1
 800460a:	920a      	str	r2, [sp, #40]	; 0x28
 800460c:	3a30      	subs	r2, #48	; 0x30
 800460e:	2a09      	cmp	r2, #9
 8004610:	d9f3      	bls.n	80045fa <_svfprintf_r+0x356>
 8004612:	e6b0      	b.n	8004376 <_svfprintf_r+0xd2>
 8004614:	f04a 0a08 	orr.w	sl, sl, #8
 8004618:	e6a8      	b.n	800436c <_svfprintf_r+0xc8>
 800461a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	2b68      	cmp	r3, #104	; 0x68
 8004620:	bf01      	itttt	eq
 8004622:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8004624:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8004628:	3301      	addeq	r3, #1
 800462a:	930e      	streq	r3, [sp, #56]	; 0x38
 800462c:	bf18      	it	ne
 800462e:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8004632:	e69b      	b.n	800436c <_svfprintf_r+0xc8>
 8004634:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	2b6c      	cmp	r3, #108	; 0x6c
 800463a:	d105      	bne.n	8004648 <_svfprintf_r+0x3a4>
 800463c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800463e:	3301      	adds	r3, #1
 8004640:	930e      	str	r3, [sp, #56]	; 0x38
 8004642:	f04a 0a20 	orr.w	sl, sl, #32
 8004646:	e691      	b.n	800436c <_svfprintf_r+0xc8>
 8004648:	f04a 0a10 	orr.w	sl, sl, #16
 800464c:	e68e      	b.n	800436c <_svfprintf_r+0xc8>
 800464e:	2000      	movs	r0, #0
 8004650:	1d33      	adds	r3, r6, #4
 8004652:	930c      	str	r3, [sp, #48]	; 0x30
 8004654:	6833      	ldr	r3, [r6, #0]
 8004656:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 800465a:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 800465e:	4680      	mov	r8, r0
 8004660:	2501      	movs	r5, #1
 8004662:	9012      	str	r0, [sp, #72]	; 0x48
 8004664:	4607      	mov	r7, r0
 8004666:	900b      	str	r0, [sp, #44]	; 0x2c
 8004668:	4606      	mov	r6, r0
 800466a:	f10d 0bec 	add.w	fp, sp, #236	; 0xec
 800466e:	e2fe      	b.n	8004c6e <_svfprintf_r+0x9ca>
 8004670:	f04a 0a10 	orr.w	sl, sl, #16
 8004674:	f01a 0f20 	tst.w	sl, #32
 8004678:	d020      	beq.n	80046bc <_svfprintf_r+0x418>
 800467a:	3607      	adds	r6, #7
 800467c:	f026 0607 	bic.w	r6, r6, #7
 8004680:	f106 0308 	add.w	r3, r6, #8
 8004684:	930c      	str	r3, [sp, #48]	; 0x30
 8004686:	e9d6 6700 	ldrd	r6, r7, [r6]
 800468a:	2e00      	cmp	r6, #0
 800468c:	f177 0300 	sbcs.w	r3, r7, #0
 8004690:	da05      	bge.n	800469e <_svfprintf_r+0x3fa>
 8004692:	232d      	movs	r3, #45	; 0x2d
 8004694:	4276      	negs	r6, r6
 8004696:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800469a:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 800469e:	1c6b      	adds	r3, r5, #1
 80046a0:	f040 83f1 	bne.w	8004e86 <_svfprintf_r+0xbe2>
 80046a4:	2f00      	cmp	r7, #0
 80046a6:	bf08      	it	eq
 80046a8:	2e0a      	cmpeq	r6, #10
 80046aa:	f080 8423 	bcs.w	8004ef4 <_svfprintf_r+0xc50>
 80046ae:	3630      	adds	r6, #48	; 0x30
 80046b0:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 80046b4:	f80b 6d01 	strb.w	r6, [fp, #-1]!
 80046b8:	f000 bc08 	b.w	8004ecc <_svfprintf_r+0xc28>
 80046bc:	1d33      	adds	r3, r6, #4
 80046be:	f01a 0f10 	tst.w	sl, #16
 80046c2:	930c      	str	r3, [sp, #48]	; 0x30
 80046c4:	d002      	beq.n	80046cc <_svfprintf_r+0x428>
 80046c6:	6836      	ldr	r6, [r6, #0]
 80046c8:	17f7      	asrs	r7, r6, #31
 80046ca:	e7de      	b.n	800468a <_svfprintf_r+0x3e6>
 80046cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80046d0:	6836      	ldr	r6, [r6, #0]
 80046d2:	d001      	beq.n	80046d8 <_svfprintf_r+0x434>
 80046d4:	b236      	sxth	r6, r6
 80046d6:	e7f7      	b.n	80046c8 <_svfprintf_r+0x424>
 80046d8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80046dc:	bf18      	it	ne
 80046de:	b276      	sxtbne	r6, r6
 80046e0:	e7f2      	b.n	80046c8 <_svfprintf_r+0x424>
 80046e2:	3607      	adds	r6, #7
 80046e4:	f026 0607 	bic.w	r6, r6, #7
 80046e8:	f106 0308 	add.w	r3, r6, #8
 80046ec:	930c      	str	r3, [sp, #48]	; 0x30
 80046ee:	6833      	ldr	r3, [r6, #0]
 80046f0:	f04f 32ff 	mov.w	r2, #4294967295
 80046f4:	9314      	str	r3, [sp, #80]	; 0x50
 80046f6:	6873      	ldr	r3, [r6, #4]
 80046f8:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80046fa:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80046fe:	9313      	str	r3, [sp, #76]	; 0x4c
 8004700:	4638      	mov	r0, r7
 8004702:	4b32      	ldr	r3, [pc, #200]	; (80047cc <_svfprintf_r+0x528>)
 8004704:	4631      	mov	r1, r6
 8004706:	f7fc f981 	bl	8000a0c <__aeabi_dcmpun>
 800470a:	bb00      	cbnz	r0, 800474e <_svfprintf_r+0x4aa>
 800470c:	f04f 32ff 	mov.w	r2, #4294967295
 8004710:	4b2e      	ldr	r3, [pc, #184]	; (80047cc <_svfprintf_r+0x528>)
 8004712:	4638      	mov	r0, r7
 8004714:	4631      	mov	r1, r6
 8004716:	f7fc f95b 	bl	80009d0 <__aeabi_dcmple>
 800471a:	b9c0      	cbnz	r0, 800474e <_svfprintf_r+0x4aa>
 800471c:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004720:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004724:	f7fc f94a 	bl	80009bc <__aeabi_dcmplt>
 8004728:	b110      	cbz	r0, 8004730 <_svfprintf_r+0x48c>
 800472a:	232d      	movs	r3, #45	; 0x2d
 800472c:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8004730:	4a27      	ldr	r2, [pc, #156]	; (80047d0 <_svfprintf_r+0x52c>)
 8004732:	4b28      	ldr	r3, [pc, #160]	; (80047d4 <_svfprintf_r+0x530>)
 8004734:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004736:	f04f 0800 	mov.w	r8, #0
 800473a:	2947      	cmp	r1, #71	; 0x47
 800473c:	bfcc      	ite	gt
 800473e:	4693      	movgt	fp, r2
 8004740:	469b      	movle	fp, r3
 8004742:	2503      	movs	r5, #3
 8004744:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004748:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 800474c:	e3c4      	b.n	8004ed8 <_svfprintf_r+0xc34>
 800474e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004752:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8004756:	f7fc f959 	bl	8000a0c <__aeabi_dcmpun>
 800475a:	4680      	mov	r8, r0
 800475c:	b140      	cbz	r0, 8004770 <_svfprintf_r+0x4cc>
 800475e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004760:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <_svfprintf_r+0x534>)
 8004762:	2b00      	cmp	r3, #0
 8004764:	bfbc      	itt	lt
 8004766:	232d      	movlt	r3, #45	; 0x2d
 8004768:	f88d 3083 	strblt.w	r3, [sp, #131]	; 0x83
 800476c:	4b1b      	ldr	r3, [pc, #108]	; (80047dc <_svfprintf_r+0x538>)
 800476e:	e7e1      	b.n	8004734 <_svfprintf_r+0x490>
 8004770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004772:	f023 0320 	bic.w	r3, r3, #32
 8004776:	2b41      	cmp	r3, #65	; 0x41
 8004778:	930b      	str	r3, [sp, #44]	; 0x2c
 800477a:	d131      	bne.n	80047e0 <_svfprintf_r+0x53c>
 800477c:	2330      	movs	r3, #48	; 0x30
 800477e:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8004782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004784:	f04a 0a02 	orr.w	sl, sl, #2
 8004788:	2b61      	cmp	r3, #97	; 0x61
 800478a:	bf14      	ite	ne
 800478c:	2358      	movne	r3, #88	; 0x58
 800478e:	2378      	moveq	r3, #120	; 0x78
 8004790:	2d63      	cmp	r5, #99	; 0x63
 8004792:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8004796:	f340 8111 	ble.w	80049bc <_svfprintf_r+0x718>
 800479a:	1c69      	adds	r1, r5, #1
 800479c:	9807      	ldr	r0, [sp, #28]
 800479e:	f001 ff05 	bl	80065ac <_malloc_r>
 80047a2:	4683      	mov	fp, r0
 80047a4:	2800      	cmp	r0, #0
 80047a6:	f040 810c 	bne.w	80049c2 <_svfprintf_r+0x71e>
 80047aa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80047ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047b2:	f8a9 300c 	strh.w	r3, [r9, #12]
 80047b6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80047ba:	f013 0f40 	tst.w	r3, #64	; 0x40
 80047be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80047c0:	bf18      	it	ne
 80047c2:	f04f 33ff 	movne.w	r3, #4294967295
 80047c6:	e591      	b.n	80042ec <_svfprintf_r+0x48>
 80047c8:	08009151 	.word	0x08009151
 80047cc:	7fefffff 	.word	0x7fefffff
 80047d0:	08009134 	.word	0x08009134
 80047d4:	08009130 	.word	0x08009130
 80047d8:	0800913c 	.word	0x0800913c
 80047dc:	08009138 	.word	0x08009138
 80047e0:	1c69      	adds	r1, r5, #1
 80047e2:	f000 80f0 	beq.w	80049c6 <_svfprintf_r+0x722>
 80047e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047e8:	2b47      	cmp	r3, #71	; 0x47
 80047ea:	d102      	bne.n	80047f2 <_svfprintf_r+0x54e>
 80047ec:	2d00      	cmp	r5, #0
 80047ee:	f000 80ec 	beq.w	80049ca <_svfprintf_r+0x726>
 80047f2:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80047f6:	9315      	str	r3, [sp, #84]	; 0x54
 80047f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80047fa:	1e1e      	subs	r6, r3, #0
 80047fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80047fe:	9308      	str	r3, [sp, #32]
 8004800:	bfb7      	itett	lt
 8004802:	4633      	movlt	r3, r6
 8004804:	2300      	movge	r3, #0
 8004806:	f103 4600 	addlt.w	r6, r3, #2147483648	; 0x80000000
 800480a:	232d      	movlt	r3, #45	; 0x2d
 800480c:	9319      	str	r3, [sp, #100]	; 0x64
 800480e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004810:	2b41      	cmp	r3, #65	; 0x41
 8004812:	f040 80eb 	bne.w	80049ec <_svfprintf_r+0x748>
 8004816:	aa22      	add	r2, sp, #136	; 0x88
 8004818:	9808      	ldr	r0, [sp, #32]
 800481a:	4631      	mov	r1, r6
 800481c:	f002 fbd4 	bl	8006fc8 <frexp>
 8004820:	2200      	movs	r2, #0
 8004822:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004826:	f7fb fe57 	bl	80004d8 <__aeabi_dmul>
 800482a:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 800482e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004832:	f7fc f8b9 	bl	80009a8 <__aeabi_dcmpeq>
 8004836:	b108      	cbz	r0, 800483c <_svfprintf_r+0x598>
 8004838:	2301      	movs	r3, #1
 800483a:	9322      	str	r3, [sp, #136]	; 0x88
 800483c:	4fac      	ldr	r7, [pc, #688]	; (8004af0 <_svfprintf_r+0x84c>)
 800483e:	4bad      	ldr	r3, [pc, #692]	; (8004af4 <_svfprintf_r+0x850>)
 8004840:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004842:	465e      	mov	r6, fp
 8004844:	2a61      	cmp	r2, #97	; 0x61
 8004846:	bf08      	it	eq
 8004848:	461f      	moveq	r7, r3
 800484a:	9712      	str	r7, [sp, #72]	; 0x48
 800484c:	1e6f      	subs	r7, r5, #1
 800484e:	2200      	movs	r2, #0
 8004850:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004854:	4ba8      	ldr	r3, [pc, #672]	; (8004af8 <_svfprintf_r+0x854>)
 8004856:	f7fb fe3f 	bl	80004d8 <__aeabi_dmul>
 800485a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800485e:	f7fc f8eb 	bl	8000a38 <__aeabi_d2iz>
 8004862:	901e      	str	r0, [sp, #120]	; 0x78
 8004864:	f7fb fdce 	bl	8000404 <__aeabi_i2d>
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004870:	f7fb fc7a 	bl	8000168 <__aeabi_dsub>
 8004874:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004876:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004878:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800487c:	5c9b      	ldrb	r3, [r3, r2]
 800487e:	1c7a      	adds	r2, r7, #1
 8004880:	f806 3b01 	strb.w	r3, [r6], #1
 8004884:	971f      	str	r7, [sp, #124]	; 0x7c
 8004886:	d006      	beq.n	8004896 <_svfprintf_r+0x5f2>
 8004888:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 800488c:	3f01      	subs	r7, #1
 800488e:	f7fc f88b 	bl	80009a8 <__aeabi_dcmpeq>
 8004892:	2800      	cmp	r0, #0
 8004894:	d0db      	beq.n	800484e <_svfprintf_r+0x5aa>
 8004896:	2200      	movs	r2, #0
 8004898:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800489c:	4b97      	ldr	r3, [pc, #604]	; (8004afc <_svfprintf_r+0x858>)
 800489e:	f7fc f8ab 	bl	80009f8 <__aeabi_dcmpgt>
 80048a2:	b960      	cbnz	r0, 80048be <_svfprintf_r+0x61a>
 80048a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80048a8:	2200      	movs	r2, #0
 80048aa:	4b94      	ldr	r3, [pc, #592]	; (8004afc <_svfprintf_r+0x858>)
 80048ac:	f7fc f87c 	bl	80009a8 <__aeabi_dcmpeq>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	f000 8096 	beq.w	80049e2 <_svfprintf_r+0x73e>
 80048b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80048b8:	07db      	lsls	r3, r3, #31
 80048ba:	f140 8092 	bpl.w	80049e2 <_svfprintf_r+0x73e>
 80048be:	2030      	movs	r0, #48	; 0x30
 80048c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80048c2:	9626      	str	r6, [sp, #152]	; 0x98
 80048c4:	7bd9      	ldrb	r1, [r3, #15]
 80048c6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80048c8:	1e53      	subs	r3, r2, #1
 80048ca:	9326      	str	r3, [sp, #152]	; 0x98
 80048cc:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80048d0:	428b      	cmp	r3, r1
 80048d2:	d07d      	beq.n	80049d0 <_svfprintf_r+0x72c>
 80048d4:	2b39      	cmp	r3, #57	; 0x39
 80048d6:	bf0b      	itete	eq
 80048d8:	9b12      	ldreq	r3, [sp, #72]	; 0x48
 80048da:	3301      	addne	r3, #1
 80048dc:	7a9b      	ldrbeq	r3, [r3, #10]
 80048de:	b2db      	uxtbne	r3, r3
 80048e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80048e4:	4633      	mov	r3, r6
 80048e6:	eba3 030b 	sub.w	r3, r3, fp
 80048ea:	9308      	str	r3, [sp, #32]
 80048ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048ee:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80048f0:	2b47      	cmp	r3, #71	; 0x47
 80048f2:	f040 80c7 	bne.w	8004a84 <_svfprintf_r+0x7e0>
 80048f6:	1cf7      	adds	r7, r6, #3
 80048f8:	db02      	blt.n	8004900 <_svfprintf_r+0x65c>
 80048fa:	42b5      	cmp	r5, r6
 80048fc:	f280 80ed 	bge.w	8004ada <_svfprintf_r+0x836>
 8004900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004902:	3b02      	subs	r3, #2
 8004904:	930a      	str	r3, [sp, #40]	; 0x28
 8004906:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004908:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800490c:	f021 0120 	bic.w	r1, r1, #32
 8004910:	2941      	cmp	r1, #65	; 0x41
 8004912:	bf08      	it	eq
 8004914:	320f      	addeq	r2, #15
 8004916:	f106 33ff 	add.w	r3, r6, #4294967295
 800491a:	bf06      	itte	eq
 800491c:	b2d2      	uxtbeq	r2, r2
 800491e:	2101      	moveq	r1, #1
 8004920:	2100      	movne	r1, #0
 8004922:	2b00      	cmp	r3, #0
 8004924:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8004928:	bfb4      	ite	lt
 800492a:	222d      	movlt	r2, #45	; 0x2d
 800492c:	222b      	movge	r2, #43	; 0x2b
 800492e:	9322      	str	r3, [sp, #136]	; 0x88
 8004930:	bfb8      	it	lt
 8004932:	f1c6 0301 	rsblt	r3, r6, #1
 8004936:	2b09      	cmp	r3, #9
 8004938:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 800493c:	f340 80b9 	ble.w	8004ab2 <_svfprintf_r+0x80e>
 8004940:	250a      	movs	r5, #10
 8004942:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 8004946:	fb93 f0f5 	sdiv	r0, r3, r5
 800494a:	fb05 3310 	mls	r3, r5, r0, r3
 800494e:	2809      	cmp	r0, #9
 8004950:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8004954:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004958:	f102 31ff 	add.w	r1, r2, #4294967295
 800495c:	4603      	mov	r3, r0
 800495e:	f300 80a1 	bgt.w	8004aa4 <_svfprintf_r+0x800>
 8004962:	3330      	adds	r3, #48	; 0x30
 8004964:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004968:	3a02      	subs	r2, #2
 800496a:	f10d 0392 	add.w	r3, sp, #146	; 0x92
 800496e:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8004972:	4282      	cmp	r2, r0
 8004974:	4619      	mov	r1, r3
 8004976:	f0c0 8097 	bcc.w	8004aa8 <_svfprintf_r+0x804>
 800497a:	9a08      	ldr	r2, [sp, #32]
 800497c:	ab24      	add	r3, sp, #144	; 0x90
 800497e:	1acb      	subs	r3, r1, r3
 8004980:	2a01      	cmp	r2, #1
 8004982:	931b      	str	r3, [sp, #108]	; 0x6c
 8004984:	eb03 0502 	add.w	r5, r3, r2
 8004988:	dc02      	bgt.n	8004990 <_svfprintf_r+0x6ec>
 800498a:	f01a 0f01 	tst.w	sl, #1
 800498e:	d001      	beq.n	8004994 <_svfprintf_r+0x6f0>
 8004990:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004992:	441d      	add	r5, r3
 8004994:	2700      	movs	r7, #0
 8004996:	463e      	mov	r6, r7
 8004998:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800499c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049a0:	9315      	str	r3, [sp, #84]	; 0x54
 80049a2:	970b      	str	r7, [sp, #44]	; 0x2c
 80049a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 830b 	beq.w	8004fc2 <_svfprintf_r+0xd1e>
 80049ac:	232d      	movs	r3, #45	; 0x2d
 80049ae:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 80049b2:	2300      	movs	r3, #0
 80049b4:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80049b8:	9312      	str	r3, [sp, #72]	; 0x48
 80049ba:	e158      	b.n	8004c6e <_svfprintf_r+0x9ca>
 80049bc:	f10d 0bec 	add.w	fp, sp, #236	; 0xec
 80049c0:	e717      	b.n	80047f2 <_svfprintf_r+0x54e>
 80049c2:	4680      	mov	r8, r0
 80049c4:	e715      	b.n	80047f2 <_svfprintf_r+0x54e>
 80049c6:	2506      	movs	r5, #6
 80049c8:	e713      	b.n	80047f2 <_svfprintf_r+0x54e>
 80049ca:	46a8      	mov	r8, r5
 80049cc:	2501      	movs	r5, #1
 80049ce:	e710      	b.n	80047f2 <_svfprintf_r+0x54e>
 80049d0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80049d4:	e777      	b.n	80048c6 <_svfprintf_r+0x622>
 80049d6:	f803 1b01 	strb.w	r1, [r3], #1
 80049da:	1af2      	subs	r2, r6, r3
 80049dc:	2a00      	cmp	r2, #0
 80049de:	dafa      	bge.n	80049d6 <_svfprintf_r+0x732>
 80049e0:	e781      	b.n	80048e6 <_svfprintf_r+0x642>
 80049e2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80049e4:	4633      	mov	r3, r6
 80049e6:	2130      	movs	r1, #48	; 0x30
 80049e8:	4416      	add	r6, r2
 80049ea:	e7f6      	b.n	80049da <_svfprintf_r+0x736>
 80049ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049ee:	2b46      	cmp	r3, #70	; 0x46
 80049f0:	d004      	beq.n	80049fc <_svfprintf_r+0x758>
 80049f2:	2b45      	cmp	r3, #69	; 0x45
 80049f4:	d140      	bne.n	8004a78 <_svfprintf_r+0x7d4>
 80049f6:	1c6f      	adds	r7, r5, #1
 80049f8:	2302      	movs	r3, #2
 80049fa:	e001      	b.n	8004a00 <_svfprintf_r+0x75c>
 80049fc:	462f      	mov	r7, r5
 80049fe:	2303      	movs	r3, #3
 8004a00:	aa26      	add	r2, sp, #152	; 0x98
 8004a02:	9204      	str	r2, [sp, #16]
 8004a04:	aa23      	add	r2, sp, #140	; 0x8c
 8004a06:	9203      	str	r2, [sp, #12]
 8004a08:	aa22      	add	r2, sp, #136	; 0x88
 8004a0a:	e9cd 7201 	strd	r7, r2, [sp, #4]
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	9a08      	ldr	r2, [sp, #32]
 8004a12:	4633      	mov	r3, r6
 8004a14:	9807      	ldr	r0, [sp, #28]
 8004a16:	f000 fef3 	bl	8005800 <_dtoa_r>
 8004a1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a1c:	4683      	mov	fp, r0
 8004a1e:	2b47      	cmp	r3, #71	; 0x47
 8004a20:	d102      	bne.n	8004a28 <_svfprintf_r+0x784>
 8004a22:	f01a 0f01 	tst.w	sl, #1
 8004a26:	d02b      	beq.n	8004a80 <_svfprintf_r+0x7dc>
 8004a28:	eb0b 0307 	add.w	r3, fp, r7
 8004a2c:	9312      	str	r3, [sp, #72]	; 0x48
 8004a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a30:	2b46      	cmp	r3, #70	; 0x46
 8004a32:	d111      	bne.n	8004a58 <_svfprintf_r+0x7b4>
 8004a34:	f89b 3000 	ldrb.w	r3, [fp]
 8004a38:	2b30      	cmp	r3, #48	; 0x30
 8004a3a:	d109      	bne.n	8004a50 <_svfprintf_r+0x7ac>
 8004a3c:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004a40:	9808      	ldr	r0, [sp, #32]
 8004a42:	4631      	mov	r1, r6
 8004a44:	f7fb ffb0 	bl	80009a8 <__aeabi_dcmpeq>
 8004a48:	b910      	cbnz	r0, 8004a50 <_svfprintf_r+0x7ac>
 8004a4a:	f1c7 0701 	rsb	r7, r7, #1
 8004a4e:	9722      	str	r7, [sp, #136]	; 0x88
 8004a50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a54:	441a      	add	r2, r3
 8004a56:	9212      	str	r2, [sp, #72]	; 0x48
 8004a58:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8004a5c:	9808      	ldr	r0, [sp, #32]
 8004a5e:	4631      	mov	r1, r6
 8004a60:	f7fb ffa2 	bl	80009a8 <__aeabi_dcmpeq>
 8004a64:	b950      	cbnz	r0, 8004a7c <_svfprintf_r+0x7d8>
 8004a66:	2230      	movs	r2, #48	; 0x30
 8004a68:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004a6a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004a6c:	4299      	cmp	r1, r3
 8004a6e:	d907      	bls.n	8004a80 <_svfprintf_r+0x7dc>
 8004a70:	1c59      	adds	r1, r3, #1
 8004a72:	9126      	str	r1, [sp, #152]	; 0x98
 8004a74:	701a      	strb	r2, [r3, #0]
 8004a76:	e7f7      	b.n	8004a68 <_svfprintf_r+0x7c4>
 8004a78:	462f      	mov	r7, r5
 8004a7a:	e7bd      	b.n	80049f8 <_svfprintf_r+0x754>
 8004a7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a7e:	9326      	str	r3, [sp, #152]	; 0x98
 8004a80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004a82:	e730      	b.n	80048e6 <_svfprintf_r+0x642>
 8004a84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a86:	2b46      	cmp	r3, #70	; 0x46
 8004a88:	f47f af3d 	bne.w	8004906 <_svfprintf_r+0x662>
 8004a8c:	2e00      	cmp	r6, #0
 8004a8e:	dd1d      	ble.n	8004acc <_svfprintf_r+0x828>
 8004a90:	b915      	cbnz	r5, 8004a98 <_svfprintf_r+0x7f4>
 8004a92:	f01a 0f01 	tst.w	sl, #1
 8004a96:	d03d      	beq.n	8004b14 <_svfprintf_r+0x870>
 8004a98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a9a:	18f3      	adds	r3, r6, r3
 8004a9c:	441d      	add	r5, r3
 8004a9e:	2366      	movs	r3, #102	; 0x66
 8004aa0:	930a      	str	r3, [sp, #40]	; 0x28
 8004aa2:	e03c      	b.n	8004b1e <_svfprintf_r+0x87a>
 8004aa4:	460a      	mov	r2, r1
 8004aa6:	e74e      	b.n	8004946 <_svfprintf_r+0x6a2>
 8004aa8:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004aac:	f803 1b01 	strb.w	r1, [r3], #1
 8004ab0:	e75f      	b.n	8004972 <_svfprintf_r+0x6ce>
 8004ab2:	b941      	cbnz	r1, 8004ac6 <_svfprintf_r+0x822>
 8004ab4:	2230      	movs	r2, #48	; 0x30
 8004ab6:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
 8004aba:	f10d 0293 	add.w	r2, sp, #147	; 0x93
 8004abe:	3330      	adds	r3, #48	; 0x30
 8004ac0:	1c51      	adds	r1, r2, #1
 8004ac2:	7013      	strb	r3, [r2, #0]
 8004ac4:	e759      	b.n	800497a <_svfprintf_r+0x6d6>
 8004ac6:	f10d 0292 	add.w	r2, sp, #146	; 0x92
 8004aca:	e7f8      	b.n	8004abe <_svfprintf_r+0x81a>
 8004acc:	b915      	cbnz	r5, 8004ad4 <_svfprintf_r+0x830>
 8004ace:	f01a 0f01 	tst.w	sl, #1
 8004ad2:	d021      	beq.n	8004b18 <_svfprintf_r+0x874>
 8004ad4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	e7e0      	b.n	8004a9c <_svfprintf_r+0x7f8>
 8004ada:	9b08      	ldr	r3, [sp, #32]
 8004adc:	42b3      	cmp	r3, r6
 8004ade:	dc0f      	bgt.n	8004b00 <_svfprintf_r+0x85c>
 8004ae0:	f01a 0f01 	tst.w	sl, #1
 8004ae4:	d02e      	beq.n	8004b44 <_svfprintf_r+0x8a0>
 8004ae6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ae8:	18f5      	adds	r5, r6, r3
 8004aea:	2367      	movs	r3, #103	; 0x67
 8004aec:	e7d8      	b.n	8004aa0 <_svfprintf_r+0x7fc>
 8004aee:	bf00      	nop
 8004af0:	08009151 	.word	0x08009151
 8004af4:	08009140 	.word	0x08009140
 8004af8:	40300000 	.word	0x40300000
 8004afc:	3fe00000 	.word	0x3fe00000
 8004b00:	9b08      	ldr	r3, [sp, #32]
 8004b02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b04:	2e00      	cmp	r6, #0
 8004b06:	eb03 0502 	add.w	r5, r3, r2
 8004b0a:	dcee      	bgt.n	8004aea <_svfprintf_r+0x846>
 8004b0c:	f1c6 0301 	rsb	r3, r6, #1
 8004b10:	441d      	add	r5, r3
 8004b12:	e7ea      	b.n	8004aea <_svfprintf_r+0x846>
 8004b14:	4635      	mov	r5, r6
 8004b16:	e7c2      	b.n	8004a9e <_svfprintf_r+0x7fa>
 8004b18:	2366      	movs	r3, #102	; 0x66
 8004b1a:	2501      	movs	r5, #1
 8004b1c:	930a      	str	r3, [sp, #40]	; 0x28
 8004b1e:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8004b22:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b24:	d01f      	beq.n	8004b66 <_svfprintf_r+0x8c2>
 8004b26:	2700      	movs	r7, #0
 8004b28:	2e00      	cmp	r6, #0
 8004b2a:	970b      	str	r7, [sp, #44]	; 0x2c
 8004b2c:	f77f af3a 	ble.w	80049a4 <_svfprintf_r+0x700>
 8004b30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	2bff      	cmp	r3, #255	; 0xff
 8004b36:	d107      	bne.n	8004b48 <_svfprintf_r+0x8a4>
 8004b38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004b3c:	443b      	add	r3, r7
 8004b3e:	fb02 5503 	mla	r5, r2, r3, r5
 8004b42:	e72f      	b.n	80049a4 <_svfprintf_r+0x700>
 8004b44:	4635      	mov	r5, r6
 8004b46:	e7d0      	b.n	8004aea <_svfprintf_r+0x846>
 8004b48:	42b3      	cmp	r3, r6
 8004b4a:	daf5      	bge.n	8004b38 <_svfprintf_r+0x894>
 8004b4c:	1af6      	subs	r6, r6, r3
 8004b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b50:	785b      	ldrb	r3, [r3, #1]
 8004b52:	b133      	cbz	r3, 8004b62 <_svfprintf_r+0x8be>
 8004b54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b56:	3301      	adds	r3, #1
 8004b58:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	930d      	str	r3, [sp, #52]	; 0x34
 8004b60:	e7e6      	b.n	8004b30 <_svfprintf_r+0x88c>
 8004b62:	3701      	adds	r7, #1
 8004b64:	e7e4      	b.n	8004b30 <_svfprintf_r+0x88c>
 8004b66:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8004b68:	e71c      	b.n	80049a4 <_svfprintf_r+0x700>
 8004b6a:	4632      	mov	r2, r6
 8004b6c:	f852 3b04 	ldr.w	r3, [r2], #4
 8004b70:	f01a 0f20 	tst.w	sl, #32
 8004b74:	920c      	str	r2, [sp, #48]	; 0x30
 8004b76:	d009      	beq.n	8004b8c <_svfprintf_r+0x8e8>
 8004b78:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	17d1      	asrs	r1, r2, #31
 8004b7e:	e9c3 0100 	strd	r0, r1, [r3]
 8004b82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004b84:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004b88:	f7ff bbc8 	b.w	800431c <_svfprintf_r+0x78>
 8004b8c:	f01a 0f10 	tst.w	sl, #16
 8004b90:	d002      	beq.n	8004b98 <_svfprintf_r+0x8f4>
 8004b92:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	e7f4      	b.n	8004b82 <_svfprintf_r+0x8de>
 8004b98:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004b9c:	d002      	beq.n	8004ba4 <_svfprintf_r+0x900>
 8004b9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ba0:	801a      	strh	r2, [r3, #0]
 8004ba2:	e7ee      	b.n	8004b82 <_svfprintf_r+0x8de>
 8004ba4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004ba8:	d0f3      	beq.n	8004b92 <_svfprintf_r+0x8ee>
 8004baa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004bac:	701a      	strb	r2, [r3, #0]
 8004bae:	e7e8      	b.n	8004b82 <_svfprintf_r+0x8de>
 8004bb0:	f04a 0a10 	orr.w	sl, sl, #16
 8004bb4:	f01a 0f20 	tst.w	sl, #32
 8004bb8:	d01e      	beq.n	8004bf8 <_svfprintf_r+0x954>
 8004bba:	3607      	adds	r6, #7
 8004bbc:	f026 0607 	bic.w	r6, r6, #7
 8004bc0:	f106 0308 	add.w	r3, r6, #8
 8004bc4:	930c      	str	r3, [sp, #48]	; 0x30
 8004bc6:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	1c69      	adds	r1, r5, #1
 8004bd4:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
 8004bd8:	f000 8158 	beq.w	8004e8c <_svfprintf_r+0xbe8>
 8004bdc:	4652      	mov	r2, sl
 8004bde:	ea56 0107 	orrs.w	r1, r6, r7
 8004be2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004be6:	f040 8151 	bne.w	8004e8c <_svfprintf_r+0xbe8>
 8004bea:	2d00      	cmp	r5, #0
 8004bec:	f000 81d3 	beq.w	8004f96 <_svfprintf_r+0xcf2>
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	f040 814e 	bne.w	8004e92 <_svfprintf_r+0xbee>
 8004bf6:	e55a      	b.n	80046ae <_svfprintf_r+0x40a>
 8004bf8:	1d33      	adds	r3, r6, #4
 8004bfa:	f01a 0f10 	tst.w	sl, #16
 8004bfe:	930c      	str	r3, [sp, #48]	; 0x30
 8004c00:	d001      	beq.n	8004c06 <_svfprintf_r+0x962>
 8004c02:	6836      	ldr	r6, [r6, #0]
 8004c04:	e003      	b.n	8004c0e <_svfprintf_r+0x96a>
 8004c06:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004c0a:	d002      	beq.n	8004c12 <_svfprintf_r+0x96e>
 8004c0c:	8836      	ldrh	r6, [r6, #0]
 8004c0e:	2700      	movs	r7, #0
 8004c10:	e7db      	b.n	8004bca <_svfprintf_r+0x926>
 8004c12:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004c16:	d0f4      	beq.n	8004c02 <_svfprintf_r+0x95e>
 8004c18:	7836      	ldrb	r6, [r6, #0]
 8004c1a:	e7f8      	b.n	8004c0e <_svfprintf_r+0x96a>
 8004c1c:	1d33      	adds	r3, r6, #4
 8004c1e:	930c      	str	r3, [sp, #48]	; 0x30
 8004c20:	f647 0330 	movw	r3, #30768	; 0x7830
 8004c24:	2278      	movs	r2, #120	; 0x78
 8004c26:	f8ad 3084 	strh.w	r3, [sp, #132]	; 0x84
 8004c2a:	4baf      	ldr	r3, [pc, #700]	; (8004ee8 <_svfprintf_r+0xc44>)
 8004c2c:	6836      	ldr	r6, [r6, #0]
 8004c2e:	931c      	str	r3, [sp, #112]	; 0x70
 8004c30:	2700      	movs	r7, #0
 8004c32:	f04a 0a02 	orr.w	sl, sl, #2
 8004c36:	2302      	movs	r3, #2
 8004c38:	920a      	str	r2, [sp, #40]	; 0x28
 8004c3a:	e7c9      	b.n	8004bd0 <_svfprintf_r+0x92c>
 8004c3c:	1d33      	adds	r3, r6, #4
 8004c3e:	f8d6 b000 	ldr.w	fp, [r6]
 8004c42:	2600      	movs	r6, #0
 8004c44:	1c68      	adds	r0, r5, #1
 8004c46:	930c      	str	r3, [sp, #48]	; 0x30
 8004c48:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
 8004c4c:	f000 80de 	beq.w	8004e0c <_svfprintf_r+0xb68>
 8004c50:	462a      	mov	r2, r5
 8004c52:	4631      	mov	r1, r6
 8004c54:	4658      	mov	r0, fp
 8004c56:	f001 fedf 	bl	8006a18 <memchr>
 8004c5a:	4680      	mov	r8, r0
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	f43f ad73 	beq.w	8004748 <_svfprintf_r+0x4a4>
 8004c62:	46b0      	mov	r8, r6
 8004c64:	4637      	mov	r7, r6
 8004c66:	eba0 050b 	sub.w	r5, r0, fp
 8004c6a:	9612      	str	r6, [sp, #72]	; 0x48
 8004c6c:	960b      	str	r6, [sp, #44]	; 0x2c
 8004c6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c70:	42ab      	cmp	r3, r5
 8004c72:	bfb8      	it	lt
 8004c74:	462b      	movlt	r3, r5
 8004c76:	9315      	str	r3, [sp, #84]	; 0x54
 8004c78:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8004c7c:	b113      	cbz	r3, 8004c84 <_svfprintf_r+0x9e0>
 8004c7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c80:	3301      	adds	r3, #1
 8004c82:	9315      	str	r3, [sp, #84]	; 0x54
 8004c84:	f01a 0302 	ands.w	r3, sl, #2
 8004c88:	931e      	str	r3, [sp, #120]	; 0x78
 8004c8a:	bf1e      	ittt	ne
 8004c8c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8004c8e:	3302      	addne	r3, #2
 8004c90:	9315      	strne	r3, [sp, #84]	; 0x54
 8004c92:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8004c96:	931f      	str	r3, [sp, #124]	; 0x7c
 8004c98:	d121      	bne.n	8004cde <_svfprintf_r+0xa3a>
 8004c9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004c9e:	1a9b      	subs	r3, r3, r2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	9319      	str	r3, [sp, #100]	; 0x64
 8004ca4:	dd1b      	ble.n	8004cde <_svfprintf_r+0xa3a>
 8004ca6:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8004caa:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004cac:	3201      	adds	r2, #1
 8004cae:	2810      	cmp	r0, #16
 8004cb0:	488e      	ldr	r0, [pc, #568]	; (8004eec <_svfprintf_r+0xc48>)
 8004cb2:	f104 0108 	add.w	r1, r4, #8
 8004cb6:	6020      	str	r0, [r4, #0]
 8004cb8:	f300 8187 	bgt.w	8004fca <_svfprintf_r+0xd26>
 8004cbc:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004cbe:	2a07      	cmp	r2, #7
 8004cc0:	4403      	add	r3, r0
 8004cc2:	6060      	str	r0, [r4, #4]
 8004cc4:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004cc8:	f340 8194 	ble.w	8004ff4 <_svfprintf_r+0xd50>
 8004ccc:	aa28      	add	r2, sp, #160	; 0xa0
 8004cce:	4649      	mov	r1, r9
 8004cd0:	9807      	ldr	r0, [sp, #28]
 8004cd2:	f002 f9d0 	bl	8007076 <__ssprint_r>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	f040 84c0 	bne.w	800565c <_svfprintf_r+0x13b8>
 8004cdc:	ac2b      	add	r4, sp, #172	; 0xac
 8004cde:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8004ce2:	b173      	cbz	r3, 8004d02 <_svfprintf_r+0xa5e>
 8004ce4:	f10d 0383 	add.w	r3, sp, #131	; 0x83
 8004ce8:	6023      	str	r3, [r4, #0]
 8004cea:	2301      	movs	r3, #1
 8004cec:	6063      	str	r3, [r4, #4]
 8004cee:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	932a      	str	r3, [sp, #168]	; 0xa8
 8004cf4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	2b07      	cmp	r3, #7
 8004cfa:	9329      	str	r3, [sp, #164]	; 0xa4
 8004cfc:	f300 817c 	bgt.w	8004ff8 <_svfprintf_r+0xd54>
 8004d00:	3408      	adds	r4, #8
 8004d02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004d04:	b16b      	cbz	r3, 8004d22 <_svfprintf_r+0xa7e>
 8004d06:	ab21      	add	r3, sp, #132	; 0x84
 8004d08:	6023      	str	r3, [r4, #0]
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	6063      	str	r3, [r4, #4]
 8004d0e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004d10:	3302      	adds	r3, #2
 8004d12:	932a      	str	r3, [sp, #168]	; 0xa8
 8004d14:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004d16:	3301      	adds	r3, #1
 8004d18:	2b07      	cmp	r3, #7
 8004d1a:	9329      	str	r3, [sp, #164]	; 0xa4
 8004d1c:	f300 8176 	bgt.w	800500c <_svfprintf_r+0xd68>
 8004d20:	3408      	adds	r4, #8
 8004d22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004d24:	2b80      	cmp	r3, #128	; 0x80
 8004d26:	d121      	bne.n	8004d6c <_svfprintf_r+0xac8>
 8004d28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	9319      	str	r3, [sp, #100]	; 0x64
 8004d32:	dd1b      	ble.n	8004d6c <_svfprintf_r+0xac8>
 8004d34:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8004d38:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004d3a:	3201      	adds	r2, #1
 8004d3c:	2810      	cmp	r0, #16
 8004d3e:	486c      	ldr	r0, [pc, #432]	; (8004ef0 <_svfprintf_r+0xc4c>)
 8004d40:	f104 0108 	add.w	r1, r4, #8
 8004d44:	6020      	str	r0, [r4, #0]
 8004d46:	f300 816b 	bgt.w	8005020 <_svfprintf_r+0xd7c>
 8004d4a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004d4c:	2a07      	cmp	r2, #7
 8004d4e:	4403      	add	r3, r0
 8004d50:	6060      	str	r0, [r4, #4]
 8004d52:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004d56:	f340 8178 	ble.w	800504a <_svfprintf_r+0xda6>
 8004d5a:	aa28      	add	r2, sp, #160	; 0xa0
 8004d5c:	4649      	mov	r1, r9
 8004d5e:	9807      	ldr	r0, [sp, #28]
 8004d60:	f002 f989 	bl	8007076 <__ssprint_r>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	f040 8479 	bne.w	800565c <_svfprintf_r+0x13b8>
 8004d6a:	ac2b      	add	r4, sp, #172	; 0xac
 8004d6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004d6e:	1b5b      	subs	r3, r3, r5
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	9312      	str	r3, [sp, #72]	; 0x48
 8004d74:	dd1b      	ble.n	8004dae <_svfprintf_r+0xb0a>
 8004d76:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8004d7a:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004d7c:	3201      	adds	r2, #1
 8004d7e:	2810      	cmp	r0, #16
 8004d80:	485b      	ldr	r0, [pc, #364]	; (8004ef0 <_svfprintf_r+0xc4c>)
 8004d82:	f104 0108 	add.w	r1, r4, #8
 8004d86:	6020      	str	r0, [r4, #0]
 8004d88:	f300 8161 	bgt.w	800504e <_svfprintf_r+0xdaa>
 8004d8c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004d8e:	2a07      	cmp	r2, #7
 8004d90:	4403      	add	r3, r0
 8004d92:	6060      	str	r0, [r4, #4]
 8004d94:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004d98:	f340 816e 	ble.w	8005078 <_svfprintf_r+0xdd4>
 8004d9c:	aa28      	add	r2, sp, #160	; 0xa0
 8004d9e:	4649      	mov	r1, r9
 8004da0:	9807      	ldr	r0, [sp, #28]
 8004da2:	f002 f968 	bl	8007076 <__ssprint_r>
 8004da6:	2800      	cmp	r0, #0
 8004da8:	f040 8458 	bne.w	800565c <_svfprintf_r+0x13b8>
 8004dac:	ac2b      	add	r4, sp, #172	; 0xac
 8004dae:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004db0:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004db4:	9312      	str	r3, [sp, #72]	; 0x48
 8004db6:	f040 8161 	bne.w	800507c <_svfprintf_r+0xdd8>
 8004dba:	e9c4 b500 	strd	fp, r5, [r4]
 8004dbe:	441d      	add	r5, r3
 8004dc0:	952a      	str	r5, [sp, #168]	; 0xa8
 8004dc2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	2b07      	cmp	r3, #7
 8004dc8:	9329      	str	r3, [sp, #164]	; 0xa4
 8004dca:	f300 819d 	bgt.w	8005108 <_svfprintf_r+0xe64>
 8004dce:	3408      	adds	r4, #8
 8004dd0:	f01a 0f04 	tst.w	sl, #4
 8004dd4:	f040 8424 	bne.w	8005620 <_svfprintf_r+0x137c>
 8004dd8:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8004ddc:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004dde:	428a      	cmp	r2, r1
 8004de0:	bfac      	ite	ge
 8004de2:	189b      	addge	r3, r3, r2
 8004de4:	185b      	addlt	r3, r3, r1
 8004de6:	9310      	str	r3, [sp, #64]	; 0x40
 8004de8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8004dea:	b13b      	cbz	r3, 8004dfc <_svfprintf_r+0xb58>
 8004dec:	aa28      	add	r2, sp, #160	; 0xa0
 8004dee:	4649      	mov	r1, r9
 8004df0:	9807      	ldr	r0, [sp, #28]
 8004df2:	f002 f940 	bl	8007076 <__ssprint_r>
 8004df6:	2800      	cmp	r0, #0
 8004df8:	f040 8430 	bne.w	800565c <_svfprintf_r+0x13b8>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	9329      	str	r3, [sp, #164]	; 0xa4
 8004e00:	f1b8 0f00 	cmp.w	r8, #0
 8004e04:	f040 8446 	bne.w	8005694 <_svfprintf_r+0x13f0>
 8004e08:	ac2b      	add	r4, sp, #172	; 0xac
 8004e0a:	e6ba      	b.n	8004b82 <_svfprintf_r+0x8de>
 8004e0c:	4658      	mov	r0, fp
 8004e0e:	f7fb f99f 	bl	8000150 <strlen>
 8004e12:	46b0      	mov	r8, r6
 8004e14:	4605      	mov	r5, r0
 8004e16:	e497      	b.n	8004748 <_svfprintf_r+0x4a4>
 8004e18:	f04a 0a10 	orr.w	sl, sl, #16
 8004e1c:	f01a 0f20 	tst.w	sl, #32
 8004e20:	d009      	beq.n	8004e36 <_svfprintf_r+0xb92>
 8004e22:	3607      	adds	r6, #7
 8004e24:	f026 0607 	bic.w	r6, r6, #7
 8004e28:	f106 0308 	add.w	r3, r6, #8
 8004e2c:	930c      	str	r3, [sp, #48]	; 0x30
 8004e2e:	e9d6 6700 	ldrd	r6, r7, [r6]
 8004e32:	2301      	movs	r3, #1
 8004e34:	e6cc      	b.n	8004bd0 <_svfprintf_r+0x92c>
 8004e36:	1d33      	adds	r3, r6, #4
 8004e38:	f01a 0f10 	tst.w	sl, #16
 8004e3c:	930c      	str	r3, [sp, #48]	; 0x30
 8004e3e:	d001      	beq.n	8004e44 <_svfprintf_r+0xba0>
 8004e40:	6836      	ldr	r6, [r6, #0]
 8004e42:	e003      	b.n	8004e4c <_svfprintf_r+0xba8>
 8004e44:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004e48:	d002      	beq.n	8004e50 <_svfprintf_r+0xbac>
 8004e4a:	8836      	ldrh	r6, [r6, #0]
 8004e4c:	2700      	movs	r7, #0
 8004e4e:	e7f0      	b.n	8004e32 <_svfprintf_r+0xb8e>
 8004e50:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004e54:	d0f4      	beq.n	8004e40 <_svfprintf_r+0xb9c>
 8004e56:	7836      	ldrb	r6, [r6, #0]
 8004e58:	e7f8      	b.n	8004e4c <_svfprintf_r+0xba8>
 8004e5a:	4b23      	ldr	r3, [pc, #140]	; (8004ee8 <_svfprintf_r+0xc44>)
 8004e5c:	f7ff bb59 	b.w	8004512 <_svfprintf_r+0x26e>
 8004e60:	1d33      	adds	r3, r6, #4
 8004e62:	f01a 0f10 	tst.w	sl, #16
 8004e66:	930c      	str	r3, [sp, #48]	; 0x30
 8004e68:	d001      	beq.n	8004e6e <_svfprintf_r+0xbca>
 8004e6a:	6836      	ldr	r6, [r6, #0]
 8004e6c:	e003      	b.n	8004e76 <_svfprintf_r+0xbd2>
 8004e6e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004e72:	d003      	beq.n	8004e7c <_svfprintf_r+0xbd8>
 8004e74:	8836      	ldrh	r6, [r6, #0]
 8004e76:	2700      	movs	r7, #0
 8004e78:	f7ff bb58 	b.w	800452c <_svfprintf_r+0x288>
 8004e7c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004e80:	d0f3      	beq.n	8004e6a <_svfprintf_r+0xbc6>
 8004e82:	7836      	ldrb	r6, [r6, #0]
 8004e84:	e7f7      	b.n	8004e76 <_svfprintf_r+0xbd2>
 8004e86:	4652      	mov	r2, sl
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e6a8      	b.n	8004bde <_svfprintf_r+0x93a>
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	f43f ac09 	beq.w	80046a4 <_svfprintf_r+0x400>
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d06d      	beq.n	8004f72 <_svfprintf_r+0xcce>
 8004e96:	ab54      	add	r3, sp, #336	; 0x150
 8004e98:	08f1      	lsrs	r1, r6, #3
 8004e9a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8004e9e:	08f8      	lsrs	r0, r7, #3
 8004ea0:	f006 0207 	and.w	r2, r6, #7
 8004ea4:	4607      	mov	r7, r0
 8004ea6:	460e      	mov	r6, r1
 8004ea8:	3230      	adds	r2, #48	; 0x30
 8004eaa:	ea56 0107 	orrs.w	r1, r6, r7
 8004eae:	f103 3bff 	add.w	fp, r3, #4294967295
 8004eb2:	f803 2c01 	strb.w	r2, [r3, #-1]
 8004eb6:	d114      	bne.n	8004ee2 <_svfprintf_r+0xc3e>
 8004eb8:	f01a 0f01 	tst.w	sl, #1
 8004ebc:	d006      	beq.n	8004ecc <_svfprintf_r+0xc28>
 8004ebe:	2a30      	cmp	r2, #48	; 0x30
 8004ec0:	d004      	beq.n	8004ecc <_svfprintf_r+0xc28>
 8004ec2:	2230      	movs	r2, #48	; 0x30
 8004ec4:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8004ec8:	f1a3 0b02 	sub.w	fp, r3, #2
 8004ecc:	f04f 0800 	mov.w	r8, #0
 8004ed0:	ab54      	add	r3, sp, #336	; 0x150
 8004ed2:	9512      	str	r5, [sp, #72]	; 0x48
 8004ed4:	eba3 050b 	sub.w	r5, r3, fp
 8004ed8:	4647      	mov	r7, r8
 8004eda:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 8004ede:	4646      	mov	r6, r8
 8004ee0:	e6c5      	b.n	8004c6e <_svfprintf_r+0x9ca>
 8004ee2:	465b      	mov	r3, fp
 8004ee4:	e7d8      	b.n	8004e98 <_svfprintf_r+0xbf4>
 8004ee6:	bf00      	nop
 8004ee8:	08009140 	.word	0x08009140
 8004eec:	08009164 	.word	0x08009164
 8004ef0:	08009174 	.word	0x08009174
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	9308      	str	r3, [sp, #32]
 8004ef8:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8004efc:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
 8004f00:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f02:	220a      	movs	r2, #10
 8004f04:	2300      	movs	r3, #0
 8004f06:	4630      	mov	r0, r6
 8004f08:	4639      	mov	r1, r7
 8004f0a:	f7fb fdbd 	bl	8000a88 <__aeabi_uldivmod>
 8004f0e:	9b08      	ldr	r3, [sp, #32]
 8004f10:	3230      	adds	r2, #48	; 0x30
 8004f12:	3301      	adds	r3, #1
 8004f14:	9308      	str	r3, [sp, #32]
 8004f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f18:	f108 3bff 	add.w	fp, r8, #4294967295
 8004f1c:	f808 2c01 	strb.w	r2, [r8, #-1]
 8004f20:	b1d3      	cbz	r3, 8004f58 <_svfprintf_r+0xcb4>
 8004f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f24:	9a08      	ldr	r2, [sp, #32]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d115      	bne.n	8004f58 <_svfprintf_r+0xcb4>
 8004f2c:	2aff      	cmp	r2, #255	; 0xff
 8004f2e:	d013      	beq.n	8004f58 <_svfprintf_r+0xcb4>
 8004f30:	2f00      	cmp	r7, #0
 8004f32:	bf08      	it	eq
 8004f34:	2e0a      	cmpeq	r6, #10
 8004f36:	d30f      	bcc.n	8004f58 <_svfprintf_r+0xcb4>
 8004f38:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004f3a:	991d      	ldr	r1, [sp, #116]	; 0x74
 8004f3c:	ebab 0b03 	sub.w	fp, fp, r3
 8004f40:	461a      	mov	r2, r3
 8004f42:	4658      	mov	r0, fp
 8004f44:	f002 f882 	bl	800704c <strncpy>
 8004f48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f4a:	785b      	ldrb	r3, [r3, #1]
 8004f4c:	b11b      	cbz	r3, 8004f56 <_svfprintf_r+0xcb2>
 8004f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f50:	3301      	adds	r3, #1
 8004f52:	930d      	str	r3, [sp, #52]	; 0x34
 8004f54:	2300      	movs	r3, #0
 8004f56:	9308      	str	r3, [sp, #32]
 8004f58:	2300      	movs	r3, #0
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	4639      	mov	r1, r7
 8004f5e:	220a      	movs	r2, #10
 8004f60:	f7fb fd92 	bl	8000a88 <__aeabi_uldivmod>
 8004f64:	4606      	mov	r6, r0
 8004f66:	460f      	mov	r7, r1
 8004f68:	ea56 0307 	orrs.w	r3, r6, r7
 8004f6c:	d0ae      	beq.n	8004ecc <_svfprintf_r+0xc28>
 8004f6e:	46d8      	mov	r8, fp
 8004f70:	e7c7      	b.n	8004f02 <_svfprintf_r+0xc5e>
 8004f72:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 8004f76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004f78:	f006 030f 	and.w	r3, r6, #15
 8004f7c:	5cd3      	ldrb	r3, [r2, r3]
 8004f7e:	093a      	lsrs	r2, r7, #4
 8004f80:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8004f84:	0933      	lsrs	r3, r6, #4
 8004f86:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004f8a:	461e      	mov	r6, r3
 8004f8c:	4617      	mov	r7, r2
 8004f8e:	ea56 0307 	orrs.w	r3, r6, r7
 8004f92:	d1f0      	bne.n	8004f76 <_svfprintf_r+0xcd2>
 8004f94:	e79a      	b.n	8004ecc <_svfprintf_r+0xc28>
 8004f96:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d196      	bne.n	8004ecc <_svfprintf_r+0xc28>
 8004f9e:	07d2      	lsls	r2, r2, #31
 8004fa0:	bf44      	itt	mi
 8004fa2:	2330      	movmi	r3, #48	; 0x30
 8004fa4:	f80b 3d01 	strbmi.w	r3, [fp, #-1]!
 8004fa8:	e790      	b.n	8004ecc <_svfprintf_r+0xc28>
 8004faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 8377 	beq.w	80056a0 <_svfprintf_r+0x13fc>
 8004fb2:	2000      	movs	r0, #0
 8004fb4:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004fb8:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8004fbc:	960c      	str	r6, [sp, #48]	; 0x30
 8004fbe:	f7ff bb4e 	b.w	800465e <_svfprintf_r+0x3ba>
 8004fc2:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8004fc6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fc8:	e4f6      	b.n	80049b8 <_svfprintf_r+0x714>
 8004fca:	2010      	movs	r0, #16
 8004fcc:	2a07      	cmp	r2, #7
 8004fce:	4403      	add	r3, r0
 8004fd0:	6060      	str	r0, [r4, #4]
 8004fd2:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8004fd6:	dd08      	ble.n	8004fea <_svfprintf_r+0xd46>
 8004fd8:	aa28      	add	r2, sp, #160	; 0xa0
 8004fda:	4649      	mov	r1, r9
 8004fdc:	9807      	ldr	r0, [sp, #28]
 8004fde:	f002 f84a 	bl	8007076 <__ssprint_r>
 8004fe2:	2800      	cmp	r0, #0
 8004fe4:	f040 833a 	bne.w	800565c <_svfprintf_r+0x13b8>
 8004fe8:	a92b      	add	r1, sp, #172	; 0xac
 8004fea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fec:	460c      	mov	r4, r1
 8004fee:	3b10      	subs	r3, #16
 8004ff0:	9319      	str	r3, [sp, #100]	; 0x64
 8004ff2:	e658      	b.n	8004ca6 <_svfprintf_r+0xa02>
 8004ff4:	460c      	mov	r4, r1
 8004ff6:	e672      	b.n	8004cde <_svfprintf_r+0xa3a>
 8004ff8:	aa28      	add	r2, sp, #160	; 0xa0
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	9807      	ldr	r0, [sp, #28]
 8004ffe:	f002 f83a 	bl	8007076 <__ssprint_r>
 8005002:	2800      	cmp	r0, #0
 8005004:	f040 832a 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005008:	ac2b      	add	r4, sp, #172	; 0xac
 800500a:	e67a      	b.n	8004d02 <_svfprintf_r+0xa5e>
 800500c:	aa28      	add	r2, sp, #160	; 0xa0
 800500e:	4649      	mov	r1, r9
 8005010:	9807      	ldr	r0, [sp, #28]
 8005012:	f002 f830 	bl	8007076 <__ssprint_r>
 8005016:	2800      	cmp	r0, #0
 8005018:	f040 8320 	bne.w	800565c <_svfprintf_r+0x13b8>
 800501c:	ac2b      	add	r4, sp, #172	; 0xac
 800501e:	e680      	b.n	8004d22 <_svfprintf_r+0xa7e>
 8005020:	2010      	movs	r0, #16
 8005022:	2a07      	cmp	r2, #7
 8005024:	4403      	add	r3, r0
 8005026:	6060      	str	r0, [r4, #4]
 8005028:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800502c:	dd08      	ble.n	8005040 <_svfprintf_r+0xd9c>
 800502e:	aa28      	add	r2, sp, #160	; 0xa0
 8005030:	4649      	mov	r1, r9
 8005032:	9807      	ldr	r0, [sp, #28]
 8005034:	f002 f81f 	bl	8007076 <__ssprint_r>
 8005038:	2800      	cmp	r0, #0
 800503a:	f040 830f 	bne.w	800565c <_svfprintf_r+0x13b8>
 800503e:	a92b      	add	r1, sp, #172	; 0xac
 8005040:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005042:	460c      	mov	r4, r1
 8005044:	3b10      	subs	r3, #16
 8005046:	9319      	str	r3, [sp, #100]	; 0x64
 8005048:	e674      	b.n	8004d34 <_svfprintf_r+0xa90>
 800504a:	460c      	mov	r4, r1
 800504c:	e68e      	b.n	8004d6c <_svfprintf_r+0xac8>
 800504e:	2010      	movs	r0, #16
 8005050:	2a07      	cmp	r2, #7
 8005052:	4403      	add	r3, r0
 8005054:	6060      	str	r0, [r4, #4]
 8005056:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800505a:	dd08      	ble.n	800506e <_svfprintf_r+0xdca>
 800505c:	aa28      	add	r2, sp, #160	; 0xa0
 800505e:	4649      	mov	r1, r9
 8005060:	9807      	ldr	r0, [sp, #28]
 8005062:	f002 f808 	bl	8007076 <__ssprint_r>
 8005066:	2800      	cmp	r0, #0
 8005068:	f040 82f8 	bne.w	800565c <_svfprintf_r+0x13b8>
 800506c:	a92b      	add	r1, sp, #172	; 0xac
 800506e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005070:	460c      	mov	r4, r1
 8005072:	3b10      	subs	r3, #16
 8005074:	9312      	str	r3, [sp, #72]	; 0x48
 8005076:	e67e      	b.n	8004d76 <_svfprintf_r+0xad2>
 8005078:	460c      	mov	r4, r1
 800507a:	e698      	b.n	8004dae <_svfprintf_r+0xb0a>
 800507c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800507e:	2b65      	cmp	r3, #101	; 0x65
 8005080:	f340 8234 	ble.w	80054ec <_svfprintf_r+0x1248>
 8005084:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005088:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 800508c:	f7fb fc8c 	bl	80009a8 <__aeabi_dcmpeq>
 8005090:	2800      	cmp	r0, #0
 8005092:	d069      	beq.n	8005168 <_svfprintf_r+0xec4>
 8005094:	4b6e      	ldr	r3, [pc, #440]	; (8005250 <_svfprintf_r+0xfac>)
 8005096:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005098:	6023      	str	r3, [r4, #0]
 800509a:	2301      	movs	r3, #1
 800509c:	441d      	add	r5, r3
 800509e:	6063      	str	r3, [r4, #4]
 80050a0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80050a2:	952a      	str	r5, [sp, #168]	; 0xa8
 80050a4:	3301      	adds	r3, #1
 80050a6:	2b07      	cmp	r3, #7
 80050a8:	9329      	str	r3, [sp, #164]	; 0xa4
 80050aa:	dc37      	bgt.n	800511c <_svfprintf_r+0xe78>
 80050ac:	3408      	adds	r4, #8
 80050ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050b0:	9a08      	ldr	r2, [sp, #32]
 80050b2:	4293      	cmp	r3, r2
 80050b4:	db03      	blt.n	80050be <_svfprintf_r+0xe1a>
 80050b6:	f01a 0f01 	tst.w	sl, #1
 80050ba:	f43f ae89 	beq.w	8004dd0 <_svfprintf_r+0xb2c>
 80050be:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80050c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80050c2:	6023      	str	r3, [r4, #0]
 80050c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050c6:	6063      	str	r3, [r4, #4]
 80050c8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80050ca:	4413      	add	r3, r2
 80050cc:	932a      	str	r3, [sp, #168]	; 0xa8
 80050ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80050d0:	3301      	adds	r3, #1
 80050d2:	2b07      	cmp	r3, #7
 80050d4:	9329      	str	r3, [sp, #164]	; 0xa4
 80050d6:	dc2b      	bgt.n	8005130 <_svfprintf_r+0xe8c>
 80050d8:	3408      	adds	r4, #8
 80050da:	9b08      	ldr	r3, [sp, #32]
 80050dc:	1e5d      	subs	r5, r3, #1
 80050de:	2d00      	cmp	r5, #0
 80050e0:	f77f ae76 	ble.w	8004dd0 <_svfprintf_r+0xb2c>
 80050e4:	2710      	movs	r7, #16
 80050e6:	4e5b      	ldr	r6, [pc, #364]	; (8005254 <_svfprintf_r+0xfb0>)
 80050e8:	2d10      	cmp	r5, #16
 80050ea:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80050ee:	f104 0108 	add.w	r1, r4, #8
 80050f2:	f103 0301 	add.w	r3, r3, #1
 80050f6:	6026      	str	r6, [r4, #0]
 80050f8:	dc24      	bgt.n	8005144 <_svfprintf_r+0xea0>
 80050fa:	6065      	str	r5, [r4, #4]
 80050fc:	2b07      	cmp	r3, #7
 80050fe:	4415      	add	r5, r2
 8005100:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005104:	f340 8289 	ble.w	800561a <_svfprintf_r+0x1376>
 8005108:	aa28      	add	r2, sp, #160	; 0xa0
 800510a:	4649      	mov	r1, r9
 800510c:	9807      	ldr	r0, [sp, #28]
 800510e:	f001 ffb2 	bl	8007076 <__ssprint_r>
 8005112:	2800      	cmp	r0, #0
 8005114:	f040 82a2 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005118:	ac2b      	add	r4, sp, #172	; 0xac
 800511a:	e659      	b.n	8004dd0 <_svfprintf_r+0xb2c>
 800511c:	aa28      	add	r2, sp, #160	; 0xa0
 800511e:	4649      	mov	r1, r9
 8005120:	9807      	ldr	r0, [sp, #28]
 8005122:	f001 ffa8 	bl	8007076 <__ssprint_r>
 8005126:	2800      	cmp	r0, #0
 8005128:	f040 8298 	bne.w	800565c <_svfprintf_r+0x13b8>
 800512c:	ac2b      	add	r4, sp, #172	; 0xac
 800512e:	e7be      	b.n	80050ae <_svfprintf_r+0xe0a>
 8005130:	aa28      	add	r2, sp, #160	; 0xa0
 8005132:	4649      	mov	r1, r9
 8005134:	9807      	ldr	r0, [sp, #28]
 8005136:	f001 ff9e 	bl	8007076 <__ssprint_r>
 800513a:	2800      	cmp	r0, #0
 800513c:	f040 828e 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005140:	ac2b      	add	r4, sp, #172	; 0xac
 8005142:	e7ca      	b.n	80050da <_svfprintf_r+0xe36>
 8005144:	3210      	adds	r2, #16
 8005146:	2b07      	cmp	r3, #7
 8005148:	6067      	str	r7, [r4, #4]
 800514a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800514e:	dd08      	ble.n	8005162 <_svfprintf_r+0xebe>
 8005150:	aa28      	add	r2, sp, #160	; 0xa0
 8005152:	4649      	mov	r1, r9
 8005154:	9807      	ldr	r0, [sp, #28]
 8005156:	f001 ff8e 	bl	8007076 <__ssprint_r>
 800515a:	2800      	cmp	r0, #0
 800515c:	f040 827e 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005160:	a92b      	add	r1, sp, #172	; 0xac
 8005162:	3d10      	subs	r5, #16
 8005164:	460c      	mov	r4, r1
 8005166:	e7bf      	b.n	80050e8 <_svfprintf_r+0xe44>
 8005168:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800516a:	2b00      	cmp	r3, #0
 800516c:	dc74      	bgt.n	8005258 <_svfprintf_r+0xfb4>
 800516e:	4b38      	ldr	r3, [pc, #224]	; (8005250 <_svfprintf_r+0xfac>)
 8005170:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005172:	6023      	str	r3, [r4, #0]
 8005174:	2301      	movs	r3, #1
 8005176:	441d      	add	r5, r3
 8005178:	6063      	str	r3, [r4, #4]
 800517a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800517c:	952a      	str	r5, [sp, #168]	; 0xa8
 800517e:	3301      	adds	r3, #1
 8005180:	2b07      	cmp	r3, #7
 8005182:	9329      	str	r3, [sp, #164]	; 0xa4
 8005184:	dc3e      	bgt.n	8005204 <_svfprintf_r+0xf60>
 8005186:	3408      	adds	r4, #8
 8005188:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800518a:	b92b      	cbnz	r3, 8005198 <_svfprintf_r+0xef4>
 800518c:	9b08      	ldr	r3, [sp, #32]
 800518e:	b91b      	cbnz	r3, 8005198 <_svfprintf_r+0xef4>
 8005190:	f01a 0f01 	tst.w	sl, #1
 8005194:	f43f ae1c 	beq.w	8004dd0 <_svfprintf_r+0xb2c>
 8005198:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800519a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800519c:	6023      	str	r3, [r4, #0]
 800519e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80051a0:	6063      	str	r3, [r4, #4]
 80051a2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80051a4:	4413      	add	r3, r2
 80051a6:	932a      	str	r3, [sp, #168]	; 0xa8
 80051a8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80051aa:	3301      	adds	r3, #1
 80051ac:	2b07      	cmp	r3, #7
 80051ae:	9329      	str	r3, [sp, #164]	; 0xa4
 80051b0:	dc32      	bgt.n	8005218 <_svfprintf_r+0xf74>
 80051b2:	3408      	adds	r4, #8
 80051b4:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80051b6:	2d00      	cmp	r5, #0
 80051b8:	da1b      	bge.n	80051f2 <_svfprintf_r+0xf4e>
 80051ba:	4623      	mov	r3, r4
 80051bc:	2710      	movs	r7, #16
 80051be:	4e25      	ldr	r6, [pc, #148]	; (8005254 <_svfprintf_r+0xfb0>)
 80051c0:	426d      	negs	r5, r5
 80051c2:	2d10      	cmp	r5, #16
 80051c4:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
 80051c8:	f104 0408 	add.w	r4, r4, #8
 80051cc:	f102 0201 	add.w	r2, r2, #1
 80051d0:	601e      	str	r6, [r3, #0]
 80051d2:	dc2b      	bgt.n	800522c <_svfprintf_r+0xf88>
 80051d4:	605d      	str	r5, [r3, #4]
 80051d6:	2a07      	cmp	r2, #7
 80051d8:	440d      	add	r5, r1
 80051da:	e9cd 2529 	strd	r2, r5, [sp, #164]	; 0xa4
 80051de:	dd08      	ble.n	80051f2 <_svfprintf_r+0xf4e>
 80051e0:	aa28      	add	r2, sp, #160	; 0xa0
 80051e2:	4649      	mov	r1, r9
 80051e4:	9807      	ldr	r0, [sp, #28]
 80051e6:	f001 ff46 	bl	8007076 <__ssprint_r>
 80051ea:	2800      	cmp	r0, #0
 80051ec:	f040 8236 	bne.w	800565c <_svfprintf_r+0x13b8>
 80051f0:	ac2b      	add	r4, sp, #172	; 0xac
 80051f2:	9b08      	ldr	r3, [sp, #32]
 80051f4:	9a08      	ldr	r2, [sp, #32]
 80051f6:	6063      	str	r3, [r4, #4]
 80051f8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80051fa:	f8c4 b000 	str.w	fp, [r4]
 80051fe:	4413      	add	r3, r2
 8005200:	932a      	str	r3, [sp, #168]	; 0xa8
 8005202:	e5de      	b.n	8004dc2 <_svfprintf_r+0xb1e>
 8005204:	aa28      	add	r2, sp, #160	; 0xa0
 8005206:	4649      	mov	r1, r9
 8005208:	9807      	ldr	r0, [sp, #28]
 800520a:	f001 ff34 	bl	8007076 <__ssprint_r>
 800520e:	2800      	cmp	r0, #0
 8005210:	f040 8224 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005214:	ac2b      	add	r4, sp, #172	; 0xac
 8005216:	e7b7      	b.n	8005188 <_svfprintf_r+0xee4>
 8005218:	aa28      	add	r2, sp, #160	; 0xa0
 800521a:	4649      	mov	r1, r9
 800521c:	9807      	ldr	r0, [sp, #28]
 800521e:	f001 ff2a 	bl	8007076 <__ssprint_r>
 8005222:	2800      	cmp	r0, #0
 8005224:	f040 821a 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005228:	ac2b      	add	r4, sp, #172	; 0xac
 800522a:	e7c3      	b.n	80051b4 <_svfprintf_r+0xf10>
 800522c:	3110      	adds	r1, #16
 800522e:	2a07      	cmp	r2, #7
 8005230:	605f      	str	r7, [r3, #4]
 8005232:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
 8005236:	dd08      	ble.n	800524a <_svfprintf_r+0xfa6>
 8005238:	aa28      	add	r2, sp, #160	; 0xa0
 800523a:	4649      	mov	r1, r9
 800523c:	9807      	ldr	r0, [sp, #28]
 800523e:	f001 ff1a 	bl	8007076 <__ssprint_r>
 8005242:	2800      	cmp	r0, #0
 8005244:	f040 820a 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005248:	ac2b      	add	r4, sp, #172	; 0xac
 800524a:	3d10      	subs	r5, #16
 800524c:	4623      	mov	r3, r4
 800524e:	e7b8      	b.n	80051c2 <_svfprintf_r+0xf1e>
 8005250:	08009162 	.word	0x08009162
 8005254:	08009174 	.word	0x08009174
 8005258:	9b08      	ldr	r3, [sp, #32]
 800525a:	42b3      	cmp	r3, r6
 800525c:	bfa8      	it	ge
 800525e:	4633      	movge	r3, r6
 8005260:	2b00      	cmp	r3, #0
 8005262:	461d      	mov	r5, r3
 8005264:	dd0b      	ble.n	800527e <_svfprintf_r+0xfda>
 8005266:	e9c4 b300 	strd	fp, r3, [r4]
 800526a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800526c:	442b      	add	r3, r5
 800526e:	932a      	str	r3, [sp, #168]	; 0xa8
 8005270:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005272:	3301      	adds	r3, #1
 8005274:	2b07      	cmp	r3, #7
 8005276:	9329      	str	r3, [sp, #164]	; 0xa4
 8005278:	f300 8086 	bgt.w	8005388 <_svfprintf_r+0x10e4>
 800527c:	3408      	adds	r4, #8
 800527e:	2d00      	cmp	r5, #0
 8005280:	bfb4      	ite	lt
 8005282:	4635      	movlt	r5, r6
 8005284:	1b75      	subge	r5, r6, r5
 8005286:	2d00      	cmp	r5, #0
 8005288:	dd19      	ble.n	80052be <_svfprintf_r+0x101a>
 800528a:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 800528e:	4896      	ldr	r0, [pc, #600]	; (80054e8 <_svfprintf_r+0x1244>)
 8005290:	2d10      	cmp	r5, #16
 8005292:	f103 0301 	add.w	r3, r3, #1
 8005296:	f104 0108 	add.w	r1, r4, #8
 800529a:	6020      	str	r0, [r4, #0]
 800529c:	dc7e      	bgt.n	800539c <_svfprintf_r+0x10f8>
 800529e:	6065      	str	r5, [r4, #4]
 80052a0:	2b07      	cmp	r3, #7
 80052a2:	4415      	add	r5, r2
 80052a4:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 80052a8:	f340 808b 	ble.w	80053c2 <_svfprintf_r+0x111e>
 80052ac:	aa28      	add	r2, sp, #160	; 0xa0
 80052ae:	4649      	mov	r1, r9
 80052b0:	9807      	ldr	r0, [sp, #28]
 80052b2:	f001 fee0 	bl	8007076 <__ssprint_r>
 80052b6:	2800      	cmp	r0, #0
 80052b8:	f040 81d0 	bne.w	800565c <_svfprintf_r+0x13b8>
 80052bc:	ac2b      	add	r4, sp, #172	; 0xac
 80052be:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80052c2:	445e      	add	r6, fp
 80052c4:	d009      	beq.n	80052da <_svfprintf_r+0x1036>
 80052c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d17c      	bne.n	80053c6 <_svfprintf_r+0x1122>
 80052cc:	2f00      	cmp	r7, #0
 80052ce:	d17c      	bne.n	80053ca <_svfprintf_r+0x1126>
 80052d0:	9b08      	ldr	r3, [sp, #32]
 80052d2:	445b      	add	r3, fp
 80052d4:	429e      	cmp	r6, r3
 80052d6:	bf28      	it	cs
 80052d8:	461e      	movcs	r6, r3
 80052da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052dc:	9a08      	ldr	r2, [sp, #32]
 80052de:	4293      	cmp	r3, r2
 80052e0:	db02      	blt.n	80052e8 <_svfprintf_r+0x1044>
 80052e2:	f01a 0f01 	tst.w	sl, #1
 80052e6:	d00e      	beq.n	8005306 <_svfprintf_r+0x1062>
 80052e8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80052ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052f0:	6063      	str	r3, [r4, #4]
 80052f2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80052f4:	4413      	add	r3, r2
 80052f6:	932a      	str	r3, [sp, #168]	; 0xa8
 80052f8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80052fa:	3301      	adds	r3, #1
 80052fc:	2b07      	cmp	r3, #7
 80052fe:	9329      	str	r3, [sp, #164]	; 0xa4
 8005300:	f300 80dd 	bgt.w	80054be <_svfprintf_r+0x121a>
 8005304:	3408      	adds	r4, #8
 8005306:	9b08      	ldr	r3, [sp, #32]
 8005308:	9a08      	ldr	r2, [sp, #32]
 800530a:	eb0b 0503 	add.w	r5, fp, r3
 800530e:	1bab      	subs	r3, r5, r6
 8005310:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8005312:	1b55      	subs	r5, r2, r5
 8005314:	429d      	cmp	r5, r3
 8005316:	bfa8      	it	ge
 8005318:	461d      	movge	r5, r3
 800531a:	2d00      	cmp	r5, #0
 800531c:	dd0b      	ble.n	8005336 <_svfprintf_r+0x1092>
 800531e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005320:	e9c4 6500 	strd	r6, r5, [r4]
 8005324:	442b      	add	r3, r5
 8005326:	932a      	str	r3, [sp, #168]	; 0xa8
 8005328:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800532a:	3301      	adds	r3, #1
 800532c:	2b07      	cmp	r3, #7
 800532e:	9329      	str	r3, [sp, #164]	; 0xa4
 8005330:	f300 80cf 	bgt.w	80054d2 <_svfprintf_r+0x122e>
 8005334:	3408      	adds	r4, #8
 8005336:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005338:	9a08      	ldr	r2, [sp, #32]
 800533a:	2d00      	cmp	r5, #0
 800533c:	eba2 0303 	sub.w	r3, r2, r3
 8005340:	bfb4      	ite	lt
 8005342:	461d      	movlt	r5, r3
 8005344:	1b5d      	subge	r5, r3, r5
 8005346:	2d00      	cmp	r5, #0
 8005348:	f77f ad42 	ble.w	8004dd0 <_svfprintf_r+0xb2c>
 800534c:	2710      	movs	r7, #16
 800534e:	4e66      	ldr	r6, [pc, #408]	; (80054e8 <_svfprintf_r+0x1244>)
 8005350:	2d10      	cmp	r5, #16
 8005352:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005356:	f104 0108 	add.w	r1, r4, #8
 800535a:	f103 0301 	add.w	r3, r3, #1
 800535e:	6026      	str	r6, [r4, #0]
 8005360:	f77f aecb 	ble.w	80050fa <_svfprintf_r+0xe56>
 8005364:	3210      	adds	r2, #16
 8005366:	2b07      	cmp	r3, #7
 8005368:	6067      	str	r7, [r4, #4]
 800536a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800536e:	dd08      	ble.n	8005382 <_svfprintf_r+0x10de>
 8005370:	aa28      	add	r2, sp, #160	; 0xa0
 8005372:	4649      	mov	r1, r9
 8005374:	9807      	ldr	r0, [sp, #28]
 8005376:	f001 fe7e 	bl	8007076 <__ssprint_r>
 800537a:	2800      	cmp	r0, #0
 800537c:	f040 816e 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005380:	a92b      	add	r1, sp, #172	; 0xac
 8005382:	3d10      	subs	r5, #16
 8005384:	460c      	mov	r4, r1
 8005386:	e7e3      	b.n	8005350 <_svfprintf_r+0x10ac>
 8005388:	aa28      	add	r2, sp, #160	; 0xa0
 800538a:	4649      	mov	r1, r9
 800538c:	9807      	ldr	r0, [sp, #28]
 800538e:	f001 fe72 	bl	8007076 <__ssprint_r>
 8005392:	2800      	cmp	r0, #0
 8005394:	f040 8162 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005398:	ac2b      	add	r4, sp, #172	; 0xac
 800539a:	e770      	b.n	800527e <_svfprintf_r+0xfda>
 800539c:	2010      	movs	r0, #16
 800539e:	2b07      	cmp	r3, #7
 80053a0:	4402      	add	r2, r0
 80053a2:	6060      	str	r0, [r4, #4]
 80053a4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 80053a8:	dd08      	ble.n	80053bc <_svfprintf_r+0x1118>
 80053aa:	aa28      	add	r2, sp, #160	; 0xa0
 80053ac:	4649      	mov	r1, r9
 80053ae:	9807      	ldr	r0, [sp, #28]
 80053b0:	f001 fe61 	bl	8007076 <__ssprint_r>
 80053b4:	2800      	cmp	r0, #0
 80053b6:	f040 8151 	bne.w	800565c <_svfprintf_r+0x13b8>
 80053ba:	a92b      	add	r1, sp, #172	; 0xac
 80053bc:	3d10      	subs	r5, #16
 80053be:	460c      	mov	r4, r1
 80053c0:	e763      	b.n	800528a <_svfprintf_r+0xfe6>
 80053c2:	460c      	mov	r4, r1
 80053c4:	e77b      	b.n	80052be <_svfprintf_r+0x101a>
 80053c6:	2f00      	cmp	r7, #0
 80053c8:	d049      	beq.n	800545e <_svfprintf_r+0x11ba>
 80053ca:	3f01      	subs	r7, #1
 80053cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80053ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80053d0:	6023      	str	r3, [r4, #0]
 80053d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80053d4:	6063      	str	r3, [r4, #4]
 80053d6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80053d8:	4413      	add	r3, r2
 80053da:	932a      	str	r3, [sp, #168]	; 0xa8
 80053dc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80053de:	3301      	adds	r3, #1
 80053e0:	2b07      	cmp	r3, #7
 80053e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80053e4:	dc42      	bgt.n	800546c <_svfprintf_r+0x11c8>
 80053e6:	3408      	adds	r4, #8
 80053e8:	9b08      	ldr	r3, [sp, #32]
 80053ea:	445b      	add	r3, fp
 80053ec:	1b9a      	subs	r2, r3, r6
 80053ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	4293      	cmp	r3, r2
 80053f4:	bfa8      	it	ge
 80053f6:	4613      	movge	r3, r2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	461d      	mov	r5, r3
 80053fc:	dd0a      	ble.n	8005414 <_svfprintf_r+0x1170>
 80053fe:	e9c4 6300 	strd	r6, r3, [r4]
 8005402:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005404:	442b      	add	r3, r5
 8005406:	932a      	str	r3, [sp, #168]	; 0xa8
 8005408:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800540a:	3301      	adds	r3, #1
 800540c:	2b07      	cmp	r3, #7
 800540e:	9329      	str	r3, [sp, #164]	; 0xa4
 8005410:	dc36      	bgt.n	8005480 <_svfprintf_r+0x11dc>
 8005412:	3408      	adds	r4, #8
 8005414:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005416:	2d00      	cmp	r5, #0
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	bfb4      	ite	lt
 800541c:	461d      	movlt	r5, r3
 800541e:	1b5d      	subge	r5, r3, r5
 8005420:	2d00      	cmp	r5, #0
 8005422:	dd18      	ble.n	8005456 <_svfprintf_r+0x11b2>
 8005424:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8005428:	482f      	ldr	r0, [pc, #188]	; (80054e8 <_svfprintf_r+0x1244>)
 800542a:	2d10      	cmp	r5, #16
 800542c:	f102 0201 	add.w	r2, r2, #1
 8005430:	f104 0108 	add.w	r1, r4, #8
 8005434:	6020      	str	r0, [r4, #0]
 8005436:	dc2d      	bgt.n	8005494 <_svfprintf_r+0x11f0>
 8005438:	442b      	add	r3, r5
 800543a:	2a07      	cmp	r2, #7
 800543c:	6065      	str	r5, [r4, #4]
 800543e:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005442:	dd3a      	ble.n	80054ba <_svfprintf_r+0x1216>
 8005444:	aa28      	add	r2, sp, #160	; 0xa0
 8005446:	4649      	mov	r1, r9
 8005448:	9807      	ldr	r0, [sp, #28]
 800544a:	f001 fe14 	bl	8007076 <__ssprint_r>
 800544e:	2800      	cmp	r0, #0
 8005450:	f040 8104 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005454:	ac2b      	add	r4, sp, #172	; 0xac
 8005456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	441e      	add	r6, r3
 800545c:	e733      	b.n	80052c6 <_svfprintf_r+0x1022>
 800545e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005460:	3b01      	subs	r3, #1
 8005462:	930d      	str	r3, [sp, #52]	; 0x34
 8005464:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005466:	3b01      	subs	r3, #1
 8005468:	930b      	str	r3, [sp, #44]	; 0x2c
 800546a:	e7af      	b.n	80053cc <_svfprintf_r+0x1128>
 800546c:	aa28      	add	r2, sp, #160	; 0xa0
 800546e:	4649      	mov	r1, r9
 8005470:	9807      	ldr	r0, [sp, #28]
 8005472:	f001 fe00 	bl	8007076 <__ssprint_r>
 8005476:	2800      	cmp	r0, #0
 8005478:	f040 80f0 	bne.w	800565c <_svfprintf_r+0x13b8>
 800547c:	ac2b      	add	r4, sp, #172	; 0xac
 800547e:	e7b3      	b.n	80053e8 <_svfprintf_r+0x1144>
 8005480:	aa28      	add	r2, sp, #160	; 0xa0
 8005482:	4649      	mov	r1, r9
 8005484:	9807      	ldr	r0, [sp, #28]
 8005486:	f001 fdf6 	bl	8007076 <__ssprint_r>
 800548a:	2800      	cmp	r0, #0
 800548c:	f040 80e6 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005490:	ac2b      	add	r4, sp, #172	; 0xac
 8005492:	e7bf      	b.n	8005414 <_svfprintf_r+0x1170>
 8005494:	2010      	movs	r0, #16
 8005496:	2a07      	cmp	r2, #7
 8005498:	4403      	add	r3, r0
 800549a:	6060      	str	r0, [r4, #4]
 800549c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80054a0:	dd08      	ble.n	80054b4 <_svfprintf_r+0x1210>
 80054a2:	aa28      	add	r2, sp, #160	; 0xa0
 80054a4:	4649      	mov	r1, r9
 80054a6:	9807      	ldr	r0, [sp, #28]
 80054a8:	f001 fde5 	bl	8007076 <__ssprint_r>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	f040 80d5 	bne.w	800565c <_svfprintf_r+0x13b8>
 80054b2:	a92b      	add	r1, sp, #172	; 0xac
 80054b4:	3d10      	subs	r5, #16
 80054b6:	460c      	mov	r4, r1
 80054b8:	e7b4      	b.n	8005424 <_svfprintf_r+0x1180>
 80054ba:	460c      	mov	r4, r1
 80054bc:	e7cb      	b.n	8005456 <_svfprintf_r+0x11b2>
 80054be:	aa28      	add	r2, sp, #160	; 0xa0
 80054c0:	4649      	mov	r1, r9
 80054c2:	9807      	ldr	r0, [sp, #28]
 80054c4:	f001 fdd7 	bl	8007076 <__ssprint_r>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	f040 80c7 	bne.w	800565c <_svfprintf_r+0x13b8>
 80054ce:	ac2b      	add	r4, sp, #172	; 0xac
 80054d0:	e719      	b.n	8005306 <_svfprintf_r+0x1062>
 80054d2:	aa28      	add	r2, sp, #160	; 0xa0
 80054d4:	4649      	mov	r1, r9
 80054d6:	9807      	ldr	r0, [sp, #28]
 80054d8:	f001 fdcd 	bl	8007076 <__ssprint_r>
 80054dc:	2800      	cmp	r0, #0
 80054de:	f040 80bd 	bne.w	800565c <_svfprintf_r+0x13b8>
 80054e2:	ac2b      	add	r4, sp, #172	; 0xac
 80054e4:	e727      	b.n	8005336 <_svfprintf_r+0x1092>
 80054e6:	bf00      	nop
 80054e8:	08009174 	.word	0x08009174
 80054ec:	9a08      	ldr	r2, [sp, #32]
 80054ee:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80054f0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80054f2:	2a01      	cmp	r2, #1
 80054f4:	f105 0501 	add.w	r5, r5, #1
 80054f8:	f103 0301 	add.w	r3, r3, #1
 80054fc:	f104 0608 	add.w	r6, r4, #8
 8005500:	dc02      	bgt.n	8005508 <_svfprintf_r+0x1264>
 8005502:	f01a 0f01 	tst.w	sl, #1
 8005506:	d07d      	beq.n	8005604 <_svfprintf_r+0x1360>
 8005508:	2201      	movs	r2, #1
 800550a:	2b07      	cmp	r3, #7
 800550c:	f8c4 b000 	str.w	fp, [r4]
 8005510:	6062      	str	r2, [r4, #4]
 8005512:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005516:	dd08      	ble.n	800552a <_svfprintf_r+0x1286>
 8005518:	aa28      	add	r2, sp, #160	; 0xa0
 800551a:	4649      	mov	r1, r9
 800551c:	9807      	ldr	r0, [sp, #28]
 800551e:	f001 fdaa 	bl	8007076 <__ssprint_r>
 8005522:	2800      	cmp	r0, #0
 8005524:	f040 809a 	bne.w	800565c <_svfprintf_r+0x13b8>
 8005528:	ae2b      	add	r6, sp, #172	; 0xac
 800552a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800552c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800552e:	6033      	str	r3, [r6, #0]
 8005530:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005532:	6073      	str	r3, [r6, #4]
 8005534:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005536:	4413      	add	r3, r2
 8005538:	932a      	str	r3, [sp, #168]	; 0xa8
 800553a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800553c:	3301      	adds	r3, #1
 800553e:	2b07      	cmp	r3, #7
 8005540:	9329      	str	r3, [sp, #164]	; 0xa4
 8005542:	dc31      	bgt.n	80055a8 <_svfprintf_r+0x1304>
 8005544:	3608      	adds	r6, #8
 8005546:	9b08      	ldr	r3, [sp, #32]
 8005548:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 800554c:	1e5c      	subs	r4, r3, #1
 800554e:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8005552:	f7fb fa29 	bl	80009a8 <__aeabi_dcmpeq>
 8005556:	2800      	cmp	r0, #0
 8005558:	d12f      	bne.n	80055ba <_svfprintf_r+0x1316>
 800555a:	f10b 0301 	add.w	r3, fp, #1
 800555e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8005560:	e9c6 3400 	strd	r3, r4, [r6]
 8005564:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005566:	9908      	ldr	r1, [sp, #32]
 8005568:	3201      	adds	r2, #1
 800556a:	3b01      	subs	r3, #1
 800556c:	440b      	add	r3, r1
 800556e:	2a07      	cmp	r2, #7
 8005570:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8005574:	dd4f      	ble.n	8005616 <_svfprintf_r+0x1372>
 8005576:	aa28      	add	r2, sp, #160	; 0xa0
 8005578:	4649      	mov	r1, r9
 800557a:	9807      	ldr	r0, [sp, #28]
 800557c:	f001 fd7b 	bl	8007076 <__ssprint_r>
 8005580:	2800      	cmp	r0, #0
 8005582:	d16b      	bne.n	800565c <_svfprintf_r+0x13b8>
 8005584:	ae2b      	add	r6, sp, #172	; 0xac
 8005586:	ab24      	add	r3, sp, #144	; 0x90
 8005588:	6033      	str	r3, [r6, #0]
 800558a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800558c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800558e:	6073      	str	r3, [r6, #4]
 8005590:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8005592:	4413      	add	r3, r2
 8005594:	932a      	str	r3, [sp, #168]	; 0xa8
 8005596:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005598:	3301      	adds	r3, #1
 800559a:	2b07      	cmp	r3, #7
 800559c:	9329      	str	r3, [sp, #164]	; 0xa4
 800559e:	f73f adb3 	bgt.w	8005108 <_svfprintf_r+0xe64>
 80055a2:	f106 0408 	add.w	r4, r6, #8
 80055a6:	e413      	b.n	8004dd0 <_svfprintf_r+0xb2c>
 80055a8:	aa28      	add	r2, sp, #160	; 0xa0
 80055aa:	4649      	mov	r1, r9
 80055ac:	9807      	ldr	r0, [sp, #28]
 80055ae:	f001 fd62 	bl	8007076 <__ssprint_r>
 80055b2:	2800      	cmp	r0, #0
 80055b4:	d152      	bne.n	800565c <_svfprintf_r+0x13b8>
 80055b6:	ae2b      	add	r6, sp, #172	; 0xac
 80055b8:	e7c5      	b.n	8005546 <_svfprintf_r+0x12a2>
 80055ba:	2c00      	cmp	r4, #0
 80055bc:	dde3      	ble.n	8005586 <_svfprintf_r+0x12e2>
 80055be:	2710      	movs	r7, #16
 80055c0:	4d3d      	ldr	r5, [pc, #244]	; (80056b8 <_svfprintf_r+0x1414>)
 80055c2:	2c10      	cmp	r4, #16
 80055c4:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80055c8:	f106 0108 	add.w	r1, r6, #8
 80055cc:	f103 0301 	add.w	r3, r3, #1
 80055d0:	6035      	str	r5, [r6, #0]
 80055d2:	dc07      	bgt.n	80055e4 <_svfprintf_r+0x1340>
 80055d4:	6074      	str	r4, [r6, #4]
 80055d6:	2b07      	cmp	r3, #7
 80055d8:	4414      	add	r4, r2
 80055da:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
 80055de:	dcca      	bgt.n	8005576 <_svfprintf_r+0x12d2>
 80055e0:	460e      	mov	r6, r1
 80055e2:	e7d0      	b.n	8005586 <_svfprintf_r+0x12e2>
 80055e4:	3210      	adds	r2, #16
 80055e6:	2b07      	cmp	r3, #7
 80055e8:	6077      	str	r7, [r6, #4]
 80055ea:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 80055ee:	dd06      	ble.n	80055fe <_svfprintf_r+0x135a>
 80055f0:	aa28      	add	r2, sp, #160	; 0xa0
 80055f2:	4649      	mov	r1, r9
 80055f4:	9807      	ldr	r0, [sp, #28]
 80055f6:	f001 fd3e 	bl	8007076 <__ssprint_r>
 80055fa:	bb78      	cbnz	r0, 800565c <_svfprintf_r+0x13b8>
 80055fc:	a92b      	add	r1, sp, #172	; 0xac
 80055fe:	3c10      	subs	r4, #16
 8005600:	460e      	mov	r6, r1
 8005602:	e7de      	b.n	80055c2 <_svfprintf_r+0x131e>
 8005604:	2201      	movs	r2, #1
 8005606:	2b07      	cmp	r3, #7
 8005608:	f8c4 b000 	str.w	fp, [r4]
 800560c:	6062      	str	r2, [r4, #4]
 800560e:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005612:	ddb8      	ble.n	8005586 <_svfprintf_r+0x12e2>
 8005614:	e7af      	b.n	8005576 <_svfprintf_r+0x12d2>
 8005616:	3608      	adds	r6, #8
 8005618:	e7b5      	b.n	8005586 <_svfprintf_r+0x12e2>
 800561a:	460c      	mov	r4, r1
 800561c:	f7ff bbd8 	b.w	8004dd0 <_svfprintf_r+0xb2c>
 8005620:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005622:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005624:	1a9d      	subs	r5, r3, r2
 8005626:	2d00      	cmp	r5, #0
 8005628:	f77f abd6 	ble.w	8004dd8 <_svfprintf_r+0xb34>
 800562c:	2710      	movs	r7, #16
 800562e:	4e23      	ldr	r6, [pc, #140]	; (80056bc <_svfprintf_r+0x1418>)
 8005630:	2d10      	cmp	r5, #16
 8005632:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8005636:	6026      	str	r6, [r4, #0]
 8005638:	f103 0301 	add.w	r3, r3, #1
 800563c:	dc18      	bgt.n	8005670 <_svfprintf_r+0x13cc>
 800563e:	6065      	str	r5, [r4, #4]
 8005640:	2b07      	cmp	r3, #7
 8005642:	4415      	add	r5, r2
 8005644:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8005648:	f77f abc6 	ble.w	8004dd8 <_svfprintf_r+0xb34>
 800564c:	aa28      	add	r2, sp, #160	; 0xa0
 800564e:	4649      	mov	r1, r9
 8005650:	9807      	ldr	r0, [sp, #28]
 8005652:	f001 fd10 	bl	8007076 <__ssprint_r>
 8005656:	2800      	cmp	r0, #0
 8005658:	f43f abbe 	beq.w	8004dd8 <_svfprintf_r+0xb34>
 800565c:	f1b8 0f00 	cmp.w	r8, #0
 8005660:	f43f a8a9 	beq.w	80047b6 <_svfprintf_r+0x512>
 8005664:	4641      	mov	r1, r8
 8005666:	9807      	ldr	r0, [sp, #28]
 8005668:	f000 fed4 	bl	8006414 <_free_r>
 800566c:	f7ff b8a3 	b.w	80047b6 <_svfprintf_r+0x512>
 8005670:	3210      	adds	r2, #16
 8005672:	2b07      	cmp	r3, #7
 8005674:	6067      	str	r7, [r4, #4]
 8005676:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800567a:	dc02      	bgt.n	8005682 <_svfprintf_r+0x13de>
 800567c:	3408      	adds	r4, #8
 800567e:	3d10      	subs	r5, #16
 8005680:	e7d6      	b.n	8005630 <_svfprintf_r+0x138c>
 8005682:	aa28      	add	r2, sp, #160	; 0xa0
 8005684:	4649      	mov	r1, r9
 8005686:	9807      	ldr	r0, [sp, #28]
 8005688:	f001 fcf5 	bl	8007076 <__ssprint_r>
 800568c:	2800      	cmp	r0, #0
 800568e:	d1e5      	bne.n	800565c <_svfprintf_r+0x13b8>
 8005690:	ac2b      	add	r4, sp, #172	; 0xac
 8005692:	e7f4      	b.n	800567e <_svfprintf_r+0x13da>
 8005694:	4641      	mov	r1, r8
 8005696:	9807      	ldr	r0, [sp, #28]
 8005698:	f000 febc 	bl	8006414 <_free_r>
 800569c:	f7ff bbb4 	b.w	8004e08 <_svfprintf_r+0xb64>
 80056a0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f43f a887 	beq.w	80047b6 <_svfprintf_r+0x512>
 80056a8:	aa28      	add	r2, sp, #160	; 0xa0
 80056aa:	4649      	mov	r1, r9
 80056ac:	9807      	ldr	r0, [sp, #28]
 80056ae:	f001 fce2 	bl	8007076 <__ssprint_r>
 80056b2:	f7ff b880 	b.w	80047b6 <_svfprintf_r+0x512>
 80056b6:	bf00      	nop
 80056b8:	08009174 	.word	0x08009174
 80056bc:	08009164 	.word	0x08009164

080056c0 <register_fini>:
 80056c0:	4b02      	ldr	r3, [pc, #8]	; (80056cc <register_fini+0xc>)
 80056c2:	b113      	cbz	r3, 80056ca <register_fini+0xa>
 80056c4:	4802      	ldr	r0, [pc, #8]	; (80056d0 <register_fini+0x10>)
 80056c6:	f000 b805 	b.w	80056d4 <atexit>
 80056ca:	4770      	bx	lr
 80056cc:	00000000 	.word	0x00000000
 80056d0:	08006345 	.word	0x08006345

080056d4 <atexit>:
 80056d4:	2300      	movs	r3, #0
 80056d6:	4601      	mov	r1, r0
 80056d8:	461a      	mov	r2, r3
 80056da:	4618      	mov	r0, r3
 80056dc:	f001 bd50 	b.w	8007180 <__register_exitproc>

080056e0 <quorem>:
 80056e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e4:	6903      	ldr	r3, [r0, #16]
 80056e6:	690c      	ldr	r4, [r1, #16]
 80056e8:	4680      	mov	r8, r0
 80056ea:	42a3      	cmp	r3, r4
 80056ec:	f2c0 8084 	blt.w	80057f8 <quorem+0x118>
 80056f0:	3c01      	subs	r4, #1
 80056f2:	f101 0714 	add.w	r7, r1, #20
 80056f6:	f100 0614 	add.w	r6, r0, #20
 80056fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80056fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005702:	3501      	adds	r5, #1
 8005704:	fbb0 f5f5 	udiv	r5, r0, r5
 8005708:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800570c:	eb06 030c 	add.w	r3, r6, ip
 8005710:	eb07 090c 	add.w	r9, r7, ip
 8005714:	9301      	str	r3, [sp, #4]
 8005716:	b39d      	cbz	r5, 8005780 <quorem+0xa0>
 8005718:	f04f 0a00 	mov.w	sl, #0
 800571c:	4638      	mov	r0, r7
 800571e:	46b6      	mov	lr, r6
 8005720:	46d3      	mov	fp, sl
 8005722:	f850 2b04 	ldr.w	r2, [r0], #4
 8005726:	b293      	uxth	r3, r2
 8005728:	fb05 a303 	mla	r3, r5, r3, sl
 800572c:	0c12      	lsrs	r2, r2, #16
 800572e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005732:	fb05 a202 	mla	r2, r5, r2, sl
 8005736:	b29b      	uxth	r3, r3
 8005738:	ebab 0303 	sub.w	r3, fp, r3
 800573c:	f8de b000 	ldr.w	fp, [lr]
 8005740:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005744:	fa1f fb8b 	uxth.w	fp, fp
 8005748:	445b      	add	r3, fp
 800574a:	fa1f fb82 	uxth.w	fp, r2
 800574e:	f8de 2000 	ldr.w	r2, [lr]
 8005752:	4581      	cmp	r9, r0
 8005754:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005758:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800575c:	b29b      	uxth	r3, r3
 800575e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005762:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005766:	f84e 3b04 	str.w	r3, [lr], #4
 800576a:	d2da      	bcs.n	8005722 <quorem+0x42>
 800576c:	f856 300c 	ldr.w	r3, [r6, ip]
 8005770:	b933      	cbnz	r3, 8005780 <quorem+0xa0>
 8005772:	9b01      	ldr	r3, [sp, #4]
 8005774:	3b04      	subs	r3, #4
 8005776:	429e      	cmp	r6, r3
 8005778:	461a      	mov	r2, r3
 800577a:	d331      	bcc.n	80057e0 <quorem+0x100>
 800577c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005780:	4640      	mov	r0, r8
 8005782:	f001 fb59 	bl	8006e38 <__mcmp>
 8005786:	2800      	cmp	r0, #0
 8005788:	db26      	blt.n	80057d8 <quorem+0xf8>
 800578a:	4630      	mov	r0, r6
 800578c:	f04f 0c00 	mov.w	ip, #0
 8005790:	3501      	adds	r5, #1
 8005792:	f857 1b04 	ldr.w	r1, [r7], #4
 8005796:	f8d0 e000 	ldr.w	lr, [r0]
 800579a:	b28b      	uxth	r3, r1
 800579c:	ebac 0303 	sub.w	r3, ip, r3
 80057a0:	fa1f f28e 	uxth.w	r2, lr
 80057a4:	4413      	add	r3, r2
 80057a6:	0c0a      	lsrs	r2, r1, #16
 80057a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80057ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057b6:	45b9      	cmp	r9, r7
 80057b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80057bc:	f840 3b04 	str.w	r3, [r0], #4
 80057c0:	d2e7      	bcs.n	8005792 <quorem+0xb2>
 80057c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80057c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80057ca:	b92a      	cbnz	r2, 80057d8 <quorem+0xf8>
 80057cc:	3b04      	subs	r3, #4
 80057ce:	429e      	cmp	r6, r3
 80057d0:	461a      	mov	r2, r3
 80057d2:	d30b      	bcc.n	80057ec <quorem+0x10c>
 80057d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80057d8:	4628      	mov	r0, r5
 80057da:	b003      	add	sp, #12
 80057dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	3b04      	subs	r3, #4
 80057e4:	2a00      	cmp	r2, #0
 80057e6:	d1c9      	bne.n	800577c <quorem+0x9c>
 80057e8:	3c01      	subs	r4, #1
 80057ea:	e7c4      	b.n	8005776 <quorem+0x96>
 80057ec:	6812      	ldr	r2, [r2, #0]
 80057ee:	3b04      	subs	r3, #4
 80057f0:	2a00      	cmp	r2, #0
 80057f2:	d1ef      	bne.n	80057d4 <quorem+0xf4>
 80057f4:	3c01      	subs	r4, #1
 80057f6:	e7ea      	b.n	80057ce <quorem+0xee>
 80057f8:	2000      	movs	r0, #0
 80057fa:	e7ee      	b.n	80057da <quorem+0xfa>
 80057fc:	0000      	movs	r0, r0
	...

08005800 <_dtoa_r>:
 8005800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005804:	4616      	mov	r6, r2
 8005806:	461f      	mov	r7, r3
 8005808:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800580a:	b095      	sub	sp, #84	; 0x54
 800580c:	4604      	mov	r4, r0
 800580e:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8005810:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005814:	b141      	cbz	r1, 8005828 <_dtoa_r+0x28>
 8005816:	2301      	movs	r3, #1
 8005818:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800581a:	4093      	lsls	r3, r2
 800581c:	608b      	str	r3, [r1, #8]
 800581e:	604a      	str	r2, [r1, #4]
 8005820:	f001 f945 	bl	8006aae <_Bfree>
 8005824:	2300      	movs	r3, #0
 8005826:	6423      	str	r3, [r4, #64]	; 0x40
 8005828:	1e3b      	subs	r3, r7, #0
 800582a:	bfaf      	iteee	ge
 800582c:	2300      	movge	r3, #0
 800582e:	2201      	movlt	r2, #1
 8005830:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005834:	9303      	strlt	r3, [sp, #12]
 8005836:	bfa8      	it	ge
 8005838:	602b      	strge	r3, [r5, #0]
 800583a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800583e:	4bb0      	ldr	r3, [pc, #704]	; (8005b00 <_dtoa_r+0x300>)
 8005840:	bfb8      	it	lt
 8005842:	602a      	strlt	r2, [r5, #0]
 8005844:	ea33 0308 	bics.w	r3, r3, r8
 8005848:	d116      	bne.n	8005878 <_dtoa_r+0x78>
 800584a:	f242 730f 	movw	r3, #9999	; 0x270f
 800584e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005850:	6013      	str	r3, [r2, #0]
 8005852:	9b02      	ldr	r3, [sp, #8]
 8005854:	b923      	cbnz	r3, 8005860 <_dtoa_r+0x60>
 8005856:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800585a:	2800      	cmp	r0, #0
 800585c:	f000 853f 	beq.w	80062de <_dtoa_r+0xade>
 8005860:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005862:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 8005b14 <_dtoa_r+0x314>
 8005866:	b11b      	cbz	r3, 8005870 <_dtoa_r+0x70>
 8005868:	f10b 0303 	add.w	r3, fp, #3
 800586c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800586e:	6013      	str	r3, [r2, #0]
 8005870:	4658      	mov	r0, fp
 8005872:	b015      	add	sp, #84	; 0x54
 8005874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005878:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800587c:	2200      	movs	r2, #0
 800587e:	2300      	movs	r3, #0
 8005880:	4630      	mov	r0, r6
 8005882:	4639      	mov	r1, r7
 8005884:	f7fb f890 	bl	80009a8 <__aeabi_dcmpeq>
 8005888:	4682      	mov	sl, r0
 800588a:	b160      	cbz	r0, 80058a6 <_dtoa_r+0xa6>
 800588c:	2301      	movs	r3, #1
 800588e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005894:	2b00      	cmp	r3, #0
 8005896:	f000 851e 	beq.w	80062d6 <_dtoa_r+0xad6>
 800589a:	4b9a      	ldr	r3, [pc, #616]	; (8005b04 <_dtoa_r+0x304>)
 800589c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800589e:	f103 3bff 	add.w	fp, r3, #4294967295
 80058a2:	6013      	str	r3, [r2, #0]
 80058a4:	e7e4      	b.n	8005870 <_dtoa_r+0x70>
 80058a6:	ab12      	add	r3, sp, #72	; 0x48
 80058a8:	9301      	str	r3, [sp, #4]
 80058aa:	ab13      	add	r3, sp, #76	; 0x4c
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	4632      	mov	r2, r6
 80058b0:	463b      	mov	r3, r7
 80058b2:	4620      	mov	r0, r4
 80058b4:	f001 fb38 	bl	8006f28 <__d2b>
 80058b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80058bc:	9006      	str	r0, [sp, #24]
 80058be:	2d00      	cmp	r5, #0
 80058c0:	d07d      	beq.n	80059be <_dtoa_r+0x1be>
 80058c2:	46b0      	mov	r8, r6
 80058c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80058c8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80058cc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80058d0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80058d4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80058d8:	2200      	movs	r2, #0
 80058da:	4b8b      	ldr	r3, [pc, #556]	; (8005b08 <_dtoa_r+0x308>)
 80058dc:	4640      	mov	r0, r8
 80058de:	4649      	mov	r1, r9
 80058e0:	f7fa fc42 	bl	8000168 <__aeabi_dsub>
 80058e4:	a380      	add	r3, pc, #512	; (adr r3, 8005ae8 <_dtoa_r+0x2e8>)
 80058e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ea:	f7fa fdf5 	bl	80004d8 <__aeabi_dmul>
 80058ee:	a380      	add	r3, pc, #512	; (adr r3, 8005af0 <_dtoa_r+0x2f0>)
 80058f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f4:	f7fa fc3a 	bl	800016c <__adddf3>
 80058f8:	4606      	mov	r6, r0
 80058fa:	4628      	mov	r0, r5
 80058fc:	460f      	mov	r7, r1
 80058fe:	f7fa fd81 	bl	8000404 <__aeabi_i2d>
 8005902:	a37d      	add	r3, pc, #500	; (adr r3, 8005af8 <_dtoa_r+0x2f8>)
 8005904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005908:	f7fa fde6 	bl	80004d8 <__aeabi_dmul>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	4630      	mov	r0, r6
 8005912:	4639      	mov	r1, r7
 8005914:	f7fa fc2a 	bl	800016c <__adddf3>
 8005918:	4606      	mov	r6, r0
 800591a:	460f      	mov	r7, r1
 800591c:	f7fb f88c 	bl	8000a38 <__aeabi_d2iz>
 8005920:	2200      	movs	r2, #0
 8005922:	4682      	mov	sl, r0
 8005924:	2300      	movs	r3, #0
 8005926:	4630      	mov	r0, r6
 8005928:	4639      	mov	r1, r7
 800592a:	f7fb f847 	bl	80009bc <__aeabi_dcmplt>
 800592e:	b148      	cbz	r0, 8005944 <_dtoa_r+0x144>
 8005930:	4650      	mov	r0, sl
 8005932:	f7fa fd67 	bl	8000404 <__aeabi_i2d>
 8005936:	4632      	mov	r2, r6
 8005938:	463b      	mov	r3, r7
 800593a:	f7fb f835 	bl	80009a8 <__aeabi_dcmpeq>
 800593e:	b908      	cbnz	r0, 8005944 <_dtoa_r+0x144>
 8005940:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005944:	f1ba 0f16 	cmp.w	sl, #22
 8005948:	d85a      	bhi.n	8005a00 <_dtoa_r+0x200>
 800594a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800594e:	496f      	ldr	r1, [pc, #444]	; (8005b0c <_dtoa_r+0x30c>)
 8005950:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005954:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005958:	f7fb f84e 	bl	80009f8 <__aeabi_dcmpgt>
 800595c:	2800      	cmp	r0, #0
 800595e:	d051      	beq.n	8005a04 <_dtoa_r+0x204>
 8005960:	2300      	movs	r3, #0
 8005962:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005966:	930d      	str	r3, [sp, #52]	; 0x34
 8005968:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800596a:	1b5d      	subs	r5, r3, r5
 800596c:	1e6b      	subs	r3, r5, #1
 800596e:	9307      	str	r3, [sp, #28]
 8005970:	bf43      	ittte	mi
 8005972:	2300      	movmi	r3, #0
 8005974:	f1c5 0901 	rsbmi	r9, r5, #1
 8005978:	9307      	strmi	r3, [sp, #28]
 800597a:	f04f 0900 	movpl.w	r9, #0
 800597e:	f1ba 0f00 	cmp.w	sl, #0
 8005982:	db41      	blt.n	8005a08 <_dtoa_r+0x208>
 8005984:	9b07      	ldr	r3, [sp, #28]
 8005986:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800598a:	4453      	add	r3, sl
 800598c:	9307      	str	r3, [sp, #28]
 800598e:	2300      	movs	r3, #0
 8005990:	9308      	str	r3, [sp, #32]
 8005992:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005994:	2b09      	cmp	r3, #9
 8005996:	f200 808c 	bhi.w	8005ab2 <_dtoa_r+0x2b2>
 800599a:	2b05      	cmp	r3, #5
 800599c:	bfc4      	itt	gt
 800599e:	3b04      	subgt	r3, #4
 80059a0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80059a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80059a4:	bfc8      	it	gt
 80059a6:	2500      	movgt	r5, #0
 80059a8:	f1a3 0302 	sub.w	r3, r3, #2
 80059ac:	bfd8      	it	le
 80059ae:	2501      	movle	r5, #1
 80059b0:	2b03      	cmp	r3, #3
 80059b2:	f200 808a 	bhi.w	8005aca <_dtoa_r+0x2ca>
 80059b6:	e8df f003 	tbb	[pc, r3]
 80059ba:	7a78      	.short	0x7a78
 80059bc:	6c2f      	.short	0x6c2f
 80059be:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80059c2:	441d      	add	r5, r3
 80059c4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80059c8:	2820      	cmp	r0, #32
 80059ca:	dd13      	ble.n	80059f4 <_dtoa_r+0x1f4>
 80059cc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80059d0:	9b02      	ldr	r3, [sp, #8]
 80059d2:	fa08 f800 	lsl.w	r8, r8, r0
 80059d6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80059da:	fa23 f000 	lsr.w	r0, r3, r0
 80059de:	ea48 0000 	orr.w	r0, r8, r0
 80059e2:	f7fa fcff 	bl	80003e4 <__aeabi_ui2d>
 80059e6:	2301      	movs	r3, #1
 80059e8:	4680      	mov	r8, r0
 80059ea:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 80059ee:	3d01      	subs	r5, #1
 80059f0:	9310      	str	r3, [sp, #64]	; 0x40
 80059f2:	e771      	b.n	80058d8 <_dtoa_r+0xd8>
 80059f4:	9b02      	ldr	r3, [sp, #8]
 80059f6:	f1c0 0020 	rsb	r0, r0, #32
 80059fa:	fa03 f000 	lsl.w	r0, r3, r0
 80059fe:	e7f0      	b.n	80059e2 <_dtoa_r+0x1e2>
 8005a00:	2301      	movs	r3, #1
 8005a02:	e7b0      	b.n	8005966 <_dtoa_r+0x166>
 8005a04:	900d      	str	r0, [sp, #52]	; 0x34
 8005a06:	e7af      	b.n	8005968 <_dtoa_r+0x168>
 8005a08:	f1ca 0300 	rsb	r3, sl, #0
 8005a0c:	9308      	str	r3, [sp, #32]
 8005a0e:	2300      	movs	r3, #0
 8005a10:	eba9 090a 	sub.w	r9, r9, sl
 8005a14:	930c      	str	r3, [sp, #48]	; 0x30
 8005a16:	e7bc      	b.n	8005992 <_dtoa_r+0x192>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a1c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	dd56      	ble.n	8005ad0 <_dtoa_r+0x2d0>
 8005a22:	4698      	mov	r8, r3
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	2200      	movs	r2, #0
 8005a28:	6462      	str	r2, [r4, #68]	; 0x44
 8005a2a:	2204      	movs	r2, #4
 8005a2c:	f102 0014 	add.w	r0, r2, #20
 8005a30:	4298      	cmp	r0, r3
 8005a32:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005a34:	d951      	bls.n	8005ada <_dtoa_r+0x2da>
 8005a36:	4620      	mov	r0, r4
 8005a38:	f001 f814 	bl	8006a64 <_Balloc>
 8005a3c:	f1b8 0f0e 	cmp.w	r8, #14
 8005a40:	4683      	mov	fp, r0
 8005a42:	6420      	str	r0, [r4, #64]	; 0x40
 8005a44:	f200 80ed 	bhi.w	8005c22 <_dtoa_r+0x422>
 8005a48:	2d00      	cmp	r5, #0
 8005a4a:	f000 80ea 	beq.w	8005c22 <_dtoa_r+0x422>
 8005a4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a52:	f1ba 0f00 	cmp.w	sl, #0
 8005a56:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005a5a:	dd77      	ble.n	8005b4c <_dtoa_r+0x34c>
 8005a5c:	4a2b      	ldr	r2, [pc, #172]	; (8005b0c <_dtoa_r+0x30c>)
 8005a5e:	f00a 030f 	and.w	r3, sl, #15
 8005a62:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005a66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005a6a:	06f0      	lsls	r0, r6, #27
 8005a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a70:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005a74:	d568      	bpl.n	8005b48 <_dtoa_r+0x348>
 8005a76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005a7a:	4b25      	ldr	r3, [pc, #148]	; (8005b10 <_dtoa_r+0x310>)
 8005a7c:	2503      	movs	r5, #3
 8005a7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a82:	f7fa fe53 	bl	800072c <__aeabi_ddiv>
 8005a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a8a:	f006 060f 	and.w	r6, r6, #15
 8005a8e:	4f20      	ldr	r7, [pc, #128]	; (8005b10 <_dtoa_r+0x310>)
 8005a90:	e04f      	b.n	8005b32 <_dtoa_r+0x332>
 8005a92:	2301      	movs	r3, #1
 8005a94:	9309      	str	r3, [sp, #36]	; 0x24
 8005a96:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005a98:	4453      	add	r3, sl
 8005a9a:	f103 0801 	add.w	r8, r3, #1
 8005a9e:	9304      	str	r3, [sp, #16]
 8005aa0:	4643      	mov	r3, r8
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	bfb8      	it	lt
 8005aa6:	2301      	movlt	r3, #1
 8005aa8:	e7bd      	b.n	8005a26 <_dtoa_r+0x226>
 8005aaa:	2300      	movs	r3, #0
 8005aac:	e7b5      	b.n	8005a1a <_dtoa_r+0x21a>
 8005aae:	2300      	movs	r3, #0
 8005ab0:	e7f0      	b.n	8005a94 <_dtoa_r+0x294>
 8005ab2:	2501      	movs	r5, #1
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	9509      	str	r5, [sp, #36]	; 0x24
 8005ab8:	931e      	str	r3, [sp, #120]	; 0x78
 8005aba:	f04f 33ff 	mov.w	r3, #4294967295
 8005abe:	2200      	movs	r2, #0
 8005ac0:	9304      	str	r3, [sp, #16]
 8005ac2:	4698      	mov	r8, r3
 8005ac4:	2312      	movs	r3, #18
 8005ac6:	921f      	str	r2, [sp, #124]	; 0x7c
 8005ac8:	e7ad      	b.n	8005a26 <_dtoa_r+0x226>
 8005aca:	2301      	movs	r3, #1
 8005acc:	9309      	str	r3, [sp, #36]	; 0x24
 8005ace:	e7f4      	b.n	8005aba <_dtoa_r+0x2ba>
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	9304      	str	r3, [sp, #16]
 8005ad4:	4698      	mov	r8, r3
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	e7f5      	b.n	8005ac6 <_dtoa_r+0x2c6>
 8005ada:	3101      	adds	r1, #1
 8005adc:	6461      	str	r1, [r4, #68]	; 0x44
 8005ade:	0052      	lsls	r2, r2, #1
 8005ae0:	e7a4      	b.n	8005a2c <_dtoa_r+0x22c>
 8005ae2:	bf00      	nop
 8005ae4:	f3af 8000 	nop.w
 8005ae8:	636f4361 	.word	0x636f4361
 8005aec:	3fd287a7 	.word	0x3fd287a7
 8005af0:	8b60c8b3 	.word	0x8b60c8b3
 8005af4:	3fc68a28 	.word	0x3fc68a28
 8005af8:	509f79fb 	.word	0x509f79fb
 8005afc:	3fd34413 	.word	0x3fd34413
 8005b00:	7ff00000 	.word	0x7ff00000
 8005b04:	08009163 	.word	0x08009163
 8005b08:	3ff80000 	.word	0x3ff80000
 8005b0c:	080091c0 	.word	0x080091c0
 8005b10:	08009198 	.word	0x08009198
 8005b14:	0800918d 	.word	0x0800918d
 8005b18:	07f1      	lsls	r1, r6, #31
 8005b1a:	d508      	bpl.n	8005b2e <_dtoa_r+0x32e>
 8005b1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b24:	f7fa fcd8 	bl	80004d8 <__aeabi_dmul>
 8005b28:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005b2c:	3501      	adds	r5, #1
 8005b2e:	1076      	asrs	r6, r6, #1
 8005b30:	3708      	adds	r7, #8
 8005b32:	2e00      	cmp	r6, #0
 8005b34:	d1f0      	bne.n	8005b18 <_dtoa_r+0x318>
 8005b36:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b3e:	f7fa fdf5 	bl	800072c <__aeabi_ddiv>
 8005b42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b46:	e01b      	b.n	8005b80 <_dtoa_r+0x380>
 8005b48:	2502      	movs	r5, #2
 8005b4a:	e7a0      	b.n	8005a8e <_dtoa_r+0x28e>
 8005b4c:	f000 80a4 	beq.w	8005c98 <_dtoa_r+0x498>
 8005b50:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005b54:	f1ca 0600 	rsb	r6, sl, #0
 8005b58:	4ba0      	ldr	r3, [pc, #640]	; (8005ddc <_dtoa_r+0x5dc>)
 8005b5a:	f006 020f 	and.w	r2, r6, #15
 8005b5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b66:	f7fa fcb7 	bl	80004d8 <__aeabi_dmul>
 8005b6a:	2502      	movs	r5, #2
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b72:	4f9b      	ldr	r7, [pc, #620]	; (8005de0 <_dtoa_r+0x5e0>)
 8005b74:	1136      	asrs	r6, r6, #4
 8005b76:	2e00      	cmp	r6, #0
 8005b78:	f040 8083 	bne.w	8005c82 <_dtoa_r+0x482>
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e0      	bne.n	8005b42 <_dtoa_r+0x342>
 8005b80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 808a 	beq.w	8005c9c <_dtoa_r+0x49c>
 8005b88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b8c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005b90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b94:	2200      	movs	r2, #0
 8005b96:	4b93      	ldr	r3, [pc, #588]	; (8005de4 <_dtoa_r+0x5e4>)
 8005b98:	f7fa ff10 	bl	80009bc <__aeabi_dcmplt>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	d07d      	beq.n	8005c9c <_dtoa_r+0x49c>
 8005ba0:	f1b8 0f00 	cmp.w	r8, #0
 8005ba4:	d07a      	beq.n	8005c9c <_dtoa_r+0x49c>
 8005ba6:	9b04      	ldr	r3, [sp, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	dd36      	ble.n	8005c1a <_dtoa_r+0x41a>
 8005bac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	4b8d      	ldr	r3, [pc, #564]	; (8005de8 <_dtoa_r+0x5e8>)
 8005bb4:	f7fa fc90 	bl	80004d8 <__aeabi_dmul>
 8005bb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bbc:	9e04      	ldr	r6, [sp, #16]
 8005bbe:	f10a 37ff 	add.w	r7, sl, #4294967295
 8005bc2:	3501      	adds	r5, #1
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	f7fa fc1d 	bl	8000404 <__aeabi_i2d>
 8005bca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bce:	f7fa fc83 	bl	80004d8 <__aeabi_dmul>
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	4b85      	ldr	r3, [pc, #532]	; (8005dec <_dtoa_r+0x5ec>)
 8005bd6:	f7fa fac9 	bl	800016c <__adddf3>
 8005bda:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005bde:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005be2:	950b      	str	r5, [sp, #44]	; 0x2c
 8005be4:	2e00      	cmp	r6, #0
 8005be6:	d15c      	bne.n	8005ca2 <_dtoa_r+0x4a2>
 8005be8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bec:	2200      	movs	r2, #0
 8005bee:	4b80      	ldr	r3, [pc, #512]	; (8005df0 <_dtoa_r+0x5f0>)
 8005bf0:	f7fa faba 	bl	8000168 <__aeabi_dsub>
 8005bf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bf6:	462b      	mov	r3, r5
 8005bf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bfc:	f7fa fefc 	bl	80009f8 <__aeabi_dcmpgt>
 8005c00:	2800      	cmp	r0, #0
 8005c02:	f040 8282 	bne.w	800610a <_dtoa_r+0x90a>
 8005c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c0c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005c10:	f7fa fed4 	bl	80009bc <__aeabi_dcmplt>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	f040 8276 	bne.w	8006106 <_dtoa_r+0x906>
 8005c1a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005c1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f2c0 814c 	blt.w	8005ec2 <_dtoa_r+0x6c2>
 8005c2a:	f1ba 0f0e 	cmp.w	sl, #14
 8005c2e:	f300 8148 	bgt.w	8005ec2 <_dtoa_r+0x6c2>
 8005c32:	4b6a      	ldr	r3, [pc, #424]	; (8005ddc <_dtoa_r+0x5dc>)
 8005c34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f280 80d8 	bge.w	8005df8 <_dtoa_r+0x5f8>
 8005c48:	f1b8 0f00 	cmp.w	r8, #0
 8005c4c:	f300 80d4 	bgt.w	8005df8 <_dtoa_r+0x5f8>
 8005c50:	f040 8258 	bne.w	8006104 <_dtoa_r+0x904>
 8005c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4b65      	ldr	r3, [pc, #404]	; (8005df0 <_dtoa_r+0x5f0>)
 8005c5c:	f7fa fc3c 	bl	80004d8 <__aeabi_dmul>
 8005c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c64:	f7fa febe 	bl	80009e4 <__aeabi_dcmpge>
 8005c68:	4646      	mov	r6, r8
 8005c6a:	4647      	mov	r7, r8
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	f040 822e 	bne.w	80060ce <_dtoa_r+0x8ce>
 8005c72:	2331      	movs	r3, #49	; 0x31
 8005c74:	f10b 0501 	add.w	r5, fp, #1
 8005c78:	f88b 3000 	strb.w	r3, [fp]
 8005c7c:	f10a 0a01 	add.w	sl, sl, #1
 8005c80:	e229      	b.n	80060d6 <_dtoa_r+0x8d6>
 8005c82:	07f2      	lsls	r2, r6, #31
 8005c84:	d505      	bpl.n	8005c92 <_dtoa_r+0x492>
 8005c86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c8a:	f7fa fc25 	bl	80004d8 <__aeabi_dmul>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	3501      	adds	r5, #1
 8005c92:	1076      	asrs	r6, r6, #1
 8005c94:	3708      	adds	r7, #8
 8005c96:	e76e      	b.n	8005b76 <_dtoa_r+0x376>
 8005c98:	2502      	movs	r5, #2
 8005c9a:	e771      	b.n	8005b80 <_dtoa_r+0x380>
 8005c9c:	4657      	mov	r7, sl
 8005c9e:	4646      	mov	r6, r8
 8005ca0:	e790      	b.n	8005bc4 <_dtoa_r+0x3c4>
 8005ca2:	4b4e      	ldr	r3, [pc, #312]	; (8005ddc <_dtoa_r+0x5dc>)
 8005ca4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ca8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d048      	beq.n	8005d44 <_dtoa_r+0x544>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	2000      	movs	r0, #0
 8005cb8:	494e      	ldr	r1, [pc, #312]	; (8005df4 <_dtoa_r+0x5f4>)
 8005cba:	f7fa fd37 	bl	800072c <__aeabi_ddiv>
 8005cbe:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005cc2:	f7fa fa51 	bl	8000168 <__aeabi_dsub>
 8005cc6:	465d      	mov	r5, fp
 8005cc8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cd0:	f7fa feb2 	bl	8000a38 <__aeabi_d2iz>
 8005cd4:	9011      	str	r0, [sp, #68]	; 0x44
 8005cd6:	f7fa fb95 	bl	8000404 <__aeabi_i2d>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ce2:	f7fa fa41 	bl	8000168 <__aeabi_dsub>
 8005ce6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cec:	3330      	adds	r3, #48	; 0x30
 8005cee:	f805 3b01 	strb.w	r3, [r5], #1
 8005cf2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005cf6:	f7fa fe61 	bl	80009bc <__aeabi_dcmplt>
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d163      	bne.n	8005dc6 <_dtoa_r+0x5c6>
 8005cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d02:	2000      	movs	r0, #0
 8005d04:	4937      	ldr	r1, [pc, #220]	; (8005de4 <_dtoa_r+0x5e4>)
 8005d06:	f7fa fa2f 	bl	8000168 <__aeabi_dsub>
 8005d0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d0e:	f7fa fe55 	bl	80009bc <__aeabi_dcmplt>
 8005d12:	2800      	cmp	r0, #0
 8005d14:	f040 80b6 	bne.w	8005e84 <_dtoa_r+0x684>
 8005d18:	eba5 030b 	sub.w	r3, r5, fp
 8005d1c:	429e      	cmp	r6, r3
 8005d1e:	f77f af7c 	ble.w	8005c1a <_dtoa_r+0x41a>
 8005d22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d26:	2200      	movs	r2, #0
 8005d28:	4b2f      	ldr	r3, [pc, #188]	; (8005de8 <_dtoa_r+0x5e8>)
 8005d2a:	f7fa fbd5 	bl	80004d8 <__aeabi_dmul>
 8005d2e:	2200      	movs	r2, #0
 8005d30:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d38:	4b2b      	ldr	r3, [pc, #172]	; (8005de8 <_dtoa_r+0x5e8>)
 8005d3a:	f7fa fbcd 	bl	80004d8 <__aeabi_dmul>
 8005d3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d42:	e7c3      	b.n	8005ccc <_dtoa_r+0x4cc>
 8005d44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005d48:	f7fa fbc6 	bl	80004d8 <__aeabi_dmul>
 8005d4c:	eb0b 0506 	add.w	r5, fp, r6
 8005d50:	465e      	mov	r6, fp
 8005d52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d5a:	f7fa fe6d 	bl	8000a38 <__aeabi_d2iz>
 8005d5e:	9011      	str	r0, [sp, #68]	; 0x44
 8005d60:	f7fa fb50 	bl	8000404 <__aeabi_i2d>
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d6c:	f7fa f9fc 	bl	8000168 <__aeabi_dsub>
 8005d70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d76:	3330      	adds	r3, #48	; 0x30
 8005d78:	f806 3b01 	strb.w	r3, [r6], #1
 8005d7c:	42ae      	cmp	r6, r5
 8005d7e:	f04f 0200 	mov.w	r2, #0
 8005d82:	d124      	bne.n	8005dce <_dtoa_r+0x5ce>
 8005d84:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d88:	4b1a      	ldr	r3, [pc, #104]	; (8005df4 <_dtoa_r+0x5f4>)
 8005d8a:	f7fa f9ef 	bl	800016c <__adddf3>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d96:	f7fa fe2f 	bl	80009f8 <__aeabi_dcmpgt>
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	d172      	bne.n	8005e84 <_dtoa_r+0x684>
 8005d9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005da2:	2000      	movs	r0, #0
 8005da4:	4913      	ldr	r1, [pc, #76]	; (8005df4 <_dtoa_r+0x5f4>)
 8005da6:	f7fa f9df 	bl	8000168 <__aeabi_dsub>
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005db2:	f7fa fe03 	bl	80009bc <__aeabi_dcmplt>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	f43f af2f 	beq.w	8005c1a <_dtoa_r+0x41a>
 8005dbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005dc0:	1e6a      	subs	r2, r5, #1
 8005dc2:	2b30      	cmp	r3, #48	; 0x30
 8005dc4:	d001      	beq.n	8005dca <_dtoa_r+0x5ca>
 8005dc6:	46ba      	mov	sl, r7
 8005dc8:	e04b      	b.n	8005e62 <_dtoa_r+0x662>
 8005dca:	4615      	mov	r5, r2
 8005dcc:	e7f6      	b.n	8005dbc <_dtoa_r+0x5bc>
 8005dce:	4b06      	ldr	r3, [pc, #24]	; (8005de8 <_dtoa_r+0x5e8>)
 8005dd0:	f7fa fb82 	bl	80004d8 <__aeabi_dmul>
 8005dd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dd8:	e7bd      	b.n	8005d56 <_dtoa_r+0x556>
 8005dda:	bf00      	nop
 8005ddc:	080091c0 	.word	0x080091c0
 8005de0:	08009198 	.word	0x08009198
 8005de4:	3ff00000 	.word	0x3ff00000
 8005de8:	40240000 	.word	0x40240000
 8005dec:	401c0000 	.word	0x401c0000
 8005df0:	40140000 	.word	0x40140000
 8005df4:	3fe00000 	.word	0x3fe00000
 8005df8:	465d      	mov	r5, fp
 8005dfa:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e02:	4630      	mov	r0, r6
 8005e04:	4639      	mov	r1, r7
 8005e06:	f7fa fc91 	bl	800072c <__aeabi_ddiv>
 8005e0a:	f7fa fe15 	bl	8000a38 <__aeabi_d2iz>
 8005e0e:	4681      	mov	r9, r0
 8005e10:	f7fa faf8 	bl	8000404 <__aeabi_i2d>
 8005e14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e18:	f7fa fb5e 	bl	80004d8 <__aeabi_dmul>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	460b      	mov	r3, r1
 8005e20:	4630      	mov	r0, r6
 8005e22:	4639      	mov	r1, r7
 8005e24:	f7fa f9a0 	bl	8000168 <__aeabi_dsub>
 8005e28:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005e2c:	f805 6b01 	strb.w	r6, [r5], #1
 8005e30:	eba5 060b 	sub.w	r6, r5, fp
 8005e34:	45b0      	cmp	r8, r6
 8005e36:	4602      	mov	r2, r0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	d135      	bne.n	8005ea8 <_dtoa_r+0x6a8>
 8005e3c:	f7fa f996 	bl	800016c <__adddf3>
 8005e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e44:	4606      	mov	r6, r0
 8005e46:	460f      	mov	r7, r1
 8005e48:	f7fa fdd6 	bl	80009f8 <__aeabi_dcmpgt>
 8005e4c:	b9c8      	cbnz	r0, 8005e82 <_dtoa_r+0x682>
 8005e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e52:	4630      	mov	r0, r6
 8005e54:	4639      	mov	r1, r7
 8005e56:	f7fa fda7 	bl	80009a8 <__aeabi_dcmpeq>
 8005e5a:	b110      	cbz	r0, 8005e62 <_dtoa_r+0x662>
 8005e5c:	f019 0f01 	tst.w	r9, #1
 8005e60:	d10f      	bne.n	8005e82 <_dtoa_r+0x682>
 8005e62:	9906      	ldr	r1, [sp, #24]
 8005e64:	4620      	mov	r0, r4
 8005e66:	f000 fe22 	bl	8006aae <_Bfree>
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005e6e:	702b      	strb	r3, [r5, #0]
 8005e70:	f10a 0301 	add.w	r3, sl, #1
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f43f acf9 	beq.w	8005870 <_dtoa_r+0x70>
 8005e7e:	601d      	str	r5, [r3, #0]
 8005e80:	e4f6      	b.n	8005870 <_dtoa_r+0x70>
 8005e82:	4657      	mov	r7, sl
 8005e84:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e88:	1e6b      	subs	r3, r5, #1
 8005e8a:	2a39      	cmp	r2, #57	; 0x39
 8005e8c:	d106      	bne.n	8005e9c <_dtoa_r+0x69c>
 8005e8e:	459b      	cmp	fp, r3
 8005e90:	d108      	bne.n	8005ea4 <_dtoa_r+0x6a4>
 8005e92:	2330      	movs	r3, #48	; 0x30
 8005e94:	f88b 3000 	strb.w	r3, [fp]
 8005e98:	465b      	mov	r3, fp
 8005e9a:	3701      	adds	r7, #1
 8005e9c:	781a      	ldrb	r2, [r3, #0]
 8005e9e:	3201      	adds	r2, #1
 8005ea0:	701a      	strb	r2, [r3, #0]
 8005ea2:	e790      	b.n	8005dc6 <_dtoa_r+0x5c6>
 8005ea4:	461d      	mov	r5, r3
 8005ea6:	e7ed      	b.n	8005e84 <_dtoa_r+0x684>
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	4b99      	ldr	r3, [pc, #612]	; (8006110 <_dtoa_r+0x910>)
 8005eac:	f7fa fb14 	bl	80004d8 <__aeabi_dmul>
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	460f      	mov	r7, r1
 8005eb8:	f7fa fd76 	bl	80009a8 <__aeabi_dcmpeq>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d09e      	beq.n	8005dfe <_dtoa_r+0x5fe>
 8005ec0:	e7cf      	b.n	8005e62 <_dtoa_r+0x662>
 8005ec2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ec4:	2a00      	cmp	r2, #0
 8005ec6:	f000 8088 	beq.w	8005fda <_dtoa_r+0x7da>
 8005eca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005ecc:	2a01      	cmp	r2, #1
 8005ece:	dc6d      	bgt.n	8005fac <_dtoa_r+0x7ac>
 8005ed0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ed2:	2a00      	cmp	r2, #0
 8005ed4:	d066      	beq.n	8005fa4 <_dtoa_r+0x7a4>
 8005ed6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005eda:	464d      	mov	r5, r9
 8005edc:	9e08      	ldr	r6, [sp, #32]
 8005ede:	9a07      	ldr	r2, [sp, #28]
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	441a      	add	r2, r3
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	4499      	add	r9, r3
 8005ee8:	9207      	str	r2, [sp, #28]
 8005eea:	f000 fe72 	bl	8006bd2 <__i2b>
 8005eee:	4607      	mov	r7, r0
 8005ef0:	2d00      	cmp	r5, #0
 8005ef2:	dd0b      	ble.n	8005f0c <_dtoa_r+0x70c>
 8005ef4:	9b07      	ldr	r3, [sp, #28]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	dd08      	ble.n	8005f0c <_dtoa_r+0x70c>
 8005efa:	42ab      	cmp	r3, r5
 8005efc:	bfa8      	it	ge
 8005efe:	462b      	movge	r3, r5
 8005f00:	9a07      	ldr	r2, [sp, #28]
 8005f02:	eba9 0903 	sub.w	r9, r9, r3
 8005f06:	1aed      	subs	r5, r5, r3
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	9307      	str	r3, [sp, #28]
 8005f0c:	9b08      	ldr	r3, [sp, #32]
 8005f0e:	b1eb      	cbz	r3, 8005f4c <_dtoa_r+0x74c>
 8005f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d065      	beq.n	8005fe2 <_dtoa_r+0x7e2>
 8005f16:	b18e      	cbz	r6, 8005f3c <_dtoa_r+0x73c>
 8005f18:	4639      	mov	r1, r7
 8005f1a:	4632      	mov	r2, r6
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 fef7 	bl	8006d10 <__pow5mult>
 8005f22:	9a06      	ldr	r2, [sp, #24]
 8005f24:	4601      	mov	r1, r0
 8005f26:	4607      	mov	r7, r0
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f000 fe5b 	bl	8006be4 <__multiply>
 8005f2e:	9906      	ldr	r1, [sp, #24]
 8005f30:	900a      	str	r0, [sp, #40]	; 0x28
 8005f32:	4620      	mov	r0, r4
 8005f34:	f000 fdbb 	bl	8006aae <_Bfree>
 8005f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f3a:	9306      	str	r3, [sp, #24]
 8005f3c:	9b08      	ldr	r3, [sp, #32]
 8005f3e:	1b9a      	subs	r2, r3, r6
 8005f40:	d004      	beq.n	8005f4c <_dtoa_r+0x74c>
 8005f42:	9906      	ldr	r1, [sp, #24]
 8005f44:	4620      	mov	r0, r4
 8005f46:	f000 fee3 	bl	8006d10 <__pow5mult>
 8005f4a:	9006      	str	r0, [sp, #24]
 8005f4c:	2101      	movs	r1, #1
 8005f4e:	4620      	mov	r0, r4
 8005f50:	f000 fe3f 	bl	8006bd2 <__i2b>
 8005f54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f56:	4606      	mov	r6, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f000 81ca 	beq.w	80062f2 <_dtoa_r+0xaf2>
 8005f5e:	461a      	mov	r2, r3
 8005f60:	4601      	mov	r1, r0
 8005f62:	4620      	mov	r0, r4
 8005f64:	f000 fed4 	bl	8006d10 <__pow5mult>
 8005f68:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	dc3e      	bgt.n	8005fee <_dtoa_r+0x7ee>
 8005f70:	9b02      	ldr	r3, [sp, #8]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d137      	bne.n	8005fe6 <_dtoa_r+0x7e6>
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d134      	bne.n	8005fea <_dtoa_r+0x7ea>
 8005f80:	9b03      	ldr	r3, [sp, #12]
 8005f82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f86:	0d1b      	lsrs	r3, r3, #20
 8005f88:	051b      	lsls	r3, r3, #20
 8005f8a:	b12b      	cbz	r3, 8005f98 <_dtoa_r+0x798>
 8005f8c:	9b07      	ldr	r3, [sp, #28]
 8005f8e:	f109 0901 	add.w	r9, r9, #1
 8005f92:	3301      	adds	r3, #1
 8005f94:	9307      	str	r3, [sp, #28]
 8005f96:	2301      	movs	r3, #1
 8005f98:	9308      	str	r3, [sp, #32]
 8005f9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d128      	bne.n	8005ff2 <_dtoa_r+0x7f2>
 8005fa0:	2001      	movs	r0, #1
 8005fa2:	e02e      	b.n	8006002 <_dtoa_r+0x802>
 8005fa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005fa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005faa:	e796      	b.n	8005eda <_dtoa_r+0x6da>
 8005fac:	9b08      	ldr	r3, [sp, #32]
 8005fae:	f108 36ff 	add.w	r6, r8, #4294967295
 8005fb2:	42b3      	cmp	r3, r6
 8005fb4:	bfb7      	itett	lt
 8005fb6:	9b08      	ldrlt	r3, [sp, #32]
 8005fb8:	1b9e      	subge	r6, r3, r6
 8005fba:	1af2      	sublt	r2, r6, r3
 8005fbc:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005fbe:	bfbf      	itttt	lt
 8005fc0:	9608      	strlt	r6, [sp, #32]
 8005fc2:	189b      	addlt	r3, r3, r2
 8005fc4:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005fc6:	2600      	movlt	r6, #0
 8005fc8:	f1b8 0f00 	cmp.w	r8, #0
 8005fcc:	bfb9      	ittee	lt
 8005fce:	eba9 0508 	sublt.w	r5, r9, r8
 8005fd2:	2300      	movlt	r3, #0
 8005fd4:	464d      	movge	r5, r9
 8005fd6:	4643      	movge	r3, r8
 8005fd8:	e781      	b.n	8005ede <_dtoa_r+0x6de>
 8005fda:	9e08      	ldr	r6, [sp, #32]
 8005fdc:	464d      	mov	r5, r9
 8005fde:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005fe0:	e786      	b.n	8005ef0 <_dtoa_r+0x6f0>
 8005fe2:	9a08      	ldr	r2, [sp, #32]
 8005fe4:	e7ad      	b.n	8005f42 <_dtoa_r+0x742>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	e7d6      	b.n	8005f98 <_dtoa_r+0x798>
 8005fea:	9b02      	ldr	r3, [sp, #8]
 8005fec:	e7d4      	b.n	8005f98 <_dtoa_r+0x798>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	9308      	str	r3, [sp, #32]
 8005ff2:	6933      	ldr	r3, [r6, #16]
 8005ff4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005ff8:	6918      	ldr	r0, [r3, #16]
 8005ffa:	f000 fd9c 	bl	8006b36 <__hi0bits>
 8005ffe:	f1c0 0020 	rsb	r0, r0, #32
 8006002:	9b07      	ldr	r3, [sp, #28]
 8006004:	4418      	add	r0, r3
 8006006:	f010 001f 	ands.w	r0, r0, #31
 800600a:	d047      	beq.n	800609c <_dtoa_r+0x89c>
 800600c:	f1c0 0320 	rsb	r3, r0, #32
 8006010:	2b04      	cmp	r3, #4
 8006012:	dd3b      	ble.n	800608c <_dtoa_r+0x88c>
 8006014:	9b07      	ldr	r3, [sp, #28]
 8006016:	f1c0 001c 	rsb	r0, r0, #28
 800601a:	4481      	add	r9, r0
 800601c:	4405      	add	r5, r0
 800601e:	4403      	add	r3, r0
 8006020:	9307      	str	r3, [sp, #28]
 8006022:	f1b9 0f00 	cmp.w	r9, #0
 8006026:	dd05      	ble.n	8006034 <_dtoa_r+0x834>
 8006028:	464a      	mov	r2, r9
 800602a:	9906      	ldr	r1, [sp, #24]
 800602c:	4620      	mov	r0, r4
 800602e:	f000 feaf 	bl	8006d90 <__lshift>
 8006032:	9006      	str	r0, [sp, #24]
 8006034:	9b07      	ldr	r3, [sp, #28]
 8006036:	2b00      	cmp	r3, #0
 8006038:	dd05      	ble.n	8006046 <_dtoa_r+0x846>
 800603a:	4631      	mov	r1, r6
 800603c:	461a      	mov	r2, r3
 800603e:	4620      	mov	r0, r4
 8006040:	f000 fea6 	bl	8006d90 <__lshift>
 8006044:	4606      	mov	r6, r0
 8006046:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006048:	b353      	cbz	r3, 80060a0 <_dtoa_r+0x8a0>
 800604a:	4631      	mov	r1, r6
 800604c:	9806      	ldr	r0, [sp, #24]
 800604e:	f000 fef3 	bl	8006e38 <__mcmp>
 8006052:	2800      	cmp	r0, #0
 8006054:	da24      	bge.n	80060a0 <_dtoa_r+0x8a0>
 8006056:	2300      	movs	r3, #0
 8006058:	220a      	movs	r2, #10
 800605a:	9906      	ldr	r1, [sp, #24]
 800605c:	4620      	mov	r0, r4
 800605e:	f000 fd2f 	bl	8006ac0 <__multadd>
 8006062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006064:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006068:	9006      	str	r0, [sp, #24]
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 8148 	beq.w	8006300 <_dtoa_r+0xb00>
 8006070:	2300      	movs	r3, #0
 8006072:	4639      	mov	r1, r7
 8006074:	220a      	movs	r2, #10
 8006076:	4620      	mov	r0, r4
 8006078:	f000 fd22 	bl	8006ac0 <__multadd>
 800607c:	9b04      	ldr	r3, [sp, #16]
 800607e:	4607      	mov	r7, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	dc4d      	bgt.n	8006120 <_dtoa_r+0x920>
 8006084:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006086:	2b02      	cmp	r3, #2
 8006088:	dd4a      	ble.n	8006120 <_dtoa_r+0x920>
 800608a:	e011      	b.n	80060b0 <_dtoa_r+0x8b0>
 800608c:	d0c9      	beq.n	8006022 <_dtoa_r+0x822>
 800608e:	9a07      	ldr	r2, [sp, #28]
 8006090:	331c      	adds	r3, #28
 8006092:	441a      	add	r2, r3
 8006094:	4499      	add	r9, r3
 8006096:	441d      	add	r5, r3
 8006098:	4613      	mov	r3, r2
 800609a:	e7c1      	b.n	8006020 <_dtoa_r+0x820>
 800609c:	4603      	mov	r3, r0
 800609e:	e7f6      	b.n	800608e <_dtoa_r+0x88e>
 80060a0:	f1b8 0f00 	cmp.w	r8, #0
 80060a4:	dc36      	bgt.n	8006114 <_dtoa_r+0x914>
 80060a6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	dd33      	ble.n	8006114 <_dtoa_r+0x914>
 80060ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80060b0:	9b04      	ldr	r3, [sp, #16]
 80060b2:	b963      	cbnz	r3, 80060ce <_dtoa_r+0x8ce>
 80060b4:	4631      	mov	r1, r6
 80060b6:	2205      	movs	r2, #5
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 fd01 	bl	8006ac0 <__multadd>
 80060be:	4601      	mov	r1, r0
 80060c0:	4606      	mov	r6, r0
 80060c2:	9806      	ldr	r0, [sp, #24]
 80060c4:	f000 feb8 	bl	8006e38 <__mcmp>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	f73f add2 	bgt.w	8005c72 <_dtoa_r+0x472>
 80060ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80060d0:	465d      	mov	r5, fp
 80060d2:	ea6f 0a03 	mvn.w	sl, r3
 80060d6:	f04f 0900 	mov.w	r9, #0
 80060da:	4631      	mov	r1, r6
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 fce6 	bl	8006aae <_Bfree>
 80060e2:	2f00      	cmp	r7, #0
 80060e4:	f43f aebd 	beq.w	8005e62 <_dtoa_r+0x662>
 80060e8:	f1b9 0f00 	cmp.w	r9, #0
 80060ec:	d005      	beq.n	80060fa <_dtoa_r+0x8fa>
 80060ee:	45b9      	cmp	r9, r7
 80060f0:	d003      	beq.n	80060fa <_dtoa_r+0x8fa>
 80060f2:	4649      	mov	r1, r9
 80060f4:	4620      	mov	r0, r4
 80060f6:	f000 fcda 	bl	8006aae <_Bfree>
 80060fa:	4639      	mov	r1, r7
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 fcd6 	bl	8006aae <_Bfree>
 8006102:	e6ae      	b.n	8005e62 <_dtoa_r+0x662>
 8006104:	2600      	movs	r6, #0
 8006106:	4637      	mov	r7, r6
 8006108:	e7e1      	b.n	80060ce <_dtoa_r+0x8ce>
 800610a:	46ba      	mov	sl, r7
 800610c:	4637      	mov	r7, r6
 800610e:	e5b0      	b.n	8005c72 <_dtoa_r+0x472>
 8006110:	40240000 	.word	0x40240000
 8006114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006116:	f8cd 8010 	str.w	r8, [sp, #16]
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 80f7 	beq.w	800630e <_dtoa_r+0xb0e>
 8006120:	2d00      	cmp	r5, #0
 8006122:	dd05      	ble.n	8006130 <_dtoa_r+0x930>
 8006124:	4639      	mov	r1, r7
 8006126:	462a      	mov	r2, r5
 8006128:	4620      	mov	r0, r4
 800612a:	f000 fe31 	bl	8006d90 <__lshift>
 800612e:	4607      	mov	r7, r0
 8006130:	9b08      	ldr	r3, [sp, #32]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d04c      	beq.n	80061d0 <_dtoa_r+0x9d0>
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	4620      	mov	r0, r4
 800613a:	f000 fc93 	bl	8006a64 <_Balloc>
 800613e:	4605      	mov	r5, r0
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	f107 010c 	add.w	r1, r7, #12
 8006146:	3202      	adds	r2, #2
 8006148:	0092      	lsls	r2, r2, #2
 800614a:	300c      	adds	r0, #12
 800614c:	f000 fc72 	bl	8006a34 <memcpy>
 8006150:	2201      	movs	r2, #1
 8006152:	4629      	mov	r1, r5
 8006154:	4620      	mov	r0, r4
 8006156:	f000 fe1b 	bl	8006d90 <__lshift>
 800615a:	46b9      	mov	r9, r7
 800615c:	4607      	mov	r7, r0
 800615e:	9b02      	ldr	r3, [sp, #8]
 8006160:	f8cd b01c 	str.w	fp, [sp, #28]
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	9308      	str	r3, [sp, #32]
 800616a:	4631      	mov	r1, r6
 800616c:	9806      	ldr	r0, [sp, #24]
 800616e:	f7ff fab7 	bl	80056e0 <quorem>
 8006172:	4649      	mov	r1, r9
 8006174:	4605      	mov	r5, r0
 8006176:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800617a:	9806      	ldr	r0, [sp, #24]
 800617c:	f000 fe5c 	bl	8006e38 <__mcmp>
 8006180:	463a      	mov	r2, r7
 8006182:	9002      	str	r0, [sp, #8]
 8006184:	4631      	mov	r1, r6
 8006186:	4620      	mov	r0, r4
 8006188:	f000 fe70 	bl	8006e6c <__mdiff>
 800618c:	68c3      	ldr	r3, [r0, #12]
 800618e:	4602      	mov	r2, r0
 8006190:	bb03      	cbnz	r3, 80061d4 <_dtoa_r+0x9d4>
 8006192:	4601      	mov	r1, r0
 8006194:	9009      	str	r0, [sp, #36]	; 0x24
 8006196:	9806      	ldr	r0, [sp, #24]
 8006198:	f000 fe4e 	bl	8006e38 <__mcmp>
 800619c:	4603      	mov	r3, r0
 800619e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061a0:	4611      	mov	r1, r2
 80061a2:	4620      	mov	r0, r4
 80061a4:	9309      	str	r3, [sp, #36]	; 0x24
 80061a6:	f000 fc82 	bl	8006aae <_Bfree>
 80061aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ac:	b9a3      	cbnz	r3, 80061d8 <_dtoa_r+0x9d8>
 80061ae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80061b0:	b992      	cbnz	r2, 80061d8 <_dtoa_r+0x9d8>
 80061b2:	9a08      	ldr	r2, [sp, #32]
 80061b4:	b982      	cbnz	r2, 80061d8 <_dtoa_r+0x9d8>
 80061b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80061ba:	d029      	beq.n	8006210 <_dtoa_r+0xa10>
 80061bc:	9b02      	ldr	r3, [sp, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	dd01      	ble.n	80061c6 <_dtoa_r+0x9c6>
 80061c2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80061c6:	9b07      	ldr	r3, [sp, #28]
 80061c8:	1c5d      	adds	r5, r3, #1
 80061ca:	f883 8000 	strb.w	r8, [r3]
 80061ce:	e784      	b.n	80060da <_dtoa_r+0x8da>
 80061d0:	4638      	mov	r0, r7
 80061d2:	e7c2      	b.n	800615a <_dtoa_r+0x95a>
 80061d4:	2301      	movs	r3, #1
 80061d6:	e7e3      	b.n	80061a0 <_dtoa_r+0x9a0>
 80061d8:	9a02      	ldr	r2, [sp, #8]
 80061da:	2a00      	cmp	r2, #0
 80061dc:	db04      	blt.n	80061e8 <_dtoa_r+0x9e8>
 80061de:	d124      	bne.n	800622a <_dtoa_r+0xa2a>
 80061e0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80061e2:	bb12      	cbnz	r2, 800622a <_dtoa_r+0xa2a>
 80061e4:	9a08      	ldr	r2, [sp, #32]
 80061e6:	bb02      	cbnz	r2, 800622a <_dtoa_r+0xa2a>
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	ddec      	ble.n	80061c6 <_dtoa_r+0x9c6>
 80061ec:	2201      	movs	r2, #1
 80061ee:	9906      	ldr	r1, [sp, #24]
 80061f0:	4620      	mov	r0, r4
 80061f2:	f000 fdcd 	bl	8006d90 <__lshift>
 80061f6:	4631      	mov	r1, r6
 80061f8:	9006      	str	r0, [sp, #24]
 80061fa:	f000 fe1d 	bl	8006e38 <__mcmp>
 80061fe:	2800      	cmp	r0, #0
 8006200:	dc03      	bgt.n	800620a <_dtoa_r+0xa0a>
 8006202:	d1e0      	bne.n	80061c6 <_dtoa_r+0x9c6>
 8006204:	f018 0f01 	tst.w	r8, #1
 8006208:	d0dd      	beq.n	80061c6 <_dtoa_r+0x9c6>
 800620a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800620e:	d1d8      	bne.n	80061c2 <_dtoa_r+0x9c2>
 8006210:	9b07      	ldr	r3, [sp, #28]
 8006212:	9a07      	ldr	r2, [sp, #28]
 8006214:	1c5d      	adds	r5, r3, #1
 8006216:	2339      	movs	r3, #57	; 0x39
 8006218:	7013      	strb	r3, [r2, #0]
 800621a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800621e:	1e6a      	subs	r2, r5, #1
 8006220:	2b39      	cmp	r3, #57	; 0x39
 8006222:	d04e      	beq.n	80062c2 <_dtoa_r+0xac2>
 8006224:	3301      	adds	r3, #1
 8006226:	7013      	strb	r3, [r2, #0]
 8006228:	e757      	b.n	80060da <_dtoa_r+0x8da>
 800622a:	9a07      	ldr	r2, [sp, #28]
 800622c:	2b00      	cmp	r3, #0
 800622e:	f102 0501 	add.w	r5, r2, #1
 8006232:	dd06      	ble.n	8006242 <_dtoa_r+0xa42>
 8006234:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006238:	d0ea      	beq.n	8006210 <_dtoa_r+0xa10>
 800623a:	f108 0801 	add.w	r8, r8, #1
 800623e:	9b07      	ldr	r3, [sp, #28]
 8006240:	e7c3      	b.n	80061ca <_dtoa_r+0x9ca>
 8006242:	9a04      	ldr	r2, [sp, #16]
 8006244:	eba5 030b 	sub.w	r3, r5, fp
 8006248:	4293      	cmp	r3, r2
 800624a:	f805 8c01 	strb.w	r8, [r5, #-1]
 800624e:	d021      	beq.n	8006294 <_dtoa_r+0xa94>
 8006250:	2300      	movs	r3, #0
 8006252:	220a      	movs	r2, #10
 8006254:	9906      	ldr	r1, [sp, #24]
 8006256:	4620      	mov	r0, r4
 8006258:	f000 fc32 	bl	8006ac0 <__multadd>
 800625c:	45b9      	cmp	r9, r7
 800625e:	9006      	str	r0, [sp, #24]
 8006260:	f04f 0300 	mov.w	r3, #0
 8006264:	f04f 020a 	mov.w	r2, #10
 8006268:	4649      	mov	r1, r9
 800626a:	4620      	mov	r0, r4
 800626c:	d105      	bne.n	800627a <_dtoa_r+0xa7a>
 800626e:	f000 fc27 	bl	8006ac0 <__multadd>
 8006272:	4681      	mov	r9, r0
 8006274:	4607      	mov	r7, r0
 8006276:	9507      	str	r5, [sp, #28]
 8006278:	e777      	b.n	800616a <_dtoa_r+0x96a>
 800627a:	f000 fc21 	bl	8006ac0 <__multadd>
 800627e:	4639      	mov	r1, r7
 8006280:	4681      	mov	r9, r0
 8006282:	2300      	movs	r3, #0
 8006284:	220a      	movs	r2, #10
 8006286:	4620      	mov	r0, r4
 8006288:	f000 fc1a 	bl	8006ac0 <__multadd>
 800628c:	4607      	mov	r7, r0
 800628e:	e7f2      	b.n	8006276 <_dtoa_r+0xa76>
 8006290:	f04f 0900 	mov.w	r9, #0
 8006294:	2201      	movs	r2, #1
 8006296:	9906      	ldr	r1, [sp, #24]
 8006298:	4620      	mov	r0, r4
 800629a:	f000 fd79 	bl	8006d90 <__lshift>
 800629e:	4631      	mov	r1, r6
 80062a0:	9006      	str	r0, [sp, #24]
 80062a2:	f000 fdc9 	bl	8006e38 <__mcmp>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	dcb7      	bgt.n	800621a <_dtoa_r+0xa1a>
 80062aa:	d102      	bne.n	80062b2 <_dtoa_r+0xab2>
 80062ac:	f018 0f01 	tst.w	r8, #1
 80062b0:	d1b3      	bne.n	800621a <_dtoa_r+0xa1a>
 80062b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80062b6:	1e6a      	subs	r2, r5, #1
 80062b8:	2b30      	cmp	r3, #48	; 0x30
 80062ba:	f47f af0e 	bne.w	80060da <_dtoa_r+0x8da>
 80062be:	4615      	mov	r5, r2
 80062c0:	e7f7      	b.n	80062b2 <_dtoa_r+0xab2>
 80062c2:	4593      	cmp	fp, r2
 80062c4:	d105      	bne.n	80062d2 <_dtoa_r+0xad2>
 80062c6:	2331      	movs	r3, #49	; 0x31
 80062c8:	f10a 0a01 	add.w	sl, sl, #1
 80062cc:	f88b 3000 	strb.w	r3, [fp]
 80062d0:	e703      	b.n	80060da <_dtoa_r+0x8da>
 80062d2:	4615      	mov	r5, r2
 80062d4:	e7a1      	b.n	800621a <_dtoa_r+0xa1a>
 80062d6:	f8df b064 	ldr.w	fp, [pc, #100]	; 800633c <_dtoa_r+0xb3c>
 80062da:	f7ff bac9 	b.w	8005870 <_dtoa_r+0x70>
 80062de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062e0:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8006340 <_dtoa_r+0xb40>
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f43f aac3 	beq.w	8005870 <_dtoa_r+0x70>
 80062ea:	f10b 0308 	add.w	r3, fp, #8
 80062ee:	f7ff babd 	b.w	800586c <_dtoa_r+0x6c>
 80062f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	f77f ae3b 	ble.w	8005f70 <_dtoa_r+0x770>
 80062fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062fc:	9308      	str	r3, [sp, #32]
 80062fe:	e64f      	b.n	8005fa0 <_dtoa_r+0x7a0>
 8006300:	9b04      	ldr	r3, [sp, #16]
 8006302:	2b00      	cmp	r3, #0
 8006304:	dc03      	bgt.n	800630e <_dtoa_r+0xb0e>
 8006306:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006308:	2b02      	cmp	r3, #2
 800630a:	f73f aed1 	bgt.w	80060b0 <_dtoa_r+0x8b0>
 800630e:	465d      	mov	r5, fp
 8006310:	4631      	mov	r1, r6
 8006312:	9806      	ldr	r0, [sp, #24]
 8006314:	f7ff f9e4 	bl	80056e0 <quorem>
 8006318:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800631c:	f805 8b01 	strb.w	r8, [r5], #1
 8006320:	9a04      	ldr	r2, [sp, #16]
 8006322:	eba5 030b 	sub.w	r3, r5, fp
 8006326:	429a      	cmp	r2, r3
 8006328:	ddb2      	ble.n	8006290 <_dtoa_r+0xa90>
 800632a:	2300      	movs	r3, #0
 800632c:	220a      	movs	r2, #10
 800632e:	9906      	ldr	r1, [sp, #24]
 8006330:	4620      	mov	r0, r4
 8006332:	f000 fbc5 	bl	8006ac0 <__multadd>
 8006336:	9006      	str	r0, [sp, #24]
 8006338:	e7ea      	b.n	8006310 <_dtoa_r+0xb10>
 800633a:	bf00      	nop
 800633c:	08009162 	.word	0x08009162
 8006340:	08009184 	.word	0x08009184

08006344 <__libc_fini_array>:
 8006344:	b538      	push	{r3, r4, r5, lr}
 8006346:	4d07      	ldr	r5, [pc, #28]	; (8006364 <__libc_fini_array+0x20>)
 8006348:	4c07      	ldr	r4, [pc, #28]	; (8006368 <__libc_fini_array+0x24>)
 800634a:	1b64      	subs	r4, r4, r5
 800634c:	10a4      	asrs	r4, r4, #2
 800634e:	b91c      	cbnz	r4, 8006358 <__libc_fini_array+0x14>
 8006350:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006354:	f001 b998 	b.w	8007688 <_fini>
 8006358:	3c01      	subs	r4, #1
 800635a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800635e:	4798      	blx	r3
 8006360:	e7f5      	b.n	800634e <__libc_fini_array+0xa>
 8006362:	bf00      	nop
 8006364:	080093b0 	.word	0x080093b0
 8006368:	080093b4 	.word	0x080093b4

0800636c <_malloc_trim_r>:
 800636c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006370:	4605      	mov	r5, r0
 8006372:	2008      	movs	r0, #8
 8006374:	460c      	mov	r4, r1
 8006376:	f000 fef6 	bl	8007166 <sysconf>
 800637a:	4680      	mov	r8, r0
 800637c:	4f22      	ldr	r7, [pc, #136]	; (8006408 <_malloc_trim_r+0x9c>)
 800637e:	4628      	mov	r0, r5
 8006380:	f000 fb64 	bl	8006a4c <__malloc_lock>
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	685e      	ldr	r6, [r3, #4]
 8006388:	f026 0603 	bic.w	r6, r6, #3
 800638c:	1b34      	subs	r4, r6, r4
 800638e:	3c11      	subs	r4, #17
 8006390:	4444      	add	r4, r8
 8006392:	fbb4 f4f8 	udiv	r4, r4, r8
 8006396:	3c01      	subs	r4, #1
 8006398:	fb08 f404 	mul.w	r4, r8, r4
 800639c:	45a0      	cmp	r8, r4
 800639e:	dd05      	ble.n	80063ac <_malloc_trim_r+0x40>
 80063a0:	4628      	mov	r0, r5
 80063a2:	f000 fb59 	bl	8006a58 <__malloc_unlock>
 80063a6:	2000      	movs	r0, #0
 80063a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063ac:	2100      	movs	r1, #0
 80063ae:	4628      	mov	r0, r5
 80063b0:	f000 fe3c 	bl	800702c <_sbrk_r>
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	4433      	add	r3, r6
 80063b8:	4298      	cmp	r0, r3
 80063ba:	d1f1      	bne.n	80063a0 <_malloc_trim_r+0x34>
 80063bc:	4261      	negs	r1, r4
 80063be:	4628      	mov	r0, r5
 80063c0:	f000 fe34 	bl	800702c <_sbrk_r>
 80063c4:	3001      	adds	r0, #1
 80063c6:	d110      	bne.n	80063ea <_malloc_trim_r+0x7e>
 80063c8:	2100      	movs	r1, #0
 80063ca:	4628      	mov	r0, r5
 80063cc:	f000 fe2e 	bl	800702c <_sbrk_r>
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	1a83      	subs	r3, r0, r2
 80063d4:	2b0f      	cmp	r3, #15
 80063d6:	dde3      	ble.n	80063a0 <_malloc_trim_r+0x34>
 80063d8:	490c      	ldr	r1, [pc, #48]	; (800640c <_malloc_trim_r+0xa0>)
 80063da:	f043 0301 	orr.w	r3, r3, #1
 80063de:	6809      	ldr	r1, [r1, #0]
 80063e0:	6053      	str	r3, [r2, #4]
 80063e2:	1a40      	subs	r0, r0, r1
 80063e4:	490a      	ldr	r1, [pc, #40]	; (8006410 <_malloc_trim_r+0xa4>)
 80063e6:	6008      	str	r0, [r1, #0]
 80063e8:	e7da      	b.n	80063a0 <_malloc_trim_r+0x34>
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	4a08      	ldr	r2, [pc, #32]	; (8006410 <_malloc_trim_r+0xa4>)
 80063ee:	1b36      	subs	r6, r6, r4
 80063f0:	f046 0601 	orr.w	r6, r6, #1
 80063f4:	605e      	str	r6, [r3, #4]
 80063f6:	6813      	ldr	r3, [r2, #0]
 80063f8:	4628      	mov	r0, r5
 80063fa:	1b1c      	subs	r4, r3, r4
 80063fc:	6014      	str	r4, [r2, #0]
 80063fe:	f000 fb2b 	bl	8006a58 <__malloc_unlock>
 8006402:	2001      	movs	r0, #1
 8006404:	e7d0      	b.n	80063a8 <_malloc_trim_r+0x3c>
 8006406:	bf00      	nop
 8006408:	200004bc 	.word	0x200004bc
 800640c:	200008c4 	.word	0x200008c4
 8006410:	20000a58 	.word	0x20000a58

08006414 <_free_r>:
 8006414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006418:	4604      	mov	r4, r0
 800641a:	4688      	mov	r8, r1
 800641c:	2900      	cmp	r1, #0
 800641e:	f000 80ab 	beq.w	8006578 <_free_r+0x164>
 8006422:	f000 fb13 	bl	8006a4c <__malloc_lock>
 8006426:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800642a:	4d54      	ldr	r5, [pc, #336]	; (800657c <_free_r+0x168>)
 800642c:	f022 0001 	bic.w	r0, r2, #1
 8006430:	f1a8 0308 	sub.w	r3, r8, #8
 8006434:	181f      	adds	r7, r3, r0
 8006436:	68a9      	ldr	r1, [r5, #8]
 8006438:	687e      	ldr	r6, [r7, #4]
 800643a:	42b9      	cmp	r1, r7
 800643c:	f026 0603 	bic.w	r6, r6, #3
 8006440:	f002 0201 	and.w	r2, r2, #1
 8006444:	d11b      	bne.n	800647e <_free_r+0x6a>
 8006446:	4430      	add	r0, r6
 8006448:	b93a      	cbnz	r2, 800645a <_free_r+0x46>
 800644a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800644e:	1a9b      	subs	r3, r3, r2
 8006450:	4410      	add	r0, r2
 8006452:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8006456:	60ca      	str	r2, [r1, #12]
 8006458:	6091      	str	r1, [r2, #8]
 800645a:	f040 0201 	orr.w	r2, r0, #1
 800645e:	605a      	str	r2, [r3, #4]
 8006460:	60ab      	str	r3, [r5, #8]
 8006462:	4b47      	ldr	r3, [pc, #284]	; (8006580 <_free_r+0x16c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4283      	cmp	r3, r0
 8006468:	d804      	bhi.n	8006474 <_free_r+0x60>
 800646a:	4b46      	ldr	r3, [pc, #280]	; (8006584 <_free_r+0x170>)
 800646c:	4620      	mov	r0, r4
 800646e:	6819      	ldr	r1, [r3, #0]
 8006470:	f7ff ff7c 	bl	800636c <_malloc_trim_r>
 8006474:	4620      	mov	r0, r4
 8006476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800647a:	f000 baed 	b.w	8006a58 <__malloc_unlock>
 800647e:	607e      	str	r6, [r7, #4]
 8006480:	2a00      	cmp	r2, #0
 8006482:	d139      	bne.n	80064f8 <_free_r+0xe4>
 8006484:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006488:	f105 0c08 	add.w	ip, r5, #8
 800648c:	1a5b      	subs	r3, r3, r1
 800648e:	4408      	add	r0, r1
 8006490:	6899      	ldr	r1, [r3, #8]
 8006492:	4561      	cmp	r1, ip
 8006494:	d032      	beq.n	80064fc <_free_r+0xe8>
 8006496:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800649a:	f8c1 c00c 	str.w	ip, [r1, #12]
 800649e:	f8cc 1008 	str.w	r1, [ip, #8]
 80064a2:	19b9      	adds	r1, r7, r6
 80064a4:	6849      	ldr	r1, [r1, #4]
 80064a6:	07c9      	lsls	r1, r1, #31
 80064a8:	d40a      	bmi.n	80064c0 <_free_r+0xac>
 80064aa:	4430      	add	r0, r6
 80064ac:	68b9      	ldr	r1, [r7, #8]
 80064ae:	bb3a      	cbnz	r2, 8006500 <_free_r+0xec>
 80064b0:	4e35      	ldr	r6, [pc, #212]	; (8006588 <_free_r+0x174>)
 80064b2:	42b1      	cmp	r1, r6
 80064b4:	d124      	bne.n	8006500 <_free_r+0xec>
 80064b6:	2201      	movs	r2, #1
 80064b8:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80064bc:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80064c0:	f040 0101 	orr.w	r1, r0, #1
 80064c4:	6059      	str	r1, [r3, #4]
 80064c6:	5018      	str	r0, [r3, r0]
 80064c8:	2a00      	cmp	r2, #0
 80064ca:	d1d3      	bne.n	8006474 <_free_r+0x60>
 80064cc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80064d0:	d21a      	bcs.n	8006508 <_free_r+0xf4>
 80064d2:	2201      	movs	r2, #1
 80064d4:	08c0      	lsrs	r0, r0, #3
 80064d6:	1081      	asrs	r1, r0, #2
 80064d8:	408a      	lsls	r2, r1
 80064da:	6869      	ldr	r1, [r5, #4]
 80064dc:	3001      	adds	r0, #1
 80064de:	430a      	orrs	r2, r1
 80064e0:	606a      	str	r2, [r5, #4]
 80064e2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80064e6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80064ea:	3a08      	subs	r2, #8
 80064ec:	e9c3 1202 	strd	r1, r2, [r3, #8]
 80064f0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80064f4:	60cb      	str	r3, [r1, #12]
 80064f6:	e7bd      	b.n	8006474 <_free_r+0x60>
 80064f8:	2200      	movs	r2, #0
 80064fa:	e7d2      	b.n	80064a2 <_free_r+0x8e>
 80064fc:	2201      	movs	r2, #1
 80064fe:	e7d0      	b.n	80064a2 <_free_r+0x8e>
 8006500:	68fe      	ldr	r6, [r7, #12]
 8006502:	60ce      	str	r6, [r1, #12]
 8006504:	60b1      	str	r1, [r6, #8]
 8006506:	e7db      	b.n	80064c0 <_free_r+0xac>
 8006508:	0a42      	lsrs	r2, r0, #9
 800650a:	2a04      	cmp	r2, #4
 800650c:	d813      	bhi.n	8006536 <_free_r+0x122>
 800650e:	0982      	lsrs	r2, r0, #6
 8006510:	3238      	adds	r2, #56	; 0x38
 8006512:	1c51      	adds	r1, r2, #1
 8006514:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006518:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800651c:	428e      	cmp	r6, r1
 800651e:	d124      	bne.n	800656a <_free_r+0x156>
 8006520:	2001      	movs	r0, #1
 8006522:	1092      	asrs	r2, r2, #2
 8006524:	fa00 f202 	lsl.w	r2, r0, r2
 8006528:	6868      	ldr	r0, [r5, #4]
 800652a:	4302      	orrs	r2, r0
 800652c:	606a      	str	r2, [r5, #4]
 800652e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8006532:	60b3      	str	r3, [r6, #8]
 8006534:	e7de      	b.n	80064f4 <_free_r+0xe0>
 8006536:	2a14      	cmp	r2, #20
 8006538:	d801      	bhi.n	800653e <_free_r+0x12a>
 800653a:	325b      	adds	r2, #91	; 0x5b
 800653c:	e7e9      	b.n	8006512 <_free_r+0xfe>
 800653e:	2a54      	cmp	r2, #84	; 0x54
 8006540:	d802      	bhi.n	8006548 <_free_r+0x134>
 8006542:	0b02      	lsrs	r2, r0, #12
 8006544:	326e      	adds	r2, #110	; 0x6e
 8006546:	e7e4      	b.n	8006512 <_free_r+0xfe>
 8006548:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800654c:	d802      	bhi.n	8006554 <_free_r+0x140>
 800654e:	0bc2      	lsrs	r2, r0, #15
 8006550:	3277      	adds	r2, #119	; 0x77
 8006552:	e7de      	b.n	8006512 <_free_r+0xfe>
 8006554:	f240 5154 	movw	r1, #1364	; 0x554
 8006558:	428a      	cmp	r2, r1
 800655a:	bf9a      	itte	ls
 800655c:	0c82      	lsrls	r2, r0, #18
 800655e:	327c      	addls	r2, #124	; 0x7c
 8006560:	227e      	movhi	r2, #126	; 0x7e
 8006562:	e7d6      	b.n	8006512 <_free_r+0xfe>
 8006564:	6889      	ldr	r1, [r1, #8]
 8006566:	428e      	cmp	r6, r1
 8006568:	d004      	beq.n	8006574 <_free_r+0x160>
 800656a:	684a      	ldr	r2, [r1, #4]
 800656c:	f022 0203 	bic.w	r2, r2, #3
 8006570:	4282      	cmp	r2, r0
 8006572:	d8f7      	bhi.n	8006564 <_free_r+0x150>
 8006574:	68ce      	ldr	r6, [r1, #12]
 8006576:	e7da      	b.n	800652e <_free_r+0x11a>
 8006578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800657c:	200004bc 	.word	0x200004bc
 8006580:	200008c8 	.word	0x200008c8
 8006584:	20000a88 	.word	0x20000a88
 8006588:	200004c4 	.word	0x200004c4

0800658c <_localeconv_r>:
 800658c:	4b04      	ldr	r3, [pc, #16]	; (80065a0 <_localeconv_r+0x14>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006592:	4b04      	ldr	r3, [pc, #16]	; (80065a4 <_localeconv_r+0x18>)
 8006594:	2800      	cmp	r0, #0
 8006596:	bf08      	it	eq
 8006598:	4618      	moveq	r0, r3
 800659a:	30f0      	adds	r0, #240	; 0xf0
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	20000088 	.word	0x20000088
 80065a4:	200008cc 	.word	0x200008cc

080065a8 <__retarget_lock_acquire_recursive>:
 80065a8:	4770      	bx	lr

080065aa <__retarget_lock_release_recursive>:
 80065aa:	4770      	bx	lr

080065ac <_malloc_r>:
 80065ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b0:	f101 050b 	add.w	r5, r1, #11
 80065b4:	2d16      	cmp	r5, #22
 80065b6:	4606      	mov	r6, r0
 80065b8:	d906      	bls.n	80065c8 <_malloc_r+0x1c>
 80065ba:	f035 0507 	bics.w	r5, r5, #7
 80065be:	d504      	bpl.n	80065ca <_malloc_r+0x1e>
 80065c0:	230c      	movs	r3, #12
 80065c2:	6033      	str	r3, [r6, #0]
 80065c4:	2400      	movs	r4, #0
 80065c6:	e1a8      	b.n	800691a <_malloc_r+0x36e>
 80065c8:	2510      	movs	r5, #16
 80065ca:	428d      	cmp	r5, r1
 80065cc:	d3f8      	bcc.n	80065c0 <_malloc_r+0x14>
 80065ce:	4630      	mov	r0, r6
 80065d0:	f000 fa3c 	bl	8006a4c <__malloc_lock>
 80065d4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80065d8:	4fc0      	ldr	r7, [pc, #768]	; (80068dc <_malloc_r+0x330>)
 80065da:	d238      	bcs.n	800664e <_malloc_r+0xa2>
 80065dc:	f105 0208 	add.w	r2, r5, #8
 80065e0:	443a      	add	r2, r7
 80065e2:	6854      	ldr	r4, [r2, #4]
 80065e4:	f1a2 0108 	sub.w	r1, r2, #8
 80065e8:	428c      	cmp	r4, r1
 80065ea:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 80065ee:	d102      	bne.n	80065f6 <_malloc_r+0x4a>
 80065f0:	68d4      	ldr	r4, [r2, #12]
 80065f2:	42a2      	cmp	r2, r4
 80065f4:	d010      	beq.n	8006618 <_malloc_r+0x6c>
 80065f6:	6863      	ldr	r3, [r4, #4]
 80065f8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80065fc:	f023 0303 	bic.w	r3, r3, #3
 8006600:	60ca      	str	r2, [r1, #12]
 8006602:	4423      	add	r3, r4
 8006604:	6091      	str	r1, [r2, #8]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	f042 0201 	orr.w	r2, r2, #1
 800660c:	605a      	str	r2, [r3, #4]
 800660e:	4630      	mov	r0, r6
 8006610:	f000 fa22 	bl	8006a58 <__malloc_unlock>
 8006614:	3408      	adds	r4, #8
 8006616:	e180      	b.n	800691a <_malloc_r+0x36e>
 8006618:	3302      	adds	r3, #2
 800661a:	4ab1      	ldr	r2, [pc, #708]	; (80068e0 <_malloc_r+0x334>)
 800661c:	693c      	ldr	r4, [r7, #16]
 800661e:	4611      	mov	r1, r2
 8006620:	4294      	cmp	r4, r2
 8006622:	d075      	beq.n	8006710 <_malloc_r+0x164>
 8006624:	6860      	ldr	r0, [r4, #4]
 8006626:	f020 0c03 	bic.w	ip, r0, #3
 800662a:	ebac 0005 	sub.w	r0, ip, r5
 800662e:	280f      	cmp	r0, #15
 8006630:	dd48      	ble.n	80066c4 <_malloc_r+0x118>
 8006632:	1963      	adds	r3, r4, r5
 8006634:	f045 0501 	orr.w	r5, r5, #1
 8006638:	6065      	str	r5, [r4, #4]
 800663a:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800663e:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8006642:	f040 0201 	orr.w	r2, r0, #1
 8006646:	605a      	str	r2, [r3, #4]
 8006648:	f844 000c 	str.w	r0, [r4, ip]
 800664c:	e7df      	b.n	800660e <_malloc_r+0x62>
 800664e:	0a6b      	lsrs	r3, r5, #9
 8006650:	d02a      	beq.n	80066a8 <_malloc_r+0xfc>
 8006652:	2b04      	cmp	r3, #4
 8006654:	d812      	bhi.n	800667c <_malloc_r+0xd0>
 8006656:	09ab      	lsrs	r3, r5, #6
 8006658:	3338      	adds	r3, #56	; 0x38
 800665a:	1c5a      	adds	r2, r3, #1
 800665c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8006660:	6854      	ldr	r4, [r2, #4]
 8006662:	f1a2 0c08 	sub.w	ip, r2, #8
 8006666:	4564      	cmp	r4, ip
 8006668:	d006      	beq.n	8006678 <_malloc_r+0xcc>
 800666a:	6862      	ldr	r2, [r4, #4]
 800666c:	f022 0203 	bic.w	r2, r2, #3
 8006670:	1b50      	subs	r0, r2, r5
 8006672:	280f      	cmp	r0, #15
 8006674:	dd1c      	ble.n	80066b0 <_malloc_r+0x104>
 8006676:	3b01      	subs	r3, #1
 8006678:	3301      	adds	r3, #1
 800667a:	e7ce      	b.n	800661a <_malloc_r+0x6e>
 800667c:	2b14      	cmp	r3, #20
 800667e:	d801      	bhi.n	8006684 <_malloc_r+0xd8>
 8006680:	335b      	adds	r3, #91	; 0x5b
 8006682:	e7ea      	b.n	800665a <_malloc_r+0xae>
 8006684:	2b54      	cmp	r3, #84	; 0x54
 8006686:	d802      	bhi.n	800668e <_malloc_r+0xe2>
 8006688:	0b2b      	lsrs	r3, r5, #12
 800668a:	336e      	adds	r3, #110	; 0x6e
 800668c:	e7e5      	b.n	800665a <_malloc_r+0xae>
 800668e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006692:	d802      	bhi.n	800669a <_malloc_r+0xee>
 8006694:	0beb      	lsrs	r3, r5, #15
 8006696:	3377      	adds	r3, #119	; 0x77
 8006698:	e7df      	b.n	800665a <_malloc_r+0xae>
 800669a:	f240 5254 	movw	r2, #1364	; 0x554
 800669e:	4293      	cmp	r3, r2
 80066a0:	d804      	bhi.n	80066ac <_malloc_r+0x100>
 80066a2:	0cab      	lsrs	r3, r5, #18
 80066a4:	337c      	adds	r3, #124	; 0x7c
 80066a6:	e7d8      	b.n	800665a <_malloc_r+0xae>
 80066a8:	233f      	movs	r3, #63	; 0x3f
 80066aa:	e7d6      	b.n	800665a <_malloc_r+0xae>
 80066ac:	237e      	movs	r3, #126	; 0x7e
 80066ae:	e7d4      	b.n	800665a <_malloc_r+0xae>
 80066b0:	2800      	cmp	r0, #0
 80066b2:	68e1      	ldr	r1, [r4, #12]
 80066b4:	db04      	blt.n	80066c0 <_malloc_r+0x114>
 80066b6:	68a3      	ldr	r3, [r4, #8]
 80066b8:	60d9      	str	r1, [r3, #12]
 80066ba:	608b      	str	r3, [r1, #8]
 80066bc:	18a3      	adds	r3, r4, r2
 80066be:	e7a2      	b.n	8006606 <_malloc_r+0x5a>
 80066c0:	460c      	mov	r4, r1
 80066c2:	e7d0      	b.n	8006666 <_malloc_r+0xba>
 80066c4:	2800      	cmp	r0, #0
 80066c6:	e9c7 2204 	strd	r2, r2, [r7, #16]
 80066ca:	db07      	blt.n	80066dc <_malloc_r+0x130>
 80066cc:	44a4      	add	ip, r4
 80066ce:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80066d2:	f043 0301 	orr.w	r3, r3, #1
 80066d6:	f8cc 3004 	str.w	r3, [ip, #4]
 80066da:	e798      	b.n	800660e <_malloc_r+0x62>
 80066dc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f080 8099 	bcs.w	8006818 <_malloc_r+0x26c>
 80066e6:	2201      	movs	r2, #1
 80066e8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 80066ec:	ea4f 0eac 	mov.w	lr, ip, asr #2
 80066f0:	fa02 f20e 	lsl.w	r2, r2, lr
 80066f4:	4310      	orrs	r0, r2
 80066f6:	f10c 0c01 	add.w	ip, ip, #1
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8006700:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8006704:	3a08      	subs	r2, #8
 8006706:	e9c4 0202 	strd	r0, r2, [r4, #8]
 800670a:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 800670e:	60c4      	str	r4, [r0, #12]
 8006710:	2001      	movs	r0, #1
 8006712:	109a      	asrs	r2, r3, #2
 8006714:	fa00 f202 	lsl.w	r2, r0, r2
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	4290      	cmp	r0, r2
 800671c:	d326      	bcc.n	800676c <_malloc_r+0x1c0>
 800671e:	4210      	tst	r0, r2
 8006720:	d106      	bne.n	8006730 <_malloc_r+0x184>
 8006722:	f023 0303 	bic.w	r3, r3, #3
 8006726:	0052      	lsls	r2, r2, #1
 8006728:	4210      	tst	r0, r2
 800672a:	f103 0304 	add.w	r3, r3, #4
 800672e:	d0fa      	beq.n	8006726 <_malloc_r+0x17a>
 8006730:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8006734:	46e1      	mov	r9, ip
 8006736:	4698      	mov	r8, r3
 8006738:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800673c:	454c      	cmp	r4, r9
 800673e:	f040 80af 	bne.w	80068a0 <_malloc_r+0x2f4>
 8006742:	f108 0801 	add.w	r8, r8, #1
 8006746:	f018 0f03 	tst.w	r8, #3
 800674a:	f109 0908 	add.w	r9, r9, #8
 800674e:	d1f3      	bne.n	8006738 <_malloc_r+0x18c>
 8006750:	0798      	lsls	r0, r3, #30
 8006752:	f040 80e8 	bne.w	8006926 <_malloc_r+0x37a>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	ea23 0302 	bic.w	r3, r3, r2
 800675c:	607b      	str	r3, [r7, #4]
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	0052      	lsls	r2, r2, #1
 8006762:	4290      	cmp	r0, r2
 8006764:	d302      	bcc.n	800676c <_malloc_r+0x1c0>
 8006766:	2a00      	cmp	r2, #0
 8006768:	f040 80eb 	bne.w	8006942 <_malloc_r+0x396>
 800676c:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8006770:	f8da 4004 	ldr.w	r4, [sl, #4]
 8006774:	f024 0203 	bic.w	r2, r4, #3
 8006778:	42aa      	cmp	r2, r5
 800677a:	d303      	bcc.n	8006784 <_malloc_r+0x1d8>
 800677c:	1b53      	subs	r3, r2, r5
 800677e:	2b0f      	cmp	r3, #15
 8006780:	f300 813f 	bgt.w	8006a02 <_malloc_r+0x456>
 8006784:	4b57      	ldr	r3, [pc, #348]	; (80068e4 <_malloc_r+0x338>)
 8006786:	2008      	movs	r0, #8
 8006788:	681c      	ldr	r4, [r3, #0]
 800678a:	9200      	str	r2, [sp, #0]
 800678c:	f000 fceb 	bl	8007166 <sysconf>
 8006790:	4b55      	ldr	r3, [pc, #340]	; (80068e8 <_malloc_r+0x33c>)
 8006792:	3410      	adds	r4, #16
 8006794:	6819      	ldr	r1, [r3, #0]
 8006796:	442c      	add	r4, r5
 8006798:	3101      	adds	r1, #1
 800679a:	bf1f      	itttt	ne
 800679c:	f104 34ff 	addne.w	r4, r4, #4294967295
 80067a0:	1824      	addne	r4, r4, r0
 80067a2:	4241      	negne	r1, r0
 80067a4:	400c      	andne	r4, r1
 80067a6:	9a00      	ldr	r2, [sp, #0]
 80067a8:	4680      	mov	r8, r0
 80067aa:	4621      	mov	r1, r4
 80067ac:	4630      	mov	r0, r6
 80067ae:	e9cd 2300 	strd	r2, r3, [sp]
 80067b2:	f000 fc3b 	bl	800702c <_sbrk_r>
 80067b6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80067ba:	4683      	mov	fp, r0
 80067bc:	f000 80fa 	beq.w	80069b4 <_malloc_r+0x408>
 80067c0:	9a00      	ldr	r2, [sp, #0]
 80067c2:	9b01      	ldr	r3, [sp, #4]
 80067c4:	eb0a 0102 	add.w	r1, sl, r2
 80067c8:	4281      	cmp	r1, r0
 80067ca:	d902      	bls.n	80067d2 <_malloc_r+0x226>
 80067cc:	45ba      	cmp	sl, r7
 80067ce:	f040 80f1 	bne.w	80069b4 <_malloc_r+0x408>
 80067d2:	f8df 9120 	ldr.w	r9, [pc, #288]	; 80068f4 <_malloc_r+0x348>
 80067d6:	4559      	cmp	r1, fp
 80067d8:	f8d9 0000 	ldr.w	r0, [r9]
 80067dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80067e0:	eb00 0e04 	add.w	lr, r0, r4
 80067e4:	f8c9 e000 	str.w	lr, [r9]
 80067e8:	f040 80ad 	bne.w	8006946 <_malloc_r+0x39a>
 80067ec:	ea11 0f0c 	tst.w	r1, ip
 80067f0:	f040 80a9 	bne.w	8006946 <_malloc_r+0x39a>
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	4414      	add	r4, r2
 80067f8:	f044 0401 	orr.w	r4, r4, #1
 80067fc:	605c      	str	r4, [r3, #4]
 80067fe:	4a3b      	ldr	r2, [pc, #236]	; (80068ec <_malloc_r+0x340>)
 8006800:	f8d9 3000 	ldr.w	r3, [r9]
 8006804:	6811      	ldr	r1, [r2, #0]
 8006806:	428b      	cmp	r3, r1
 8006808:	bf88      	it	hi
 800680a:	6013      	strhi	r3, [r2, #0]
 800680c:	4a38      	ldr	r2, [pc, #224]	; (80068f0 <_malloc_r+0x344>)
 800680e:	6811      	ldr	r1, [r2, #0]
 8006810:	428b      	cmp	r3, r1
 8006812:	bf88      	it	hi
 8006814:	6013      	strhi	r3, [r2, #0]
 8006816:	e0cd      	b.n	80069b4 <_malloc_r+0x408>
 8006818:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800681c:	2a04      	cmp	r2, #4
 800681e:	d818      	bhi.n	8006852 <_malloc_r+0x2a6>
 8006820:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006824:	3238      	adds	r2, #56	; 0x38
 8006826:	f102 0e01 	add.w	lr, r2, #1
 800682a:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 800682e:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8006832:	45f0      	cmp	r8, lr
 8006834:	d12b      	bne.n	800688e <_malloc_r+0x2e2>
 8006836:	f04f 0c01 	mov.w	ip, #1
 800683a:	1092      	asrs	r2, r2, #2
 800683c:	fa0c f202 	lsl.w	r2, ip, r2
 8006840:	4310      	orrs	r0, r2
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006848:	f8c8 4008 	str.w	r4, [r8, #8]
 800684c:	f8ce 400c 	str.w	r4, [lr, #12]
 8006850:	e75e      	b.n	8006710 <_malloc_r+0x164>
 8006852:	2a14      	cmp	r2, #20
 8006854:	d801      	bhi.n	800685a <_malloc_r+0x2ae>
 8006856:	325b      	adds	r2, #91	; 0x5b
 8006858:	e7e5      	b.n	8006826 <_malloc_r+0x27a>
 800685a:	2a54      	cmp	r2, #84	; 0x54
 800685c:	d803      	bhi.n	8006866 <_malloc_r+0x2ba>
 800685e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006862:	326e      	adds	r2, #110	; 0x6e
 8006864:	e7df      	b.n	8006826 <_malloc_r+0x27a>
 8006866:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800686a:	d803      	bhi.n	8006874 <_malloc_r+0x2c8>
 800686c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006870:	3277      	adds	r2, #119	; 0x77
 8006872:	e7d8      	b.n	8006826 <_malloc_r+0x27a>
 8006874:	f240 5e54 	movw	lr, #1364	; 0x554
 8006878:	4572      	cmp	r2, lr
 800687a:	bf9a      	itte	ls
 800687c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006880:	327c      	addls	r2, #124	; 0x7c
 8006882:	227e      	movhi	r2, #126	; 0x7e
 8006884:	e7cf      	b.n	8006826 <_malloc_r+0x27a>
 8006886:	f8de e008 	ldr.w	lr, [lr, #8]
 800688a:	45f0      	cmp	r8, lr
 800688c:	d005      	beq.n	800689a <_malloc_r+0x2ee>
 800688e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006892:	f022 0203 	bic.w	r2, r2, #3
 8006896:	4562      	cmp	r2, ip
 8006898:	d8f5      	bhi.n	8006886 <_malloc_r+0x2da>
 800689a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800689e:	e7d1      	b.n	8006844 <_malloc_r+0x298>
 80068a0:	6860      	ldr	r0, [r4, #4]
 80068a2:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80068a6:	f020 0003 	bic.w	r0, r0, #3
 80068aa:	eba0 0a05 	sub.w	sl, r0, r5
 80068ae:	f1ba 0f0f 	cmp.w	sl, #15
 80068b2:	dd21      	ble.n	80068f8 <_malloc_r+0x34c>
 80068b4:	68a2      	ldr	r2, [r4, #8]
 80068b6:	1963      	adds	r3, r4, r5
 80068b8:	f045 0501 	orr.w	r5, r5, #1
 80068bc:	6065      	str	r5, [r4, #4]
 80068be:	f8c2 e00c 	str.w	lr, [r2, #12]
 80068c2:	f8ce 2008 	str.w	r2, [lr, #8]
 80068c6:	f04a 0201 	orr.w	r2, sl, #1
 80068ca:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80068ce:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80068d2:	605a      	str	r2, [r3, #4]
 80068d4:	f844 a000 	str.w	sl, [r4, r0]
 80068d8:	e699      	b.n	800660e <_malloc_r+0x62>
 80068da:	bf00      	nop
 80068dc:	200004bc 	.word	0x200004bc
 80068e0:	200004c4 	.word	0x200004c4
 80068e4:	20000a88 	.word	0x20000a88
 80068e8:	200008c4 	.word	0x200008c4
 80068ec:	20000a80 	.word	0x20000a80
 80068f0:	20000a84 	.word	0x20000a84
 80068f4:	20000a58 	.word	0x20000a58
 80068f8:	f1ba 0f00 	cmp.w	sl, #0
 80068fc:	db11      	blt.n	8006922 <_malloc_r+0x376>
 80068fe:	4420      	add	r0, r4
 8006900:	6843      	ldr	r3, [r0, #4]
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	6043      	str	r3, [r0, #4]
 8006908:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800690c:	4630      	mov	r0, r6
 800690e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006912:	f8ce 3008 	str.w	r3, [lr, #8]
 8006916:	f000 f89f 	bl	8006a58 <__malloc_unlock>
 800691a:	4620      	mov	r0, r4
 800691c:	b003      	add	sp, #12
 800691e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006922:	4674      	mov	r4, lr
 8006924:	e70a      	b.n	800673c <_malloc_r+0x190>
 8006926:	f1ac 0008 	sub.w	r0, ip, #8
 800692a:	f8dc c000 	ldr.w	ip, [ip]
 800692e:	3b01      	subs	r3, #1
 8006930:	4584      	cmp	ip, r0
 8006932:	f43f af0d 	beq.w	8006750 <_malloc_r+0x1a4>
 8006936:	e712      	b.n	800675e <_malloc_r+0x1b2>
 8006938:	3304      	adds	r3, #4
 800693a:	0052      	lsls	r2, r2, #1
 800693c:	4210      	tst	r0, r2
 800693e:	d0fb      	beq.n	8006938 <_malloc_r+0x38c>
 8006940:	e6f6      	b.n	8006730 <_malloc_r+0x184>
 8006942:	4643      	mov	r3, r8
 8006944:	e7fa      	b.n	800693c <_malloc_r+0x390>
 8006946:	6818      	ldr	r0, [r3, #0]
 8006948:	9200      	str	r2, [sp, #0]
 800694a:	3001      	adds	r0, #1
 800694c:	bf1b      	ittet	ne
 800694e:	ebab 0101 	subne.w	r1, fp, r1
 8006952:	4471      	addne	r1, lr
 8006954:	f8c3 b000 	streq.w	fp, [r3]
 8006958:	f8c9 1000 	strne.w	r1, [r9]
 800695c:	f01b 0307 	ands.w	r3, fp, #7
 8006960:	bf1c      	itt	ne
 8006962:	f1c3 0308 	rsbne	r3, r3, #8
 8006966:	449b      	addne	fp, r3
 8006968:	445c      	add	r4, fp
 800696a:	4498      	add	r8, r3
 800696c:	ea04 030c 	and.w	r3, r4, ip
 8006970:	eba8 0803 	sub.w	r8, r8, r3
 8006974:	4641      	mov	r1, r8
 8006976:	4630      	mov	r0, r6
 8006978:	f000 fb58 	bl	800702c <_sbrk_r>
 800697c:	1c43      	adds	r3, r0, #1
 800697e:	bf04      	itt	eq
 8006980:	4658      	moveq	r0, fp
 8006982:	f04f 0800 	moveq.w	r8, #0
 8006986:	f8d9 3000 	ldr.w	r3, [r9]
 800698a:	eba0 000b 	sub.w	r0, r0, fp
 800698e:	4440      	add	r0, r8
 8006990:	4443      	add	r3, r8
 8006992:	f040 0001 	orr.w	r0, r0, #1
 8006996:	45ba      	cmp	sl, r7
 8006998:	f8c7 b008 	str.w	fp, [r7, #8]
 800699c:	9a00      	ldr	r2, [sp, #0]
 800699e:	f8c9 3000 	str.w	r3, [r9]
 80069a2:	f8cb 0004 	str.w	r0, [fp, #4]
 80069a6:	f43f af2a 	beq.w	80067fe <_malloc_r+0x252>
 80069aa:	2a0f      	cmp	r2, #15
 80069ac:	d810      	bhi.n	80069d0 <_malloc_r+0x424>
 80069ae:	2301      	movs	r3, #1
 80069b0:	f8cb 3004 	str.w	r3, [fp, #4]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	f022 0203 	bic.w	r2, r2, #3
 80069bc:	42aa      	cmp	r2, r5
 80069be:	eba2 0305 	sub.w	r3, r2, r5
 80069c2:	d301      	bcc.n	80069c8 <_malloc_r+0x41c>
 80069c4:	2b0f      	cmp	r3, #15
 80069c6:	dc1c      	bgt.n	8006a02 <_malloc_r+0x456>
 80069c8:	4630      	mov	r0, r6
 80069ca:	f000 f845 	bl	8006a58 <__malloc_unlock>
 80069ce:	e5f9      	b.n	80065c4 <_malloc_r+0x18>
 80069d0:	f1a2 040c 	sub.w	r4, r2, #12
 80069d4:	2205      	movs	r2, #5
 80069d6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80069da:	f024 0407 	bic.w	r4, r4, #7
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	4323      	orrs	r3, r4
 80069e4:	f8ca 3004 	str.w	r3, [sl, #4]
 80069e8:	2c0f      	cmp	r4, #15
 80069ea:	eb0a 0304 	add.w	r3, sl, r4
 80069ee:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80069f2:	f67f af04 	bls.w	80067fe <_malloc_r+0x252>
 80069f6:	f10a 0108 	add.w	r1, sl, #8
 80069fa:	4630      	mov	r0, r6
 80069fc:	f7ff fd0a 	bl	8006414 <_free_r>
 8006a00:	e6fd      	b.n	80067fe <_malloc_r+0x252>
 8006a02:	68bc      	ldr	r4, [r7, #8]
 8006a04:	f045 0201 	orr.w	r2, r5, #1
 8006a08:	f043 0301 	orr.w	r3, r3, #1
 8006a0c:	4425      	add	r5, r4
 8006a0e:	6062      	str	r2, [r4, #4]
 8006a10:	60bd      	str	r5, [r7, #8]
 8006a12:	606b      	str	r3, [r5, #4]
 8006a14:	e5fb      	b.n	800660e <_malloc_r+0x62>
 8006a16:	bf00      	nop

08006a18 <memchr>:
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	b2c9      	uxtb	r1, r1
 8006a1c:	4402      	add	r2, r0
 8006a1e:	4290      	cmp	r0, r2
 8006a20:	4603      	mov	r3, r0
 8006a22:	d101      	bne.n	8006a28 <memchr+0x10>
 8006a24:	2300      	movs	r3, #0
 8006a26:	e003      	b.n	8006a30 <memchr+0x18>
 8006a28:	781c      	ldrb	r4, [r3, #0]
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	428c      	cmp	r4, r1
 8006a2e:	d1f6      	bne.n	8006a1e <memchr+0x6>
 8006a30:	4618      	mov	r0, r3
 8006a32:	bd10      	pop	{r4, pc}

08006a34 <memcpy>:
 8006a34:	b510      	push	{r4, lr}
 8006a36:	1e43      	subs	r3, r0, #1
 8006a38:	440a      	add	r2, r1
 8006a3a:	4291      	cmp	r1, r2
 8006a3c:	d100      	bne.n	8006a40 <memcpy+0xc>
 8006a3e:	bd10      	pop	{r4, pc}
 8006a40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a48:	e7f7      	b.n	8006a3a <memcpy+0x6>
	...

08006a4c <__malloc_lock>:
 8006a4c:	4801      	ldr	r0, [pc, #4]	; (8006a54 <__malloc_lock+0x8>)
 8006a4e:	f7ff bdab 	b.w	80065a8 <__retarget_lock_acquire_recursive>
 8006a52:	bf00      	nop
 8006a54:	20000d30 	.word	0x20000d30

08006a58 <__malloc_unlock>:
 8006a58:	4801      	ldr	r0, [pc, #4]	; (8006a60 <__malloc_unlock+0x8>)
 8006a5a:	f7ff bda6 	b.w	80065aa <__retarget_lock_release_recursive>
 8006a5e:	bf00      	nop
 8006a60:	20000d30 	.word	0x20000d30

08006a64 <_Balloc>:
 8006a64:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006a66:	b570      	push	{r4, r5, r6, lr}
 8006a68:	4605      	mov	r5, r0
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	b17b      	cbz	r3, 8006a8e <_Balloc+0x2a>
 8006a6e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8006a70:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8006a74:	b9a0      	cbnz	r0, 8006aa0 <_Balloc+0x3c>
 8006a76:	2101      	movs	r1, #1
 8006a78:	fa01 f604 	lsl.w	r6, r1, r4
 8006a7c:	1d72      	adds	r2, r6, #5
 8006a7e:	0092      	lsls	r2, r2, #2
 8006a80:	4628      	mov	r0, r5
 8006a82:	f000 fbd3 	bl	800722c <_calloc_r>
 8006a86:	b148      	cbz	r0, 8006a9c <_Balloc+0x38>
 8006a88:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8006a8c:	e00b      	b.n	8006aa6 <_Balloc+0x42>
 8006a8e:	2221      	movs	r2, #33	; 0x21
 8006a90:	2104      	movs	r1, #4
 8006a92:	f000 fbcb 	bl	800722c <_calloc_r>
 8006a96:	64e8      	str	r0, [r5, #76]	; 0x4c
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d1e8      	bne.n	8006a6e <_Balloc+0xa>
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	6802      	ldr	r2, [r0, #0]
 8006aa2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006aac:	e7f7      	b.n	8006a9e <_Balloc+0x3a>

08006aae <_Bfree>:
 8006aae:	b131      	cbz	r1, 8006abe <_Bfree+0x10>
 8006ab0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006ab2:	684a      	ldr	r2, [r1, #4]
 8006ab4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006ab8:	6008      	str	r0, [r1, #0]
 8006aba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006abe:	4770      	bx	lr

08006ac0 <__multadd>:
 8006ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac4:	461f      	mov	r7, r3
 8006ac6:	4606      	mov	r6, r0
 8006ac8:	460c      	mov	r4, r1
 8006aca:	2300      	movs	r3, #0
 8006acc:	690d      	ldr	r5, [r1, #16]
 8006ace:	f101 0c14 	add.w	ip, r1, #20
 8006ad2:	f8dc 0000 	ldr.w	r0, [ip]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	b281      	uxth	r1, r0
 8006ada:	fb02 7101 	mla	r1, r2, r1, r7
 8006ade:	0c00      	lsrs	r0, r0, #16
 8006ae0:	0c0f      	lsrs	r7, r1, #16
 8006ae2:	fb02 7000 	mla	r0, r2, r0, r7
 8006ae6:	b289      	uxth	r1, r1
 8006ae8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006aec:	429d      	cmp	r5, r3
 8006aee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006af2:	f84c 1b04 	str.w	r1, [ip], #4
 8006af6:	dcec      	bgt.n	8006ad2 <__multadd+0x12>
 8006af8:	b1d7      	cbz	r7, 8006b30 <__multadd+0x70>
 8006afa:	68a3      	ldr	r3, [r4, #8]
 8006afc:	42ab      	cmp	r3, r5
 8006afe:	dc12      	bgt.n	8006b26 <__multadd+0x66>
 8006b00:	6861      	ldr	r1, [r4, #4]
 8006b02:	4630      	mov	r0, r6
 8006b04:	3101      	adds	r1, #1
 8006b06:	f7ff ffad 	bl	8006a64 <_Balloc>
 8006b0a:	4680      	mov	r8, r0
 8006b0c:	6922      	ldr	r2, [r4, #16]
 8006b0e:	f104 010c 	add.w	r1, r4, #12
 8006b12:	3202      	adds	r2, #2
 8006b14:	0092      	lsls	r2, r2, #2
 8006b16:	300c      	adds	r0, #12
 8006b18:	f7ff ff8c 	bl	8006a34 <memcpy>
 8006b1c:	4621      	mov	r1, r4
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f7ff ffc5 	bl	8006aae <_Bfree>
 8006b24:	4644      	mov	r4, r8
 8006b26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b2a:	3501      	adds	r5, #1
 8006b2c:	615f      	str	r7, [r3, #20]
 8006b2e:	6125      	str	r5, [r4, #16]
 8006b30:	4620      	mov	r0, r4
 8006b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006b36 <__hi0bits>:
 8006b36:	0c02      	lsrs	r2, r0, #16
 8006b38:	0412      	lsls	r2, r2, #16
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	b9b2      	cbnz	r2, 8006b6c <__hi0bits+0x36>
 8006b3e:	0403      	lsls	r3, r0, #16
 8006b40:	2010      	movs	r0, #16
 8006b42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006b46:	bf04      	itt	eq
 8006b48:	021b      	lsleq	r3, r3, #8
 8006b4a:	3008      	addeq	r0, #8
 8006b4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006b50:	bf04      	itt	eq
 8006b52:	011b      	lsleq	r3, r3, #4
 8006b54:	3004      	addeq	r0, #4
 8006b56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006b5a:	bf04      	itt	eq
 8006b5c:	009b      	lsleq	r3, r3, #2
 8006b5e:	3002      	addeq	r0, #2
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	db06      	blt.n	8006b72 <__hi0bits+0x3c>
 8006b64:	005b      	lsls	r3, r3, #1
 8006b66:	d503      	bpl.n	8006b70 <__hi0bits+0x3a>
 8006b68:	3001      	adds	r0, #1
 8006b6a:	4770      	bx	lr
 8006b6c:	2000      	movs	r0, #0
 8006b6e:	e7e8      	b.n	8006b42 <__hi0bits+0xc>
 8006b70:	2020      	movs	r0, #32
 8006b72:	4770      	bx	lr

08006b74 <__lo0bits>:
 8006b74:	6803      	ldr	r3, [r0, #0]
 8006b76:	4601      	mov	r1, r0
 8006b78:	f013 0207 	ands.w	r2, r3, #7
 8006b7c:	d00b      	beq.n	8006b96 <__lo0bits+0x22>
 8006b7e:	07da      	lsls	r2, r3, #31
 8006b80:	d423      	bmi.n	8006bca <__lo0bits+0x56>
 8006b82:	0798      	lsls	r0, r3, #30
 8006b84:	bf49      	itett	mi
 8006b86:	085b      	lsrmi	r3, r3, #1
 8006b88:	089b      	lsrpl	r3, r3, #2
 8006b8a:	2001      	movmi	r0, #1
 8006b8c:	600b      	strmi	r3, [r1, #0]
 8006b8e:	bf5c      	itt	pl
 8006b90:	600b      	strpl	r3, [r1, #0]
 8006b92:	2002      	movpl	r0, #2
 8006b94:	4770      	bx	lr
 8006b96:	b298      	uxth	r0, r3
 8006b98:	b9a8      	cbnz	r0, 8006bc6 <__lo0bits+0x52>
 8006b9a:	2010      	movs	r0, #16
 8006b9c:	0c1b      	lsrs	r3, r3, #16
 8006b9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006ba2:	bf04      	itt	eq
 8006ba4:	0a1b      	lsreq	r3, r3, #8
 8006ba6:	3008      	addeq	r0, #8
 8006ba8:	071a      	lsls	r2, r3, #28
 8006baa:	bf04      	itt	eq
 8006bac:	091b      	lsreq	r3, r3, #4
 8006bae:	3004      	addeq	r0, #4
 8006bb0:	079a      	lsls	r2, r3, #30
 8006bb2:	bf04      	itt	eq
 8006bb4:	089b      	lsreq	r3, r3, #2
 8006bb6:	3002      	addeq	r0, #2
 8006bb8:	07da      	lsls	r2, r3, #31
 8006bba:	d402      	bmi.n	8006bc2 <__lo0bits+0x4e>
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	d006      	beq.n	8006bce <__lo0bits+0x5a>
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	600b      	str	r3, [r1, #0]
 8006bc4:	4770      	bx	lr
 8006bc6:	4610      	mov	r0, r2
 8006bc8:	e7e9      	b.n	8006b9e <__lo0bits+0x2a>
 8006bca:	2000      	movs	r0, #0
 8006bcc:	4770      	bx	lr
 8006bce:	2020      	movs	r0, #32
 8006bd0:	4770      	bx	lr

08006bd2 <__i2b>:
 8006bd2:	b510      	push	{r4, lr}
 8006bd4:	460c      	mov	r4, r1
 8006bd6:	2101      	movs	r1, #1
 8006bd8:	f7ff ff44 	bl	8006a64 <_Balloc>
 8006bdc:	2201      	movs	r2, #1
 8006bde:	6144      	str	r4, [r0, #20]
 8006be0:	6102      	str	r2, [r0, #16]
 8006be2:	bd10      	pop	{r4, pc}

08006be4 <__multiply>:
 8006be4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be8:	4614      	mov	r4, r2
 8006bea:	690a      	ldr	r2, [r1, #16]
 8006bec:	6923      	ldr	r3, [r4, #16]
 8006bee:	4688      	mov	r8, r1
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	bfbe      	ittt	lt
 8006bf4:	460b      	movlt	r3, r1
 8006bf6:	46a0      	movlt	r8, r4
 8006bf8:	461c      	movlt	r4, r3
 8006bfa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006bfe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006c02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006c06:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006c0a:	eb07 0609 	add.w	r6, r7, r9
 8006c0e:	42b3      	cmp	r3, r6
 8006c10:	bfb8      	it	lt
 8006c12:	3101      	addlt	r1, #1
 8006c14:	f7ff ff26 	bl	8006a64 <_Balloc>
 8006c18:	f100 0514 	add.w	r5, r0, #20
 8006c1c:	462b      	mov	r3, r5
 8006c1e:	2200      	movs	r2, #0
 8006c20:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006c24:	4573      	cmp	r3, lr
 8006c26:	d316      	bcc.n	8006c56 <__multiply+0x72>
 8006c28:	f104 0214 	add.w	r2, r4, #20
 8006c2c:	f108 0114 	add.w	r1, r8, #20
 8006c30:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006c34:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	9b00      	ldr	r3, [sp, #0]
 8006c3c:	9201      	str	r2, [sp, #4]
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d80c      	bhi.n	8006c5c <__multiply+0x78>
 8006c42:	2e00      	cmp	r6, #0
 8006c44:	dd03      	ble.n	8006c4e <__multiply+0x6a>
 8006c46:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d05d      	beq.n	8006d0a <__multiply+0x126>
 8006c4e:	6106      	str	r6, [r0, #16]
 8006c50:	b003      	add	sp, #12
 8006c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c56:	f843 2b04 	str.w	r2, [r3], #4
 8006c5a:	e7e3      	b.n	8006c24 <__multiply+0x40>
 8006c5c:	f8b2 b000 	ldrh.w	fp, [r2]
 8006c60:	f1bb 0f00 	cmp.w	fp, #0
 8006c64:	d023      	beq.n	8006cae <__multiply+0xca>
 8006c66:	4689      	mov	r9, r1
 8006c68:	46ac      	mov	ip, r5
 8006c6a:	f04f 0800 	mov.w	r8, #0
 8006c6e:	f859 4b04 	ldr.w	r4, [r9], #4
 8006c72:	f8dc a000 	ldr.w	sl, [ip]
 8006c76:	b2a3      	uxth	r3, r4
 8006c78:	fa1f fa8a 	uxth.w	sl, sl
 8006c7c:	fb0b a303 	mla	r3, fp, r3, sl
 8006c80:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006c84:	f8dc 4000 	ldr.w	r4, [ip]
 8006c88:	4443      	add	r3, r8
 8006c8a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006c8e:	fb0b 840a 	mla	r4, fp, sl, r8
 8006c92:	46e2      	mov	sl, ip
 8006c94:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006c9e:	454f      	cmp	r7, r9
 8006ca0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006ca4:	f84a 3b04 	str.w	r3, [sl], #4
 8006ca8:	d82b      	bhi.n	8006d02 <__multiply+0x11e>
 8006caa:	f8cc 8004 	str.w	r8, [ip, #4]
 8006cae:	9b01      	ldr	r3, [sp, #4]
 8006cb0:	3204      	adds	r2, #4
 8006cb2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006cb6:	f1ba 0f00 	cmp.w	sl, #0
 8006cba:	d020      	beq.n	8006cfe <__multiply+0x11a>
 8006cbc:	4689      	mov	r9, r1
 8006cbe:	46a8      	mov	r8, r5
 8006cc0:	f04f 0b00 	mov.w	fp, #0
 8006cc4:	682b      	ldr	r3, [r5, #0]
 8006cc6:	f8b9 c000 	ldrh.w	ip, [r9]
 8006cca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	fb0a 440c 	mla	r4, sl, ip, r4
 8006cd4:	46c4      	mov	ip, r8
 8006cd6:	445c      	add	r4, fp
 8006cd8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006cdc:	f84c 3b04 	str.w	r3, [ip], #4
 8006ce0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ce4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006ce8:	0c1b      	lsrs	r3, r3, #16
 8006cea:	fb0a b303 	mla	r3, sl, r3, fp
 8006cee:	454f      	cmp	r7, r9
 8006cf0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006cf4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006cf8:	d805      	bhi.n	8006d06 <__multiply+0x122>
 8006cfa:	f8c8 3004 	str.w	r3, [r8, #4]
 8006cfe:	3504      	adds	r5, #4
 8006d00:	e79b      	b.n	8006c3a <__multiply+0x56>
 8006d02:	46d4      	mov	ip, sl
 8006d04:	e7b3      	b.n	8006c6e <__multiply+0x8a>
 8006d06:	46e0      	mov	r8, ip
 8006d08:	e7dd      	b.n	8006cc6 <__multiply+0xe2>
 8006d0a:	3e01      	subs	r6, #1
 8006d0c:	e799      	b.n	8006c42 <__multiply+0x5e>
	...

08006d10 <__pow5mult>:
 8006d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d14:	4615      	mov	r5, r2
 8006d16:	f012 0203 	ands.w	r2, r2, #3
 8006d1a:	4606      	mov	r6, r0
 8006d1c:	460f      	mov	r7, r1
 8006d1e:	d007      	beq.n	8006d30 <__pow5mult+0x20>
 8006d20:	4c1a      	ldr	r4, [pc, #104]	; (8006d8c <__pow5mult+0x7c>)
 8006d22:	3a01      	subs	r2, #1
 8006d24:	2300      	movs	r3, #0
 8006d26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d2a:	f7ff fec9 	bl	8006ac0 <__multadd>
 8006d2e:	4607      	mov	r7, r0
 8006d30:	10ad      	asrs	r5, r5, #2
 8006d32:	d027      	beq.n	8006d84 <__pow5mult+0x74>
 8006d34:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8006d36:	b944      	cbnz	r4, 8006d4a <__pow5mult+0x3a>
 8006d38:	f240 2171 	movw	r1, #625	; 0x271
 8006d3c:	4630      	mov	r0, r6
 8006d3e:	f7ff ff48 	bl	8006bd2 <__i2b>
 8006d42:	2300      	movs	r3, #0
 8006d44:	4604      	mov	r4, r0
 8006d46:	64b0      	str	r0, [r6, #72]	; 0x48
 8006d48:	6003      	str	r3, [r0, #0]
 8006d4a:	f04f 0800 	mov.w	r8, #0
 8006d4e:	07eb      	lsls	r3, r5, #31
 8006d50:	d50a      	bpl.n	8006d68 <__pow5mult+0x58>
 8006d52:	4639      	mov	r1, r7
 8006d54:	4622      	mov	r2, r4
 8006d56:	4630      	mov	r0, r6
 8006d58:	f7ff ff44 	bl	8006be4 <__multiply>
 8006d5c:	4681      	mov	r9, r0
 8006d5e:	4639      	mov	r1, r7
 8006d60:	4630      	mov	r0, r6
 8006d62:	f7ff fea4 	bl	8006aae <_Bfree>
 8006d66:	464f      	mov	r7, r9
 8006d68:	106d      	asrs	r5, r5, #1
 8006d6a:	d00b      	beq.n	8006d84 <__pow5mult+0x74>
 8006d6c:	6820      	ldr	r0, [r4, #0]
 8006d6e:	b938      	cbnz	r0, 8006d80 <__pow5mult+0x70>
 8006d70:	4622      	mov	r2, r4
 8006d72:	4621      	mov	r1, r4
 8006d74:	4630      	mov	r0, r6
 8006d76:	f7ff ff35 	bl	8006be4 <__multiply>
 8006d7a:	6020      	str	r0, [r4, #0]
 8006d7c:	f8c0 8000 	str.w	r8, [r0]
 8006d80:	4604      	mov	r4, r0
 8006d82:	e7e4      	b.n	8006d4e <__pow5mult+0x3e>
 8006d84:	4638      	mov	r0, r7
 8006d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d8a:	bf00      	nop
 8006d8c:	08009288 	.word	0x08009288

08006d90 <__lshift>:
 8006d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d94:	460c      	mov	r4, r1
 8006d96:	4607      	mov	r7, r0
 8006d98:	4616      	mov	r6, r2
 8006d9a:	6923      	ldr	r3, [r4, #16]
 8006d9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006da0:	eb0a 0903 	add.w	r9, sl, r3
 8006da4:	6849      	ldr	r1, [r1, #4]
 8006da6:	68a3      	ldr	r3, [r4, #8]
 8006da8:	f109 0501 	add.w	r5, r9, #1
 8006dac:	42ab      	cmp	r3, r5
 8006dae:	db32      	blt.n	8006e16 <__lshift+0x86>
 8006db0:	4638      	mov	r0, r7
 8006db2:	f7ff fe57 	bl	8006a64 <_Balloc>
 8006db6:	2300      	movs	r3, #0
 8006db8:	4680      	mov	r8, r0
 8006dba:	461a      	mov	r2, r3
 8006dbc:	f100 0114 	add.w	r1, r0, #20
 8006dc0:	4553      	cmp	r3, sl
 8006dc2:	db2b      	blt.n	8006e1c <__lshift+0x8c>
 8006dc4:	6920      	ldr	r0, [r4, #16]
 8006dc6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006dca:	f104 0314 	add.w	r3, r4, #20
 8006dce:	f016 021f 	ands.w	r2, r6, #31
 8006dd2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006dd6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006dda:	d025      	beq.n	8006e28 <__lshift+0x98>
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f1c2 0e20 	rsb	lr, r2, #32
 8006de2:	468a      	mov	sl, r1
 8006de4:	681e      	ldr	r6, [r3, #0]
 8006de6:	4096      	lsls	r6, r2
 8006de8:	4330      	orrs	r0, r6
 8006dea:	f84a 0b04 	str.w	r0, [sl], #4
 8006dee:	f853 0b04 	ldr.w	r0, [r3], #4
 8006df2:	459c      	cmp	ip, r3
 8006df4:	fa20 f00e 	lsr.w	r0, r0, lr
 8006df8:	d814      	bhi.n	8006e24 <__lshift+0x94>
 8006dfa:	6048      	str	r0, [r1, #4]
 8006dfc:	b108      	cbz	r0, 8006e02 <__lshift+0x72>
 8006dfe:	f109 0502 	add.w	r5, r9, #2
 8006e02:	3d01      	subs	r5, #1
 8006e04:	4638      	mov	r0, r7
 8006e06:	f8c8 5010 	str.w	r5, [r8, #16]
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	f7ff fe4f 	bl	8006aae <_Bfree>
 8006e10:	4640      	mov	r0, r8
 8006e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e16:	3101      	adds	r1, #1
 8006e18:	005b      	lsls	r3, r3, #1
 8006e1a:	e7c7      	b.n	8006dac <__lshift+0x1c>
 8006e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006e20:	3301      	adds	r3, #1
 8006e22:	e7cd      	b.n	8006dc0 <__lshift+0x30>
 8006e24:	4651      	mov	r1, sl
 8006e26:	e7dc      	b.n	8006de2 <__lshift+0x52>
 8006e28:	3904      	subs	r1, #4
 8006e2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e2e:	459c      	cmp	ip, r3
 8006e30:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e34:	d8f9      	bhi.n	8006e2a <__lshift+0x9a>
 8006e36:	e7e4      	b.n	8006e02 <__lshift+0x72>

08006e38 <__mcmp>:
 8006e38:	6903      	ldr	r3, [r0, #16]
 8006e3a:	690a      	ldr	r2, [r1, #16]
 8006e3c:	b530      	push	{r4, r5, lr}
 8006e3e:	1a9b      	subs	r3, r3, r2
 8006e40:	d10c      	bne.n	8006e5c <__mcmp+0x24>
 8006e42:	0092      	lsls	r2, r2, #2
 8006e44:	3014      	adds	r0, #20
 8006e46:	3114      	adds	r1, #20
 8006e48:	1884      	adds	r4, r0, r2
 8006e4a:	4411      	add	r1, r2
 8006e4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e54:	4295      	cmp	r5, r2
 8006e56:	d003      	beq.n	8006e60 <__mcmp+0x28>
 8006e58:	d305      	bcc.n	8006e66 <__mcmp+0x2e>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	bd30      	pop	{r4, r5, pc}
 8006e60:	42a0      	cmp	r0, r4
 8006e62:	d3f3      	bcc.n	8006e4c <__mcmp+0x14>
 8006e64:	e7fa      	b.n	8006e5c <__mcmp+0x24>
 8006e66:	f04f 33ff 	mov.w	r3, #4294967295
 8006e6a:	e7f7      	b.n	8006e5c <__mcmp+0x24>

08006e6c <__mdiff>:
 8006e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e70:	460d      	mov	r5, r1
 8006e72:	4607      	mov	r7, r0
 8006e74:	4611      	mov	r1, r2
 8006e76:	4628      	mov	r0, r5
 8006e78:	4614      	mov	r4, r2
 8006e7a:	f7ff ffdd 	bl	8006e38 <__mcmp>
 8006e7e:	1e06      	subs	r6, r0, #0
 8006e80:	d108      	bne.n	8006e94 <__mdiff+0x28>
 8006e82:	4631      	mov	r1, r6
 8006e84:	4638      	mov	r0, r7
 8006e86:	f7ff fded 	bl	8006a64 <_Balloc>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	bfa4      	itt	ge
 8006e96:	4623      	movge	r3, r4
 8006e98:	462c      	movge	r4, r5
 8006e9a:	4638      	mov	r0, r7
 8006e9c:	6861      	ldr	r1, [r4, #4]
 8006e9e:	bfa6      	itte	ge
 8006ea0:	461d      	movge	r5, r3
 8006ea2:	2600      	movge	r6, #0
 8006ea4:	2601      	movlt	r6, #1
 8006ea6:	f7ff fddd 	bl	8006a64 <_Balloc>
 8006eaa:	f04f 0e00 	mov.w	lr, #0
 8006eae:	60c6      	str	r6, [r0, #12]
 8006eb0:	692b      	ldr	r3, [r5, #16]
 8006eb2:	6926      	ldr	r6, [r4, #16]
 8006eb4:	f104 0214 	add.w	r2, r4, #20
 8006eb8:	f105 0914 	add.w	r9, r5, #20
 8006ebc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006ec0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006ec4:	f100 0114 	add.w	r1, r0, #20
 8006ec8:	f852 ab04 	ldr.w	sl, [r2], #4
 8006ecc:	f859 5b04 	ldr.w	r5, [r9], #4
 8006ed0:	fa1f f38a 	uxth.w	r3, sl
 8006ed4:	4473      	add	r3, lr
 8006ed6:	b2ac      	uxth	r4, r5
 8006ed8:	1b1b      	subs	r3, r3, r4
 8006eda:	0c2c      	lsrs	r4, r5, #16
 8006edc:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006ee0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8006eea:	45c8      	cmp	r8, r9
 8006eec:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006ef0:	4694      	mov	ip, r2
 8006ef2:	f841 4b04 	str.w	r4, [r1], #4
 8006ef6:	d8e7      	bhi.n	8006ec8 <__mdiff+0x5c>
 8006ef8:	45bc      	cmp	ip, r7
 8006efa:	d304      	bcc.n	8006f06 <__mdiff+0x9a>
 8006efc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006f00:	b183      	cbz	r3, 8006f24 <__mdiff+0xb8>
 8006f02:	6106      	str	r6, [r0, #16]
 8006f04:	e7c4      	b.n	8006e90 <__mdiff+0x24>
 8006f06:	f85c 4b04 	ldr.w	r4, [ip], #4
 8006f0a:	b2a2      	uxth	r2, r4
 8006f0c:	4472      	add	r2, lr
 8006f0e:	1413      	asrs	r3, r2, #16
 8006f10:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006f14:	b292      	uxth	r2, r2
 8006f16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006f1a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006f1e:	f841 2b04 	str.w	r2, [r1], #4
 8006f22:	e7e9      	b.n	8006ef8 <__mdiff+0x8c>
 8006f24:	3e01      	subs	r6, #1
 8006f26:	e7e9      	b.n	8006efc <__mdiff+0x90>

08006f28 <__d2b>:
 8006f28:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006f2c:	461c      	mov	r4, r3
 8006f2e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8006f32:	2101      	movs	r1, #1
 8006f34:	4690      	mov	r8, r2
 8006f36:	f7ff fd95 	bl	8006a64 <_Balloc>
 8006f3a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006f3e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006f42:	4607      	mov	r7, r0
 8006f44:	bb34      	cbnz	r4, 8006f94 <__d2b+0x6c>
 8006f46:	9201      	str	r2, [sp, #4]
 8006f48:	f1b8 0200 	subs.w	r2, r8, #0
 8006f4c:	d027      	beq.n	8006f9e <__d2b+0x76>
 8006f4e:	a802      	add	r0, sp, #8
 8006f50:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006f54:	f7ff fe0e 	bl	8006b74 <__lo0bits>
 8006f58:	9900      	ldr	r1, [sp, #0]
 8006f5a:	b1f0      	cbz	r0, 8006f9a <__d2b+0x72>
 8006f5c:	9a01      	ldr	r2, [sp, #4]
 8006f5e:	f1c0 0320 	rsb	r3, r0, #32
 8006f62:	fa02 f303 	lsl.w	r3, r2, r3
 8006f66:	430b      	orrs	r3, r1
 8006f68:	40c2      	lsrs	r2, r0
 8006f6a:	617b      	str	r3, [r7, #20]
 8006f6c:	9201      	str	r2, [sp, #4]
 8006f6e:	9b01      	ldr	r3, [sp, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	bf14      	ite	ne
 8006f74:	2102      	movne	r1, #2
 8006f76:	2101      	moveq	r1, #1
 8006f78:	61bb      	str	r3, [r7, #24]
 8006f7a:	6139      	str	r1, [r7, #16]
 8006f7c:	b1c4      	cbz	r4, 8006fb0 <__d2b+0x88>
 8006f7e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006f82:	4404      	add	r4, r0
 8006f84:	6034      	str	r4, [r6, #0]
 8006f86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006f8a:	6028      	str	r0, [r5, #0]
 8006f8c:	4638      	mov	r0, r7
 8006f8e:	b002      	add	sp, #8
 8006f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f94:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006f98:	e7d5      	b.n	8006f46 <__d2b+0x1e>
 8006f9a:	6179      	str	r1, [r7, #20]
 8006f9c:	e7e7      	b.n	8006f6e <__d2b+0x46>
 8006f9e:	a801      	add	r0, sp, #4
 8006fa0:	f7ff fde8 	bl	8006b74 <__lo0bits>
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	9b01      	ldr	r3, [sp, #4]
 8006fa8:	6139      	str	r1, [r7, #16]
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	3020      	adds	r0, #32
 8006fae:	e7e5      	b.n	8006f7c <__d2b+0x54>
 8006fb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006fb4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006fb8:	6030      	str	r0, [r6, #0]
 8006fba:	6918      	ldr	r0, [r3, #16]
 8006fbc:	f7ff fdbb 	bl	8006b36 <__hi0bits>
 8006fc0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006fc4:	e7e1      	b.n	8006f8a <__d2b+0x62>
	...

08006fc8 <frexp>:
 8006fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fca:	4616      	mov	r6, r2
 8006fcc:	2700      	movs	r7, #0
 8006fce:	6037      	str	r7, [r6, #0]
 8006fd0:	4f14      	ldr	r7, [pc, #80]	; (8007024 <frexp+0x5c>)
 8006fd2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006fd6:	42bb      	cmp	r3, r7
 8006fd8:	4604      	mov	r4, r0
 8006fda:	460d      	mov	r5, r1
 8006fdc:	460a      	mov	r2, r1
 8006fde:	dc1e      	bgt.n	800701e <frexp+0x56>
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	431f      	orrs	r7, r3
 8006fe4:	d01b      	beq.n	800701e <frexp+0x56>
 8006fe6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fea:	da0a      	bge.n	8007002 <frexp+0x3a>
 8006fec:	2200      	movs	r2, #0
 8006fee:	4b0e      	ldr	r3, [pc, #56]	; (8007028 <frexp+0x60>)
 8006ff0:	f7f9 fa72 	bl	80004d8 <__aeabi_dmul>
 8006ff4:	460a      	mov	r2, r1
 8006ff6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006ffa:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8006ffe:	4604      	mov	r4, r0
 8007000:	6031      	str	r1, [r6, #0]
 8007002:	6831      	ldr	r1, [r6, #0]
 8007004:	151b      	asrs	r3, r3, #20
 8007006:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800700a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800700e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8007012:	440b      	add	r3, r1
 8007014:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007018:	6033      	str	r3, [r6, #0]
 800701a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800701e:	4620      	mov	r0, r4
 8007020:	4629      	mov	r1, r5
 8007022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007024:	7fefffff 	.word	0x7fefffff
 8007028:	43500000 	.word	0x43500000

0800702c <_sbrk_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	2300      	movs	r3, #0
 8007030:	4c05      	ldr	r4, [pc, #20]	; (8007048 <_sbrk_r+0x1c>)
 8007032:	4605      	mov	r5, r0
 8007034:	4608      	mov	r0, r1
 8007036:	6023      	str	r3, [r4, #0]
 8007038:	f000 fb12 	bl	8007660 <_sbrk>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d102      	bne.n	8007046 <_sbrk_r+0x1a>
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	b103      	cbz	r3, 8007046 <_sbrk_r+0x1a>
 8007044:	602b      	str	r3, [r5, #0]
 8007046:	bd38      	pop	{r3, r4, r5, pc}
 8007048:	20000d38 	.word	0x20000d38

0800704c <strncpy>:
 800704c:	b570      	push	{r4, r5, r6, lr}
 800704e:	4604      	mov	r4, r0
 8007050:	3901      	subs	r1, #1
 8007052:	b902      	cbnz	r2, 8007056 <strncpy+0xa>
 8007054:	bd70      	pop	{r4, r5, r6, pc}
 8007056:	4623      	mov	r3, r4
 8007058:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800705c:	1e56      	subs	r6, r2, #1
 800705e:	f803 5b01 	strb.w	r5, [r3], #1
 8007062:	b92d      	cbnz	r5, 8007070 <strncpy+0x24>
 8007064:	4414      	add	r4, r2
 8007066:	42a3      	cmp	r3, r4
 8007068:	d0f4      	beq.n	8007054 <strncpy+0x8>
 800706a:	f803 5b01 	strb.w	r5, [r3], #1
 800706e:	e7fa      	b.n	8007066 <strncpy+0x1a>
 8007070:	461c      	mov	r4, r3
 8007072:	4632      	mov	r2, r6
 8007074:	e7ed      	b.n	8007052 <strncpy+0x6>

08007076 <__ssprint_r>:
 8007076:	6893      	ldr	r3, [r2, #8]
 8007078:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800707c:	4681      	mov	r9, r0
 800707e:	460c      	mov	r4, r1
 8007080:	4616      	mov	r6, r2
 8007082:	2b00      	cmp	r3, #0
 8007084:	d05e      	beq.n	8007144 <__ssprint_r+0xce>
 8007086:	f04f 0b00 	mov.w	fp, #0
 800708a:	465f      	mov	r7, fp
 800708c:	f8d2 a000 	ldr.w	sl, [r2]
 8007090:	b357      	cbz	r7, 80070e8 <__ssprint_r+0x72>
 8007092:	68a3      	ldr	r3, [r4, #8]
 8007094:	429f      	cmp	r7, r3
 8007096:	d340      	bcc.n	800711a <__ssprint_r+0xa4>
 8007098:	89a2      	ldrh	r2, [r4, #12]
 800709a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800709e:	d03c      	beq.n	800711a <__ssprint_r+0xa4>
 80070a0:	2302      	movs	r3, #2
 80070a2:	6825      	ldr	r5, [r4, #0]
 80070a4:	6921      	ldr	r1, [r4, #16]
 80070a6:	eba5 0801 	sub.w	r8, r5, r1
 80070aa:	6965      	ldr	r5, [r4, #20]
 80070ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070b0:	fb95 f5f3 	sdiv	r5, r5, r3
 80070b4:	f108 0301 	add.w	r3, r8, #1
 80070b8:	443b      	add	r3, r7
 80070ba:	429d      	cmp	r5, r3
 80070bc:	bf38      	it	cc
 80070be:	461d      	movcc	r5, r3
 80070c0:	0553      	lsls	r3, r2, #21
 80070c2:	d544      	bpl.n	800714e <__ssprint_r+0xd8>
 80070c4:	4629      	mov	r1, r5
 80070c6:	4648      	mov	r0, r9
 80070c8:	f7ff fa70 	bl	80065ac <_malloc_r>
 80070cc:	b988      	cbnz	r0, 80070f2 <__ssprint_r+0x7c>
 80070ce:	230c      	movs	r3, #12
 80070d0:	f8c9 3000 	str.w	r3, [r9]
 80070d4:	89a3      	ldrh	r3, [r4, #12]
 80070d6:	f04f 30ff 	mov.w	r0, #4294967295
 80070da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070de:	81a3      	strh	r3, [r4, #12]
 80070e0:	2300      	movs	r3, #0
 80070e2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80070e6:	e02f      	b.n	8007148 <__ssprint_r+0xd2>
 80070e8:	e9da b700 	ldrd	fp, r7, [sl]
 80070ec:	f10a 0a08 	add.w	sl, sl, #8
 80070f0:	e7ce      	b.n	8007090 <__ssprint_r+0x1a>
 80070f2:	4642      	mov	r2, r8
 80070f4:	6921      	ldr	r1, [r4, #16]
 80070f6:	9001      	str	r0, [sp, #4]
 80070f8:	f7ff fc9c 	bl	8006a34 <memcpy>
 80070fc:	89a2      	ldrh	r2, [r4, #12]
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007104:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007108:	81a2      	strh	r2, [r4, #12]
 800710a:	6123      	str	r3, [r4, #16]
 800710c:	4443      	add	r3, r8
 800710e:	6023      	str	r3, [r4, #0]
 8007110:	463b      	mov	r3, r7
 8007112:	6165      	str	r5, [r4, #20]
 8007114:	eba5 0508 	sub.w	r5, r5, r8
 8007118:	60a5      	str	r5, [r4, #8]
 800711a:	42bb      	cmp	r3, r7
 800711c:	bf28      	it	cs
 800711e:	463b      	movcs	r3, r7
 8007120:	4659      	mov	r1, fp
 8007122:	461a      	mov	r2, r3
 8007124:	6820      	ldr	r0, [r4, #0]
 8007126:	9301      	str	r3, [sp, #4]
 8007128:	f000 f8c6 	bl	80072b8 <memmove>
 800712c:	68a2      	ldr	r2, [r4, #8]
 800712e:	9b01      	ldr	r3, [sp, #4]
 8007130:	1ad2      	subs	r2, r2, r3
 8007132:	60a2      	str	r2, [r4, #8]
 8007134:	6822      	ldr	r2, [r4, #0]
 8007136:	4413      	add	r3, r2
 8007138:	6023      	str	r3, [r4, #0]
 800713a:	68b3      	ldr	r3, [r6, #8]
 800713c:	1bdf      	subs	r7, r3, r7
 800713e:	60b7      	str	r7, [r6, #8]
 8007140:	2f00      	cmp	r7, #0
 8007142:	d1d1      	bne.n	80070e8 <__ssprint_r+0x72>
 8007144:	2000      	movs	r0, #0
 8007146:	6070      	str	r0, [r6, #4]
 8007148:	b003      	add	sp, #12
 800714a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714e:	462a      	mov	r2, r5
 8007150:	4648      	mov	r0, r9
 8007152:	f000 f8cb 	bl	80072ec <_realloc_r>
 8007156:	4603      	mov	r3, r0
 8007158:	2800      	cmp	r0, #0
 800715a:	d1d6      	bne.n	800710a <__ssprint_r+0x94>
 800715c:	6921      	ldr	r1, [r4, #16]
 800715e:	4648      	mov	r0, r9
 8007160:	f7ff f958 	bl	8006414 <_free_r>
 8007164:	e7b3      	b.n	80070ce <__ssprint_r+0x58>

08007166 <sysconf>:
 8007166:	2808      	cmp	r0, #8
 8007168:	b508      	push	{r3, lr}
 800716a:	d006      	beq.n	800717a <sysconf+0x14>
 800716c:	f000 f88c 	bl	8007288 <__errno>
 8007170:	2316      	movs	r3, #22
 8007172:	6003      	str	r3, [r0, #0]
 8007174:	f04f 30ff 	mov.w	r0, #4294967295
 8007178:	bd08      	pop	{r3, pc}
 800717a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800717e:	e7fb      	b.n	8007178 <sysconf+0x12>

08007180 <__register_exitproc>:
 8007180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007184:	4c26      	ldr	r4, [pc, #152]	; (8007220 <__register_exitproc+0xa0>)
 8007186:	4606      	mov	r6, r0
 8007188:	6820      	ldr	r0, [r4, #0]
 800718a:	4698      	mov	r8, r3
 800718c:	460f      	mov	r7, r1
 800718e:	4691      	mov	r9, r2
 8007190:	f7ff fa0a 	bl	80065a8 <__retarget_lock_acquire_recursive>
 8007194:	4b23      	ldr	r3, [pc, #140]	; (8007224 <__register_exitproc+0xa4>)
 8007196:	681d      	ldr	r5, [r3, #0]
 8007198:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 800719c:	b918      	cbnz	r0, 80071a6 <__register_exitproc+0x26>
 800719e:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 80071a2:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80071a6:	6843      	ldr	r3, [r0, #4]
 80071a8:	2b1f      	cmp	r3, #31
 80071aa:	dd19      	ble.n	80071e0 <__register_exitproc+0x60>
 80071ac:	4b1e      	ldr	r3, [pc, #120]	; (8007228 <__register_exitproc+0xa8>)
 80071ae:	b933      	cbnz	r3, 80071be <__register_exitproc+0x3e>
 80071b0:	6820      	ldr	r0, [r4, #0]
 80071b2:	f7ff f9fa 	bl	80065aa <__retarget_lock_release_recursive>
 80071b6:	f04f 30ff 	mov.w	r0, #4294967295
 80071ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071be:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80071c2:	f3af 8000 	nop.w
 80071c6:	2800      	cmp	r0, #0
 80071c8:	d0f2      	beq.n	80071b0 <__register_exitproc+0x30>
 80071ca:	2200      	movs	r2, #0
 80071cc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 80071d0:	6042      	str	r2, [r0, #4]
 80071d2:	6003      	str	r3, [r0, #0]
 80071d4:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80071d8:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 80071dc:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 80071e0:	6843      	ldr	r3, [r0, #4]
 80071e2:	b19e      	cbz	r6, 800720c <__register_exitproc+0x8c>
 80071e4:	2201      	movs	r2, #1
 80071e6:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 80071ea:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 80071ee:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 80071f2:	409a      	lsls	r2, r3
 80071f4:	4311      	orrs	r1, r2
 80071f6:	2e02      	cmp	r6, #2
 80071f8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 80071fc:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8007200:	bf02      	ittt	eq
 8007202:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8007206:	430a      	orreq	r2, r1
 8007208:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	3302      	adds	r3, #2
 8007210:	6042      	str	r2, [r0, #4]
 8007212:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8007216:	6820      	ldr	r0, [r4, #0]
 8007218:	f7ff f9c7 	bl	80065aa <__retarget_lock_release_recursive>
 800721c:	2000      	movs	r0, #0
 800721e:	e7cc      	b.n	80071ba <__register_exitproc+0x3a>
 8007220:	200004b8 	.word	0x200004b8
 8007224:	0800912c 	.word	0x0800912c
 8007228:	00000000 	.word	0x00000000

0800722c <_calloc_r>:
 800722c:	b510      	push	{r4, lr}
 800722e:	4351      	muls	r1, r2
 8007230:	f7ff f9bc 	bl	80065ac <_malloc_r>
 8007234:	4604      	mov	r4, r0
 8007236:	b198      	cbz	r0, 8007260 <_calloc_r+0x34>
 8007238:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800723c:	f022 0203 	bic.w	r2, r2, #3
 8007240:	3a04      	subs	r2, #4
 8007242:	2a24      	cmp	r2, #36	; 0x24
 8007244:	d81b      	bhi.n	800727e <_calloc_r+0x52>
 8007246:	2a13      	cmp	r2, #19
 8007248:	d917      	bls.n	800727a <_calloc_r+0x4e>
 800724a:	2100      	movs	r1, #0
 800724c:	2a1b      	cmp	r2, #27
 800724e:	e9c0 1100 	strd	r1, r1, [r0]
 8007252:	d807      	bhi.n	8007264 <_calloc_r+0x38>
 8007254:	f100 0308 	add.w	r3, r0, #8
 8007258:	2200      	movs	r2, #0
 800725a:	e9c3 2200 	strd	r2, r2, [r3]
 800725e:	609a      	str	r2, [r3, #8]
 8007260:	4620      	mov	r0, r4
 8007262:	bd10      	pop	{r4, pc}
 8007264:	2a24      	cmp	r2, #36	; 0x24
 8007266:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800726a:	bf11      	iteee	ne
 800726c:	f100 0310 	addne.w	r3, r0, #16
 8007270:	6101      	streq	r1, [r0, #16]
 8007272:	f100 0318 	addeq.w	r3, r0, #24
 8007276:	6141      	streq	r1, [r0, #20]
 8007278:	e7ee      	b.n	8007258 <_calloc_r+0x2c>
 800727a:	4603      	mov	r3, r0
 800727c:	e7ec      	b.n	8007258 <_calloc_r+0x2c>
 800727e:	2100      	movs	r1, #0
 8007280:	f7fc ffc0 	bl	8004204 <memset>
 8007284:	e7ec      	b.n	8007260 <_calloc_r+0x34>
	...

08007288 <__errno>:
 8007288:	4b01      	ldr	r3, [pc, #4]	; (8007290 <__errno+0x8>)
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop
 8007290:	20000088 	.word	0x20000088

08007294 <__ascii_mbtowc>:
 8007294:	b082      	sub	sp, #8
 8007296:	b901      	cbnz	r1, 800729a <__ascii_mbtowc+0x6>
 8007298:	a901      	add	r1, sp, #4
 800729a:	b142      	cbz	r2, 80072ae <__ascii_mbtowc+0x1a>
 800729c:	b14b      	cbz	r3, 80072b2 <__ascii_mbtowc+0x1e>
 800729e:	7813      	ldrb	r3, [r2, #0]
 80072a0:	600b      	str	r3, [r1, #0]
 80072a2:	7812      	ldrb	r2, [r2, #0]
 80072a4:	1c10      	adds	r0, r2, #0
 80072a6:	bf18      	it	ne
 80072a8:	2001      	movne	r0, #1
 80072aa:	b002      	add	sp, #8
 80072ac:	4770      	bx	lr
 80072ae:	4610      	mov	r0, r2
 80072b0:	e7fb      	b.n	80072aa <__ascii_mbtowc+0x16>
 80072b2:	f06f 0001 	mvn.w	r0, #1
 80072b6:	e7f8      	b.n	80072aa <__ascii_mbtowc+0x16>

080072b8 <memmove>:
 80072b8:	4288      	cmp	r0, r1
 80072ba:	b510      	push	{r4, lr}
 80072bc:	eb01 0302 	add.w	r3, r1, r2
 80072c0:	d807      	bhi.n	80072d2 <memmove+0x1a>
 80072c2:	1e42      	subs	r2, r0, #1
 80072c4:	4299      	cmp	r1, r3
 80072c6:	d00a      	beq.n	80072de <memmove+0x26>
 80072c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072cc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80072d0:	e7f8      	b.n	80072c4 <memmove+0xc>
 80072d2:	4283      	cmp	r3, r0
 80072d4:	d9f5      	bls.n	80072c2 <memmove+0xa>
 80072d6:	1881      	adds	r1, r0, r2
 80072d8:	1ad2      	subs	r2, r2, r3
 80072da:	42d3      	cmn	r3, r2
 80072dc:	d100      	bne.n	80072e0 <memmove+0x28>
 80072de:	bd10      	pop	{r4, pc}
 80072e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80072e8:	e7f7      	b.n	80072da <memmove+0x22>
	...

080072ec <_realloc_r>:
 80072ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f0:	4682      	mov	sl, r0
 80072f2:	460c      	mov	r4, r1
 80072f4:	b929      	cbnz	r1, 8007302 <_realloc_r+0x16>
 80072f6:	4611      	mov	r1, r2
 80072f8:	b003      	add	sp, #12
 80072fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072fe:	f7ff b955 	b.w	80065ac <_malloc_r>
 8007302:	9201      	str	r2, [sp, #4]
 8007304:	f7ff fba2 	bl	8006a4c <__malloc_lock>
 8007308:	9a01      	ldr	r2, [sp, #4]
 800730a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800730e:	f102 080b 	add.w	r8, r2, #11
 8007312:	f1b8 0f16 	cmp.w	r8, #22
 8007316:	f1a4 0908 	sub.w	r9, r4, #8
 800731a:	f025 0603 	bic.w	r6, r5, #3
 800731e:	d90b      	bls.n	8007338 <_realloc_r+0x4c>
 8007320:	f038 0807 	bics.w	r8, r8, #7
 8007324:	d50a      	bpl.n	800733c <_realloc_r+0x50>
 8007326:	230c      	movs	r3, #12
 8007328:	f04f 0b00 	mov.w	fp, #0
 800732c:	f8ca 3000 	str.w	r3, [sl]
 8007330:	4658      	mov	r0, fp
 8007332:	b003      	add	sp, #12
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007338:	f04f 0810 	mov.w	r8, #16
 800733c:	4590      	cmp	r8, r2
 800733e:	d3f2      	bcc.n	8007326 <_realloc_r+0x3a>
 8007340:	45b0      	cmp	r8, r6
 8007342:	f340 8175 	ble.w	8007630 <_realloc_r+0x344>
 8007346:	49ab      	ldr	r1, [pc, #684]	; (80075f4 <_realloc_r+0x308>)
 8007348:	eb09 0306 	add.w	r3, r9, r6
 800734c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8007350:	6858      	ldr	r0, [r3, #4]
 8007352:	459c      	cmp	ip, r3
 8007354:	9101      	str	r1, [sp, #4]
 8007356:	d005      	beq.n	8007364 <_realloc_r+0x78>
 8007358:	f020 0101 	bic.w	r1, r0, #1
 800735c:	4419      	add	r1, r3
 800735e:	6849      	ldr	r1, [r1, #4]
 8007360:	07cf      	lsls	r7, r1, #31
 8007362:	d447      	bmi.n	80073f4 <_realloc_r+0x108>
 8007364:	f020 0003 	bic.w	r0, r0, #3
 8007368:	459c      	cmp	ip, r3
 800736a:	eb06 0700 	add.w	r7, r6, r0
 800736e:	d119      	bne.n	80073a4 <_realloc_r+0xb8>
 8007370:	f108 0110 	add.w	r1, r8, #16
 8007374:	42b9      	cmp	r1, r7
 8007376:	dc3f      	bgt.n	80073f8 <_realloc_r+0x10c>
 8007378:	9a01      	ldr	r2, [sp, #4]
 800737a:	eba7 0708 	sub.w	r7, r7, r8
 800737e:	eb09 0308 	add.w	r3, r9, r8
 8007382:	f047 0701 	orr.w	r7, r7, #1
 8007386:	6093      	str	r3, [r2, #8]
 8007388:	605f      	str	r7, [r3, #4]
 800738a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800738e:	4650      	mov	r0, sl
 8007390:	f003 0301 	and.w	r3, r3, #1
 8007394:	ea43 0308 	orr.w	r3, r3, r8
 8007398:	f844 3c04 	str.w	r3, [r4, #-4]
 800739c:	f7ff fb5c 	bl	8006a58 <__malloc_unlock>
 80073a0:	46a3      	mov	fp, r4
 80073a2:	e7c5      	b.n	8007330 <_realloc_r+0x44>
 80073a4:	45b8      	cmp	r8, r7
 80073a6:	dc27      	bgt.n	80073f8 <_realloc_r+0x10c>
 80073a8:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80073ac:	60da      	str	r2, [r3, #12]
 80073ae:	6093      	str	r3, [r2, #8]
 80073b0:	eba7 0008 	sub.w	r0, r7, r8
 80073b4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80073b8:	280f      	cmp	r0, #15
 80073ba:	f002 0201 	and.w	r2, r2, #1
 80073be:	eb09 0307 	add.w	r3, r9, r7
 80073c2:	f240 8137 	bls.w	8007634 <_realloc_r+0x348>
 80073c6:	eb09 0108 	add.w	r1, r9, r8
 80073ca:	ea48 0202 	orr.w	r2, r8, r2
 80073ce:	f040 0001 	orr.w	r0, r0, #1
 80073d2:	f8c9 2004 	str.w	r2, [r9, #4]
 80073d6:	6048      	str	r0, [r1, #4]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	3108      	adds	r1, #8
 80073dc:	f042 0201 	orr.w	r2, r2, #1
 80073e0:	605a      	str	r2, [r3, #4]
 80073e2:	4650      	mov	r0, sl
 80073e4:	f7ff f816 	bl	8006414 <_free_r>
 80073e8:	4650      	mov	r0, sl
 80073ea:	f7ff fb35 	bl	8006a58 <__malloc_unlock>
 80073ee:	f109 0b08 	add.w	fp, r9, #8
 80073f2:	e79d      	b.n	8007330 <_realloc_r+0x44>
 80073f4:	2000      	movs	r0, #0
 80073f6:	4603      	mov	r3, r0
 80073f8:	07e9      	lsls	r1, r5, #31
 80073fa:	f100 80c9 	bmi.w	8007590 <_realloc_r+0x2a4>
 80073fe:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8007402:	eba9 0505 	sub.w	r5, r9, r5
 8007406:	6869      	ldr	r1, [r5, #4]
 8007408:	f021 0103 	bic.w	r1, r1, #3
 800740c:	eb01 0b06 	add.w	fp, r1, r6
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 8088 	beq.w	8007526 <_realloc_r+0x23a>
 8007416:	459c      	cmp	ip, r3
 8007418:	eb00 070b 	add.w	r7, r0, fp
 800741c:	d14a      	bne.n	80074b4 <_realloc_r+0x1c8>
 800741e:	f108 0310 	add.w	r3, r8, #16
 8007422:	42bb      	cmp	r3, r7
 8007424:	dc7f      	bgt.n	8007526 <_realloc_r+0x23a>
 8007426:	46ab      	mov	fp, r5
 8007428:	68eb      	ldr	r3, [r5, #12]
 800742a:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800742e:	60d3      	str	r3, [r2, #12]
 8007430:	609a      	str	r2, [r3, #8]
 8007432:	1f32      	subs	r2, r6, #4
 8007434:	2a24      	cmp	r2, #36	; 0x24
 8007436:	d838      	bhi.n	80074aa <_realloc_r+0x1be>
 8007438:	2a13      	cmp	r2, #19
 800743a:	d934      	bls.n	80074a6 <_realloc_r+0x1ba>
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	2a1b      	cmp	r2, #27
 8007440:	60ab      	str	r3, [r5, #8]
 8007442:	6863      	ldr	r3, [r4, #4]
 8007444:	60eb      	str	r3, [r5, #12]
 8007446:	d81b      	bhi.n	8007480 <_realloc_r+0x194>
 8007448:	3408      	adds	r4, #8
 800744a:	f105 0310 	add.w	r3, r5, #16
 800744e:	6822      	ldr	r2, [r4, #0]
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	6862      	ldr	r2, [r4, #4]
 8007454:	605a      	str	r2, [r3, #4]
 8007456:	68a2      	ldr	r2, [r4, #8]
 8007458:	609a      	str	r2, [r3, #8]
 800745a:	9a01      	ldr	r2, [sp, #4]
 800745c:	eba7 0708 	sub.w	r7, r7, r8
 8007460:	eb05 0308 	add.w	r3, r5, r8
 8007464:	f047 0701 	orr.w	r7, r7, #1
 8007468:	6093      	str	r3, [r2, #8]
 800746a:	605f      	str	r7, [r3, #4]
 800746c:	686b      	ldr	r3, [r5, #4]
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	ea43 0308 	orr.w	r3, r3, r8
 8007476:	606b      	str	r3, [r5, #4]
 8007478:	4650      	mov	r0, sl
 800747a:	f7ff faed 	bl	8006a58 <__malloc_unlock>
 800747e:	e757      	b.n	8007330 <_realloc_r+0x44>
 8007480:	68a3      	ldr	r3, [r4, #8]
 8007482:	2a24      	cmp	r2, #36	; 0x24
 8007484:	612b      	str	r3, [r5, #16]
 8007486:	68e3      	ldr	r3, [r4, #12]
 8007488:	bf18      	it	ne
 800748a:	3410      	addne	r4, #16
 800748c:	616b      	str	r3, [r5, #20]
 800748e:	bf09      	itett	eq
 8007490:	6923      	ldreq	r3, [r4, #16]
 8007492:	f105 0318 	addne.w	r3, r5, #24
 8007496:	61ab      	streq	r3, [r5, #24]
 8007498:	6962      	ldreq	r2, [r4, #20]
 800749a:	bf02      	ittt	eq
 800749c:	f105 0320 	addeq.w	r3, r5, #32
 80074a0:	61ea      	streq	r2, [r5, #28]
 80074a2:	3418      	addeq	r4, #24
 80074a4:	e7d3      	b.n	800744e <_realloc_r+0x162>
 80074a6:	465b      	mov	r3, fp
 80074a8:	e7d1      	b.n	800744e <_realloc_r+0x162>
 80074aa:	4621      	mov	r1, r4
 80074ac:	4658      	mov	r0, fp
 80074ae:	f7ff ff03 	bl	80072b8 <memmove>
 80074b2:	e7d2      	b.n	800745a <_realloc_r+0x16e>
 80074b4:	45b8      	cmp	r8, r7
 80074b6:	dc36      	bgt.n	8007526 <_realloc_r+0x23a>
 80074b8:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80074bc:	4628      	mov	r0, r5
 80074be:	60da      	str	r2, [r3, #12]
 80074c0:	6093      	str	r3, [r2, #8]
 80074c2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80074c6:	68eb      	ldr	r3, [r5, #12]
 80074c8:	60d3      	str	r3, [r2, #12]
 80074ca:	609a      	str	r2, [r3, #8]
 80074cc:	1f32      	subs	r2, r6, #4
 80074ce:	2a24      	cmp	r2, #36	; 0x24
 80074d0:	d825      	bhi.n	800751e <_realloc_r+0x232>
 80074d2:	2a13      	cmp	r2, #19
 80074d4:	d908      	bls.n	80074e8 <_realloc_r+0x1fc>
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	2a1b      	cmp	r2, #27
 80074da:	60ab      	str	r3, [r5, #8]
 80074dc:	6863      	ldr	r3, [r4, #4]
 80074de:	60eb      	str	r3, [r5, #12]
 80074e0:	d80a      	bhi.n	80074f8 <_realloc_r+0x20c>
 80074e2:	3408      	adds	r4, #8
 80074e4:	f105 0010 	add.w	r0, r5, #16
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	6003      	str	r3, [r0, #0]
 80074ec:	6863      	ldr	r3, [r4, #4]
 80074ee:	6043      	str	r3, [r0, #4]
 80074f0:	68a3      	ldr	r3, [r4, #8]
 80074f2:	6083      	str	r3, [r0, #8]
 80074f4:	46a9      	mov	r9, r5
 80074f6:	e75b      	b.n	80073b0 <_realloc_r+0xc4>
 80074f8:	68a3      	ldr	r3, [r4, #8]
 80074fa:	2a24      	cmp	r2, #36	; 0x24
 80074fc:	612b      	str	r3, [r5, #16]
 80074fe:	68e3      	ldr	r3, [r4, #12]
 8007500:	bf18      	it	ne
 8007502:	f105 0018 	addne.w	r0, r5, #24
 8007506:	616b      	str	r3, [r5, #20]
 8007508:	bf09      	itett	eq
 800750a:	6923      	ldreq	r3, [r4, #16]
 800750c:	3410      	addne	r4, #16
 800750e:	61ab      	streq	r3, [r5, #24]
 8007510:	6963      	ldreq	r3, [r4, #20]
 8007512:	bf02      	ittt	eq
 8007514:	f105 0020 	addeq.w	r0, r5, #32
 8007518:	61eb      	streq	r3, [r5, #28]
 800751a:	3418      	addeq	r4, #24
 800751c:	e7e4      	b.n	80074e8 <_realloc_r+0x1fc>
 800751e:	4621      	mov	r1, r4
 8007520:	f7ff feca 	bl	80072b8 <memmove>
 8007524:	e7e6      	b.n	80074f4 <_realloc_r+0x208>
 8007526:	45d8      	cmp	r8, fp
 8007528:	dc32      	bgt.n	8007590 <_realloc_r+0x2a4>
 800752a:	4628      	mov	r0, r5
 800752c:	68eb      	ldr	r3, [r5, #12]
 800752e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8007532:	60d3      	str	r3, [r2, #12]
 8007534:	609a      	str	r2, [r3, #8]
 8007536:	1f32      	subs	r2, r6, #4
 8007538:	2a24      	cmp	r2, #36	; 0x24
 800753a:	d825      	bhi.n	8007588 <_realloc_r+0x29c>
 800753c:	2a13      	cmp	r2, #19
 800753e:	d908      	bls.n	8007552 <_realloc_r+0x266>
 8007540:	6823      	ldr	r3, [r4, #0]
 8007542:	2a1b      	cmp	r2, #27
 8007544:	60ab      	str	r3, [r5, #8]
 8007546:	6863      	ldr	r3, [r4, #4]
 8007548:	60eb      	str	r3, [r5, #12]
 800754a:	d80a      	bhi.n	8007562 <_realloc_r+0x276>
 800754c:	3408      	adds	r4, #8
 800754e:	f105 0010 	add.w	r0, r5, #16
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	6003      	str	r3, [r0, #0]
 8007556:	6863      	ldr	r3, [r4, #4]
 8007558:	6043      	str	r3, [r0, #4]
 800755a:	68a3      	ldr	r3, [r4, #8]
 800755c:	6083      	str	r3, [r0, #8]
 800755e:	465f      	mov	r7, fp
 8007560:	e7c8      	b.n	80074f4 <_realloc_r+0x208>
 8007562:	68a3      	ldr	r3, [r4, #8]
 8007564:	2a24      	cmp	r2, #36	; 0x24
 8007566:	612b      	str	r3, [r5, #16]
 8007568:	68e3      	ldr	r3, [r4, #12]
 800756a:	bf18      	it	ne
 800756c:	f105 0018 	addne.w	r0, r5, #24
 8007570:	616b      	str	r3, [r5, #20]
 8007572:	bf09      	itett	eq
 8007574:	6923      	ldreq	r3, [r4, #16]
 8007576:	3410      	addne	r4, #16
 8007578:	61ab      	streq	r3, [r5, #24]
 800757a:	6963      	ldreq	r3, [r4, #20]
 800757c:	bf02      	ittt	eq
 800757e:	f105 0020 	addeq.w	r0, r5, #32
 8007582:	61eb      	streq	r3, [r5, #28]
 8007584:	3418      	addeq	r4, #24
 8007586:	e7e4      	b.n	8007552 <_realloc_r+0x266>
 8007588:	4621      	mov	r1, r4
 800758a:	f7ff fe95 	bl	80072b8 <memmove>
 800758e:	e7e6      	b.n	800755e <_realloc_r+0x272>
 8007590:	4611      	mov	r1, r2
 8007592:	4650      	mov	r0, sl
 8007594:	f7ff f80a 	bl	80065ac <_malloc_r>
 8007598:	4683      	mov	fp, r0
 800759a:	2800      	cmp	r0, #0
 800759c:	f43f af6c 	beq.w	8007478 <_realloc_r+0x18c>
 80075a0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80075a4:	f1a0 0208 	sub.w	r2, r0, #8
 80075a8:	f023 0301 	bic.w	r3, r3, #1
 80075ac:	444b      	add	r3, r9
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d105      	bne.n	80075be <_realloc_r+0x2d2>
 80075b2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80075b6:	f027 0703 	bic.w	r7, r7, #3
 80075ba:	4437      	add	r7, r6
 80075bc:	e6f8      	b.n	80073b0 <_realloc_r+0xc4>
 80075be:	1f32      	subs	r2, r6, #4
 80075c0:	2a24      	cmp	r2, #36	; 0x24
 80075c2:	d831      	bhi.n	8007628 <_realloc_r+0x33c>
 80075c4:	2a13      	cmp	r2, #19
 80075c6:	d92c      	bls.n	8007622 <_realloc_r+0x336>
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	2a1b      	cmp	r2, #27
 80075cc:	6003      	str	r3, [r0, #0]
 80075ce:	6863      	ldr	r3, [r4, #4]
 80075d0:	6043      	str	r3, [r0, #4]
 80075d2:	d811      	bhi.n	80075f8 <_realloc_r+0x30c>
 80075d4:	f104 0208 	add.w	r2, r4, #8
 80075d8:	f100 0308 	add.w	r3, r0, #8
 80075dc:	6811      	ldr	r1, [r2, #0]
 80075de:	6019      	str	r1, [r3, #0]
 80075e0:	6851      	ldr	r1, [r2, #4]
 80075e2:	6059      	str	r1, [r3, #4]
 80075e4:	6892      	ldr	r2, [r2, #8]
 80075e6:	609a      	str	r2, [r3, #8]
 80075e8:	4621      	mov	r1, r4
 80075ea:	4650      	mov	r0, sl
 80075ec:	f7fe ff12 	bl	8006414 <_free_r>
 80075f0:	e742      	b.n	8007478 <_realloc_r+0x18c>
 80075f2:	bf00      	nop
 80075f4:	200004bc 	.word	0x200004bc
 80075f8:	68a3      	ldr	r3, [r4, #8]
 80075fa:	2a24      	cmp	r2, #36	; 0x24
 80075fc:	6083      	str	r3, [r0, #8]
 80075fe:	68e3      	ldr	r3, [r4, #12]
 8007600:	bf18      	it	ne
 8007602:	f104 0210 	addne.w	r2, r4, #16
 8007606:	60c3      	str	r3, [r0, #12]
 8007608:	bf09      	itett	eq
 800760a:	6923      	ldreq	r3, [r4, #16]
 800760c:	f100 0310 	addne.w	r3, r0, #16
 8007610:	6103      	streq	r3, [r0, #16]
 8007612:	6961      	ldreq	r1, [r4, #20]
 8007614:	bf02      	ittt	eq
 8007616:	f104 0218 	addeq.w	r2, r4, #24
 800761a:	f100 0318 	addeq.w	r3, r0, #24
 800761e:	6141      	streq	r1, [r0, #20]
 8007620:	e7dc      	b.n	80075dc <_realloc_r+0x2f0>
 8007622:	4603      	mov	r3, r0
 8007624:	4622      	mov	r2, r4
 8007626:	e7d9      	b.n	80075dc <_realloc_r+0x2f0>
 8007628:	4621      	mov	r1, r4
 800762a:	f7ff fe45 	bl	80072b8 <memmove>
 800762e:	e7db      	b.n	80075e8 <_realloc_r+0x2fc>
 8007630:	4637      	mov	r7, r6
 8007632:	e6bd      	b.n	80073b0 <_realloc_r+0xc4>
 8007634:	4317      	orrs	r7, r2
 8007636:	f8c9 7004 	str.w	r7, [r9, #4]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	f042 0201 	orr.w	r2, r2, #1
 8007640:	605a      	str	r2, [r3, #4]
 8007642:	e6d1      	b.n	80073e8 <_realloc_r+0xfc>

08007644 <__ascii_wctomb>:
 8007644:	b149      	cbz	r1, 800765a <__ascii_wctomb+0x16>
 8007646:	2aff      	cmp	r2, #255	; 0xff
 8007648:	bf8b      	itete	hi
 800764a:	238a      	movhi	r3, #138	; 0x8a
 800764c:	700a      	strbls	r2, [r1, #0]
 800764e:	6003      	strhi	r3, [r0, #0]
 8007650:	2001      	movls	r0, #1
 8007652:	bf88      	it	hi
 8007654:	f04f 30ff 	movhi.w	r0, #4294967295
 8007658:	4770      	bx	lr
 800765a:	4608      	mov	r0, r1
 800765c:	4770      	bx	lr
	...

08007660 <_sbrk>:
 8007660:	4b04      	ldr	r3, [pc, #16]	; (8007674 <_sbrk+0x14>)
 8007662:	4602      	mov	r2, r0
 8007664:	6819      	ldr	r1, [r3, #0]
 8007666:	b909      	cbnz	r1, 800766c <_sbrk+0xc>
 8007668:	4903      	ldr	r1, [pc, #12]	; (8007678 <_sbrk+0x18>)
 800766a:	6019      	str	r1, [r3, #0]
 800766c:	6818      	ldr	r0, [r3, #0]
 800766e:	4402      	add	r2, r0
 8007670:	601a      	str	r2, [r3, #0]
 8007672:	4770      	bx	lr
 8007674:	20000a8c 	.word	0x20000a8c
 8007678:	20000d3c 	.word	0x20000d3c

0800767c <_init>:
 800767c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767e:	bf00      	nop
 8007680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007682:	bc08      	pop	{r3}
 8007684:	469e      	mov	lr, r3
 8007686:	4770      	bx	lr

08007688 <_fini>:
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	bf00      	nop
 800768c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768e:	bc08      	pop	{r3}
 8007690:	469e      	mov	lr, r3
 8007692:	4770      	bx	lr
