#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 14 15:02:04 2022
# Process ID: 3200
# Current directory: D:/data/logic_design_lab/labs/lab2/lab2_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16248 D:\data\logic_design_lab\labs\lab2\lab2_3\lab2_3.xpr
# Log file: D:/data/logic_design_lab/labs/lab2/lab2_3/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab2/lab2_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 898.719 ; gain = 258.074
update_compile_order -fileset sources_1
set_property top extract_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'extract_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj extract_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/extract_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto f904acfb336a4154be38fad944815e7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot extract_test_behav xil_defaultlib.extract_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f904acfb336a4154be38fad944815e7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot extract_test_behav xil_defaultlib.extract_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.extract_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot extract_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim/xsim.dir/extract_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim/xsim.dir/extract_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 14 15:07:14 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 14 15:07:14 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 967.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "extract_test_behav -key {Behavioral:sim_1:Functional:extract_test} -tclbatch {extract_test.tcl} -view {D:/data/logic_design_lab/labs/lab2/lab2_3/lab1_3_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/logic_design_lab/labs/lab2/lab2_3/lab1_3_test_behav.wcfg
WARNING: Simulation object /lab1_3_test/A was not found in the design.
WARNING: Simulation object /lab1_3_test/B was not found in the design.
WARNING: Simulation object /lab1_3_test/BULL was not found in the design.
WARNING: Simulation object /lab1_3_test/COW was not found in the design.
source extract_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 230 ns : File "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/extract_test.v" Line 55
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 967.605 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'extract_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 967.605 ; gain = 0.000
set_property top lab1_3_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.801 ; gain = 3.512
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_3_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_3_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/lab1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.srcs/sim_1/new/lab1_3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_3_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
"xelab -wto f904acfb336a4154be38fad944815e7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_3_test_behav xil_defaultlib.lab1_3_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f904acfb336a4154be38fad944815e7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_3_test_behav xil_defaultlib.lab1_3_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extract
Compiling module xil_defaultlib.lab1_3
Compiling module xil_defaultlib.lab1_3_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_3_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim/xsim.dir/lab1_3_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim/xsim.dir/lab1_3_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 14 15:08:28 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 14 15:08:28 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab2/lab2_3/lab2_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_3_test_behav -key {Behavioral:sim_1:Functional:lab1_3_test} -tclbatch {lab1_3_test.tcl} -view {D:/data/logic_design_lab/labs/lab2/lab2_3/lab1_3_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/logic_design_lab/labs/lab2/lab2_3/lab1_3_test_behav.wcfg
