<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: _AON_FAST_REG1X_SWR_CORE_TYPE Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_AON_FAST_REG1X_SWR_CORE_TYPE Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl87x3d_2io_2rtl8763__syson__reg_8h_source.html">rtl8763_syson_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aca0fe5ad0c9d4dc7ef725c94f2c6460b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#aca0fe5ad0c9d4dc7ef725c94f2c6460b">d16</a></td></tr>
<tr class="separator:aca0fe5ad0c9d4dc7ef725c94f2c6460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac686a86fb9a593707400ffb811d8eae9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab68953a54ce76a4213e0f11317ff6f4a"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#ab68953a54ce76a4213e0f11317ff6f4a">SWR_CORE_POW_PWM_CLP1</a>: 1</td></tr>
<tr class="separator:ab68953a54ce76a4213e0f11317ff6f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1df45dbf9ecc42f708791f04c49d450"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#ad1df45dbf9ecc42f708791f04c49d450">SWR_CORE_POW_PWM_CLP2</a>: 1</td></tr>
<tr class="separator:ad1df45dbf9ecc42f708791f04c49d450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcdc2df7857256f59ccbb3b05f3bbf5"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#aebcdc2df7857256f59ccbb3b05f3bbf5">SWR_CORE_TUNE_PWM_VCH_OUT1</a>: 3</td></tr>
<tr class="separator:aebcdc2df7857256f59ccbb3b05f3bbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1095d4576c911b9d9f2d111974bc164"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#ab1095d4576c911b9d9f2d111974bc164">SWR_CORE_TUNE_PWM_VCL_OUT1</a>: 3</td></tr>
<tr class="separator:ab1095d4576c911b9d9f2d111974bc164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32aa640ad7f1e1f786e1fb4f2beeadc2"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a32aa640ad7f1e1f786e1fb4f2beeadc2">SWR_CORE_TUNE_PWM_VCH_OUT2</a>: 3</td></tr>
<tr class="separator:a32aa640ad7f1e1f786e1fb4f2beeadc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a19485f7925477bf81ffadcbff96b8"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#af1a19485f7925477bf81ffadcbff96b8">SWR_CORE_TUNE_PWM_VCL_OUT2</a>: 3</td></tr>
<tr class="separator:af1a19485f7925477bf81ffadcbff96b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98686c70db8b50c1e82b9882c1a03532"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a98686c70db8b50c1e82b9882c1a03532">SWR_CORE_SEL_PWM_BP_ROUGH_SS1</a>: 1</td></tr>
<tr class="separator:a98686c70db8b50c1e82b9882c1a03532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4966fb94fceacf3f9a31776f551205"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a2a4966fb94fceacf3f9a31776f551205">SWR_CORE_SEL_PWM_BP_ROUGH_SS2</a>: 1</td></tr>
<tr class="separator:a2a4966fb94fceacf3f9a31776f551205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac686a86fb9a593707400ffb811d8eae9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac686a86fb9a593707400ffb811d8eae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c69323880ddb6ff1c41b8f1516ff17"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab68953a54ce76a4213e0f11317ff6f4a"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#ab68953a54ce76a4213e0f11317ff6f4a">SWR_CORE_POW_PWM_CLP1</a>: 1</td></tr>
<tr class="separator:ab68953a54ce76a4213e0f11317ff6f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1df45dbf9ecc42f708791f04c49d450"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#ad1df45dbf9ecc42f708791f04c49d450">SWR_CORE_POW_PWM_CLP2</a>: 1</td></tr>
<tr class="separator:ad1df45dbf9ecc42f708791f04c49d450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcdc2df7857256f59ccbb3b05f3bbf5"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#aebcdc2df7857256f59ccbb3b05f3bbf5">SWR_CORE_TUNE_PWM_VCH_OUT1</a>: 3</td></tr>
<tr class="separator:aebcdc2df7857256f59ccbb3b05f3bbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1095d4576c911b9d9f2d111974bc164"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#ab1095d4576c911b9d9f2d111974bc164">SWR_CORE_TUNE_PWM_VCL_OUT1</a>: 3</td></tr>
<tr class="separator:ab1095d4576c911b9d9f2d111974bc164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32aa640ad7f1e1f786e1fb4f2beeadc2"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a32aa640ad7f1e1f786e1fb4f2beeadc2">SWR_CORE_TUNE_PWM_VCH_OUT2</a>: 3</td></tr>
<tr class="separator:a32aa640ad7f1e1f786e1fb4f2beeadc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a19485f7925477bf81ffadcbff96b8"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#af1a19485f7925477bf81ffadcbff96b8">SWR_CORE_TUNE_PWM_VCL_OUT2</a>: 3</td></tr>
<tr class="separator:af1a19485f7925477bf81ffadcbff96b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98686c70db8b50c1e82b9882c1a03532"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a98686c70db8b50c1e82b9882c1a03532">SWR_CORE_SEL_PWM_BP_ROUGH_SS1</a>: 1</td></tr>
<tr class="separator:a98686c70db8b50c1e82b9882c1a03532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4966fb94fceacf3f9a31776f551205"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a2a4966fb94fceacf3f9a31776f551205">SWR_CORE_SEL_PWM_BP_ROUGH_SS2</a>: 1</td></tr>
<tr class="separator:a2a4966fb94fceacf3f9a31776f551205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c69323880ddb6ff1c41b8f1516ff17"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a58c69323880ddb6ff1c41b8f1516ff17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae48dfb6282820467dedd3e83b81bbc1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:acfcf249ab44829c9b8af2125788a7aea"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#acfcf249ab44829c9b8af2125788a7aea">SWR_CORE_TUNE_BNYCNT_INI</a>: 6</td></tr>
<tr class="separator:acfcf249ab44829c9b8af2125788a7aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82f618005c680d1445c6c6d0c28e589"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#af82f618005c680d1445c6c6d0c28e589">SWR_CORE_BYPASS_SAW_RAMPONDELAY</a>: 1</td></tr>
<tr class="separator:af82f618005c680d1445c6c6d0c28e589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e4c72d210cd7cc0d8e5dec620ddd3a"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a96e4c72d210cd7cc0d8e5dec620ddd3a">SWR_CORE_TUNE_SAW_CCLK</a>: 2</td></tr>
<tr class="separator:a96e4c72d210cd7cc0d8e5dec620ddd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26dcb9c54cf87a66d3827dc2016fc7f1"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a26dcb9c54cf87a66d3827dc2016fc7f1">SWR_CORE_TUNE_SAW_ICLK</a>: 6</td></tr>
<tr class="separator:a26dcb9c54cf87a66d3827dc2016fc7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763462490fd330b18347539cf27760ec"><td class="memItemLeft" >&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="union___a_o_n___f_a_s_t___r_e_g1_x___s_w_r___c_o_r_e___t_y_p_e.html#a763462490fd330b18347539cf27760ec">SWR_CORE_EN_SAW_RAMPON</a>: 1</td></tr>
<tr class="separator:a763462490fd330b18347539cf27760ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae48dfb6282820467dedd3e83b81bbc1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aae48dfb6282820467dedd3e83b81bbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="aca0fe5ad0c9d4dc7ef725c94f2c6460b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0fe5ad0c9d4dc7ef725c94f2c6460b">&#9670;&nbsp;</a></span>d16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t d16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab68953a54ce76a4213e0f11317ff6f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68953a54ce76a4213e0f11317ff6f4a">&#9670;&nbsp;</a></span>SWR_CORE_POW_PWM_CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_POW_PWM_CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1df45dbf9ecc42f708791f04c49d450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1df45dbf9ecc42f708791f04c49d450">&#9670;&nbsp;</a></span>SWR_CORE_POW_PWM_CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_POW_PWM_CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebcdc2df7857256f59ccbb3b05f3bbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebcdc2df7857256f59ccbb3b05f3bbf5">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_VCH_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_VCH_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1095d4576c911b9d9f2d111974bc164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1095d4576c911b9d9f2d111974bc164">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_VCL_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_VCL_OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32aa640ad7f1e1f786e1fb4f2beeadc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32aa640ad7f1e1f786e1fb4f2beeadc2">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_VCH_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_VCH_OUT2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1a19485f7925477bf81ffadcbff96b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a19485f7925477bf81ffadcbff96b8">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_PWM_VCL_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_PWM_VCL_OUT2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98686c70db8b50c1e82b9882c1a03532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98686c70db8b50c1e82b9882c1a03532">&#9670;&nbsp;</a></span>SWR_CORE_SEL_PWM_BP_ROUGH_SS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_SEL_PWM_BP_ROUGH_SS1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a4966fb94fceacf3f9a31776f551205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a4966fb94fceacf3f9a31776f551205">&#9670;&nbsp;</a></span>SWR_CORE_SEL_PWM_BP_ROUGH_SS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_SEL_PWM_BP_ROUGH_SS2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac686a86fb9a593707400ffb811d8eae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac686a86fb9a593707400ffb811d8eae9">&#9670;&nbsp;</a></span>@1510</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58c69323880ddb6ff1c41b8f1516ff17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c69323880ddb6ff1c41b8f1516ff17">&#9670;&nbsp;</a></span>@3644</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfcf249ab44829c9b8af2125788a7aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfcf249ab44829c9b8af2125788a7aea">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_BNYCNT_INI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_BNYCNT_INI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af82f618005c680d1445c6c6d0c28e589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82f618005c680d1445c6c6d0c28e589">&#9670;&nbsp;</a></span>SWR_CORE_BYPASS_SAW_RAMPONDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_BYPASS_SAW_RAMPONDELAY</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96e4c72d210cd7cc0d8e5dec620ddd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e4c72d210cd7cc0d8e5dec620ddd3a">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_SAW_CCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_SAW_CCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26dcb9c54cf87a66d3827dc2016fc7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26dcb9c54cf87a66d3827dc2016fc7f1">&#9670;&nbsp;</a></span>SWR_CORE_TUNE_SAW_ICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_TUNE_SAW_ICLK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a763462490fd330b18347539cf27760ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763462490fd330b18347539cf27760ec">&#9670;&nbsp;</a></span>SWR_CORE_EN_SAW_RAMPON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t SWR_CORE_EN_SAW_RAMPON</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae48dfb6282820467dedd3e83b81bbc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae48dfb6282820467dedd3e83b81bbc1">&#9670;&nbsp;</a></span>@4943</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following files:<ul>
<li>sdk/inc/rtl87x3d/io/<a class="el" href="rtl87x3d_2io_2rtl8763__syson__reg_8h_source.html">rtl8763_syson_reg.h</a></li>
<li>sdk/inc/rtl87x3d/platform/<a class="el" href="rtl87x3d_2platform_2rtl876x__aon__reg_8h_source.html">rtl876x_aon_reg.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
