OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      63288.6 u
average displacement        1.0 u
max displacement           11.2 u
original HPWL          400015.6 u
legalized HPWL         459817.1 u
delta HPWL                   15 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 62532 cells, 477 terminals, 61887 edges and 196709 pins.
[INFO DPO-0109] Network stats: inst 63009, edges 61887, pins 196709
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1861 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 61148 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (973940, 971600)
[INFO DPO-0310] Assigned 61148 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 9.272847e+08.
[INFO DPO-0302] End of matching; objective is 9.240904e+08, improvement is 0.34 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.913051e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.849318e+08.
[INFO DPO-0307] End of global swaps; objective is 8.849318e+08, improvement is 4.24 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.810061e+08.
[INFO DPO-0309] End of vertical swaps; objective is 8.810061e+08, improvement is 0.44 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.772661e+08.
[INFO DPO-0305] End of reordering; objective is 8.772661e+08, improvement is 0.42 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1222960 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1222960, swaps 196037, moves 331796 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.670440e+08, Scratch cost 8.543626e+08, Incremental cost 8.543626e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.543626e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.46 percent.
[INFO DPO-0332] End of pass, Generator displacement called 1222960 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2445920, swaps 385322, moves 665241 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.543626e+08, Scratch cost 8.492189e+08, Incremental cost 8.492189e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 8.492189e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.60 percent.
[INFO DPO-0328] End of random improver; improvement is 2.055852 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 30493 cell orientations for row compatibility.
[INFO DPO-0383] Performed 19079 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.465829e+08, improvement is 1.49 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           459817.1 u
Final HPWL              416718.0 u
Delta HPWL                  -9.4 %

[INFO DPL-0020] Mirrored 1758 instances
[INFO DPL-0021] HPWL before          416718.0 u
[INFO DPL-0022] HPWL after           416517.4 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2412_/G ^
   0.46
encoder/gen_encoder_units[3].encoder_unit/_357_/CK ^
   0.00      0.00       0.46


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_271_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.19                           rst_ni (net)
                  0.00    0.00  100.00 ^ input260/A (BUF_X32)
                  0.01    0.02  100.02 ^ input260/Z (BUF_X32)
   103  270.41                           net260 (net)
                  0.04    0.03  100.05 ^ gen_decoderX_units[0].decoder/_271_/RN (DFFR_X1)
                                100.05   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/_271_/CK (DFFR_X1)
                          0.23    0.23   library removal time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                               -100.05   data arrival time
-----------------------------------------------------------------------------
                                 99.82   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2379_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2925_/Q (DLL_X1)
     1    1.05                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2379_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2379_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[1].encoder_unit/_379_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_379_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_379_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ encoder/gen_encoder_units[1].encoder_unit/_379_/QN (DFFS_X1)
     1    1.82                           encoder/gen_encoder_units[1].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ encoder/gen_encoder_units[1].encoder_unit/_225_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v encoder/gen_encoder_units[1].encoder_unit/_225_/ZN (NAND2_X1)
     1    1.56                           encoder/gen_encoder_units[1].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v encoder/gen_encoder_units[1].encoder_unit/_227_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_227_/ZN (OAI21_X1)
     1    1.42                           encoder/gen_encoder_units[1].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_379_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_379_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_106_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.19                           rst_ni (net)
                  0.00    0.00  100.00 ^ input260/A (BUF_X32)
                  0.01    0.02  100.02 ^ input260/Z (BUF_X32)
   103  270.41                           net260 (net)
                  0.01    0.00  100.02 ^ wire846/A (BUF_X32)
                  0.01    0.03  100.05 ^ wire846/Z (BUF_X32)
    99  274.90                           net846 (net)
                  0.05    0.04  100.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_106_/RN (DFFR_X1)
                                100.09   data arrival time

                  0.00  500.00  500.00   clock clk_i' (rise edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_106_/CK (DFFR_X1)
                          0.05  500.05   library recovery time
                                500.05   data required time
-----------------------------------------------------------------------------
                                500.05   data required time
                               -100.09   data arrival time
-----------------------------------------------------------------------------
                                399.96   slack (MET)


Startpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07  500.07 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.43                           encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00  500.07 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2402_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk_i (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2520_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_/Q (DFFR_X2)
    63  121.65                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/wdata_a_q[12] (net)
                  0.13    0.00    0.25 ^ max_cap503/A (BUF_X16)
                  0.01    0.04    0.28 ^ max_cap503/Z (BUF_X16)
    48   99.49                           net503 (net)
                  0.02    0.02    0.30 ^ max_cap502/A (BUF_X16)
                  0.01    0.03    0.33 ^ max_cap502/Z (BUF_X16)
    41  102.26                           net502 (net)
                  0.03    0.02    0.35 ^ max_cap500/A (BUF_X16)
                  0.01    0.03    0.38 ^ max_cap500/Z (BUF_X16)
    59  105.95                           net500 (net)
                  0.02    0.02    0.40 ^ max_length499/A (BUF_X16)
                  0.01    0.03    0.43 ^ max_length499/Z (BUF_X16)
    57   87.62                           net499 (net)
                  0.03    0.02    0.45 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2520_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2520_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     500.00
library setup time                     -0.02
--------------------------------------------
max time borrow                       499.98
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_106_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1   27.19                           rst_ni (net)
                  0.00    0.00  100.00 ^ input260/A (BUF_X32)
                  0.01    0.02  100.02 ^ input260/Z (BUF_X32)
   103  270.41                           net260 (net)
                  0.01    0.00  100.02 ^ wire846/A (BUF_X32)
                  0.01    0.03  100.05 ^ wire846/Z (BUF_X32)
    99  274.90                           net846 (net)
                  0.05    0.04  100.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_106_/RN (DFFR_X1)
                                100.09   data arrival time

                  0.00  500.00  500.00   clock clk_i' (rise edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_106_/CK (DFFR_X1)
                          0.05  500.05   library recovery time
                                500.05   data required time
-----------------------------------------------------------------------------
                                500.05   data required time
                               -100.09   data arrival time
-----------------------------------------------------------------------------
                                399.96   slack (MET)


Startpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk_i (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2947_/GN (DLL_X1)
                  0.01    0.07  500.07 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2947_/Q (DLL_X1)
     1    3.43                           encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00  500.07 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2402_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk_i (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2520_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_/Q (DFFR_X2)
    63  121.65                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/wdata_a_q[12] (net)
                  0.13    0.00    0.25 ^ max_cap503/A (BUF_X16)
                  0.01    0.04    0.28 ^ max_cap503/Z (BUF_X16)
    48   99.49                           net503 (net)
                  0.02    0.02    0.30 ^ max_cap502/A (BUF_X16)
                  0.01    0.03    0.33 ^ max_cap502/Z (BUF_X16)
    41  102.26                           net502 (net)
                  0.03    0.02    0.35 ^ max_cap500/A (BUF_X16)
                  0.01    0.03    0.38 ^ max_cap500/Z (BUF_X16)
    59  105.95                           net500 (net)
                  0.02    0.02    0.40 ^ max_length499/A (BUF_X16)
                  0.01    0.03    0.43 ^ max_length499/Z (BUF_X16)
    57   87.62                           net499 (net)
                  0.03    0.02    0.45 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2520_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[7].sub_unit_i/_2520_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     500.00
library setup time                     -0.02
--------------------------------------------
max time borrow                       499.98
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_215_/Q  120.85  124.16   -3.31 (VIOLATED)
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_218_/Q  120.85  121.65   -0.80 (VIOLATED)
encoder/gen_encoder_units[3].encoder_unit/threshold_memory/_153_/Q  120.85  121.41   -0.56 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06283769756555557

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3165

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-3.3060712814331055

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0274

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4497

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.25e-05   3.61e-06   5.60e-04   6.26e-04  35.5%
Combinational          1.81e-05   5.56e-05   1.06e-03   1.14e-03  64.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.05e-05   5.92e-05   1.62e-03   1.76e-03 100.0%
                           4.6%       3.4%      92.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 92594 u^2 40% utilization.

Elapsed time: 0:53.99[h:]min:sec. CPU time: user 53.62 sys 0.35 (99%). Peak memory: 409292KB.
