module wideexpr_00649(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($unsigned((ctrl[3]?(-((+({(s0)>>>(s4),4'sb0110}))>(3'sb011)))&((($signed(+((3'sb000)>>>(1'sb0))))<<<((ctrl[2]?(ctrl[6]?(4'sb0100)^(s1):(s1)^~(s5)):s7)))>>>({(ctrl[4]?$signed(3'sb010):$signed((3'b011)&(2'sb11)))})):+(1'sb1))))==(({3{($signed(~(($signed((ctrl[2]?s0:3'sb101)))<(-(2'b10)))))-(s4)}})+(s1));
  assign y1 = 2'sb11;
  assign y2 = {$signed((+((5'b01101)<<<((6'sb101010)&(((ctrl[1]?u4:s2))&((5'sb10001)+(s0))))))>>>(~&(u4)))};
  assign y3 = -((ctrl[3]?+((ctrl[6]?$signed(s7):(s4)<<<(s6))):{4{{(ctrl[5]?4'sb1011:5'sb10010),s7,(s0)<<<(6'sb110110)}}}));
  assign y4 = $signed(-(3'sb000));
  assign y5 = $signed((ctrl[6]?2'sb01:s0));
  assign y6 = (ctrl[7]?+(2'sb11):s5);
  assign y7 = u1;
endmodule
