<html><body>
<pre>
 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: RAMCtrl                             Date:  5- 8-2015,  9:29PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
68 /144 ( 47%) 431 /720  ( 60%) 298/432 ( 69%)   39 /144 ( 27%) 67 /81  ( 83%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       50/54       72/90      10/11
FB2           4/18       22/54       42/90      10/10*
FB3           8/18       39/54       82/90       7/10
FB4           9/18       12/54       11/90      10/10*
FB5           6/18       42/54       49/90       5/10
FB6           6/18       50/54       55/90       9/10
FB7           6/18       50/54       80/90       9/10
FB8          18/18*      33/54       40/90       7/10
             -----       -----       -----      -----    
             68/144     298/432     431/720     67/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    61      73
Output        :   27          27    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     67          67

** Power Data **

There are 68 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'ECS' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'ECS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IDE_IRQ'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:FALLING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:10.000nS:VALID:20.000nS:BEFORE:clk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:828 - Signal 'Mtrien_Dout.CE' has been minimized to 'VCC'.
     The signal is removed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB4,
   because too many function block product terms are required. Buffering output
   signal IDE_R to allow all signals assigned to this function block to be
   placed.
*************************  Summary of Mapped Logic  ************************

** 31 Outputs **

Signal                          Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                            Pts   Inps          No.  Type    Use     Mode Rate State
nRAM_SEL                        19    26    FB1_2   11   I/O     O       STD  FAST 
DSACK<1>                        4     6     FB1_3   12   I/O     O       STD  FAST 
DSACK<0>                        2     3     FB1_5   13   I/O     O       STD  FAST 
BYTE<0>                         4     5     FB1_6   14   I/O     O       STD  FAST 
BYTE<1>                         3     5     FB1_8   15   I/O     O       STD  FAST 
ROM_OE                          2     5     FB1_9   16   I/O     O       STD  FAST SET
BYTE<3>                         2     3     FB1_11  17   I/O     O       STD  FAST 
BYTE<2>                         2     5     FB1_12  18   I/O     O       STD  FAST 
D<3>                            10    10    FB1_15  20   I/O     I/O     STD  FAST RESET
IDE_DIR                         21    22    FB2_6   2    GTS/I/O O       STD  FAST SET
ROM_WE                          0     0     FB2_12  7    I/O     O       STD  FAST 
ROM_EN                          0     0     FB2_14  8    I/O     O       STD  FAST 
D<2>                            9     10    FB3_6   25   I/O     I/O     STD  FAST RESET
D<0>                            11    10    FB3_9   28   I/O     I/O     STD  FAST RESET
D<1>                            11    10    FB3_11  29   I/O     I/O     STD  FAST RESET
WE<0>                           8     18    FB3_12  30   I/O     O       STD  FAST 
OE<0>                           8     17    FB3_14  32   I/O     O       STD  FAST 
WE<1>                           8     18    FB3_15  33   I/O     O       STD  FAST 
OE<1>                           8     17    FB3_17  34   I/O     O       STD  FAST 
STERM                           0     0     FB4_6   90   I/O     O       STD  FAST 
IDE_CS<0>                       1     1     FB4_8   91   I/O     O       STD  FAST 
IDE_CS<1>                       1     1     FB4_9   92   I/O     O       STD  FAST 
IDE_A<0>                        1     1     FB4_11  93   I/O     O       STD  FAST 
IDE_A<2>                        1     1     FB4_12  94   I/O     O       STD  FAST 
IDE_A<1>                        1     1     FB4_14  95   I/O     O       STD  FAST 
IDE_R                           1     1     FB4_15  96   I/O     O       STD  FAST 
IDE_W                           3     5     FB4_17  97   I/O     O       STD  FAST SET
IO4                             1     1     FB5_9   40   I/O     O       STD  FAST 
IO5                             1     1     FB5_11  41   I/O     O       STD  FAST 
INT2                            8     18    FB5_12  42   I/O     O       STD  FAST 
CIIN                            17    19    FB5_17  49   I/O     O       STD  FAST 

** 37 Buried Nodes **

Signal                          Total Total Loc     Pwr  Reg Init
Name                            Pts   Inps          Mode State
DSACK_16BIT                     7     8     FB1_10  STD  SET
DSACK_32BIT_D1                  17    20    FB1_14  STD  SET
IDE_R_BUFR                      21    22    FB2_16  STD  SET
DSACK_INT<1>/DSACK_INT<1>_TRST  19    26    FB3_2   STD  
$OpTx$DEC_IDE_W_S$1             2     4     FB4_18  STD  
IDE_ENABLE                      20    21    FB5_3   STD  RESET
Mtrien_Dout                     2     20    FB5_15  STD  RESET
$OpTx$INV$32                    25    25    FB6_3   STD  
IDE_DSACK_D3                    3     4     FB6_12  STD  SET
IDE_DSACK_D2                    3     4     FB6_13  STD  SET
IDE_DSACK_D1                    3     4     FB6_14  STD  SET
DSACK_32BIT_D0                  17    20    FB6_16  STD  SET
SHUT_UP<0>                      4     29    FB6_18  STD  RESET
IDE_DSACK_D0                    26    27    FB7_1   STD  SET
BASEADR_4MB<2>                  2     30    FB7_4   STD  RESET
DSACK_32BIT_D2                  17    20    FB7_8   STD  SET
$OpTx$$OpTx$FX_DC$48_INV$473    1     8     FB7_10  STD  
DSACK_32BIT                     17    19    FB7_13  STD  SET
$OpTx$DEC_IDE_W_S$0             17    18    FB7_15  STD  
IDE_BASEADR<7>                  2     29    FB8_1   STD  RESET
IDE_BASEADR<6>                  2     29    FB8_2   STD  RESET
IDE_BASEADR<5>                  2     29    FB8_3   STD  RESET
IDE_BASEADR<4>                  2     29    FB8_4   STD  RESET
IDE_BASEADR<3>                  2     29    FB8_5   STD  RESET
IDE_BASEADR<2>                  2     29    FB8_6   STD  RESET
IDE_BASEADR<1>                  2     29    FB8_7   STD  RESET
IDE_BASEADR<0>                  2     29    FB8_8   STD  RESET
BASEADR_4MB<0>                  2     29    FB8_9   STD  RESET
BASEADR<2>                      2     28    FB8_10  STD  RESET
BASEADR<1>                      2     28    FB8_11  STD  RESET
BASEADR<0>                      2     28    FB8_12  STD  RESET
AUTO_CONFIG_DONE<1>             2     27    FB8_13  STD  RESET
AUTO_CONFIG_DONE<0>             2     26    FB8_14  STD  RESET
AUTO_CONFIG_D0                  2     19    FB8_15  STD  SET
SHUT_UP<1>                      3     29    FB8_16  STD  RESET
BASEADR_4MB<1>                  3     30    FB8_17  STD  RESET
AUTO_CONFIG_WRITE_DONE          4     22    FB8_18  STD  SET

** 36 Inputs **

Signal                          Loc     Pin  Pin     Pin     
Name                                    No.  Type    Use     
clk                             FB1_17  22   GCK/I/O GCK
reset                           FB2_2   99   GSR/I/O GSR
nAS                             FB2_5   1    GTS/I/O I
A<25>                           FB2_8   3    GTS/I/O I
SIZ<1>                          FB2_9   4    GTS/I/O I
SIZ<0>                          FB2_11  6    I/O     I
nDS                             FB2_15  9    I/O     I
RW                              FB2_17  10   I/O     I
A<31>                           FB4_2   87   I/O     I
A<30>                           FB4_5   89   I/O     I
IDE_WAIT                        FB5_8   39   I/O     I
A<18>                           FB6_2   74   I/O     I
A<23>                           FB6_5   76   I/O     I
A<22>                           FB6_6   77   I/O     I
A<21>                           FB6_8   78   I/O     I
A<26>                           FB6_9   79   I/O     I
A<24>                           FB6_12  81   I/O     I
A<29>                           FB6_14  82   I/O     I
A<27>                           FB6_15  85   I/O     I
A<28>                           FB6_17  86   I/O     I
A<2>                            FB7_2   50   I/O     I
A<1>                            FB7_5   52   I/O     I
A<0>                            FB7_6   53   I/O     I
A<5>                            FB7_8   54   I/O     I
A<4>                            FB7_9   55   I/O     I
A<3>                            FB7_11  56   I/O     I
A<19>                           FB7_14  59   I/O     I
A<6>                            FB7_15  60   I/O     I
A<11>                           FB7_17  61   I/O     I
A<10>                           FB8_2   63   I/O     I
A<9>                            FB8_5   64   I/O     I
A<13>                           FB8_8   66   I/O     I
A<12>                           FB8_9   67   I/O     I
A<16>                           FB8_11  68   I/O     I
A<17>                           FB8_14  71   I/O     I
A<20>                           FB8_15  72   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               50/4
Number of signals used by logic mapping into function block:  50
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
nRAM_SEL             19      14<-   0   0     FB1_2   11    I/O     O
DSACK<1>              4       3<- /\4   0     FB1_3   12    I/O     O
(unused)              0       0   /\3   2     FB1_4         (b)     (b)
DSACK<0>              2       0     0   3     FB1_5   13    I/O     O
BYTE<0>               4       0     0   1     FB1_6   14    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
BYTE<1>               3       0     0   2     FB1_8   15    I/O     O
ROM_OE                2       0   \/1   2     FB1_9   16    I/O     O
DSACK_16BIT           7       2<-   0   0     FB1_10        (b)     (b)
BYTE<3>               2       0   /\1   2     FB1_11  17    I/O     O
BYTE<2>               2       0   \/3   0     FB1_12  18    I/O     O
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
DSACK_32BIT_D1       17      12<-   0   0     FB1_14  19    I/O     (b)
D<3>                 10       9<- /\4   0     FB1_15  20    I/O     I/O
(unused)              0       0   /\5   0     FB1_16        (b)     (b)
(unused)              0       0   /\4   1     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$32         18: A<27>             35: DSACK_32BIT_D1 
  2: AUTO_CONFIG_D0       19: A<28>             36: DSACK_INT<1>/DSACK_INT<1>_TRST 
  3: AUTO_CONFIG_DONE<0>  20: A<29>             37: IDE_DSACK_D0 
  4: AUTO_CONFIG_DONE<1>  21: A<30>             38: IDE_DSACK_D3 
  5: A<0>                 22: A<31>             39: IDE_ENABLE 
  6: A<16>                23: A<4>              40: IDE_WAIT 
  7: A<17>                24: A<5>              41: A<2> 
  8: A<18>                25: A<6>              42: A<3> 
  9: A<19>                26: BASEADR<0>        43: Mtrien_Dout 
 10: A<1>                 27: BASEADR<1>        44: ROM_OE 
 11: A<20>                28: BASEADR<2>        45: RW 
 12: A<21>                29: BASEADR_4MB<0>    46: SHUT_UP<0> 
 13: A<22>                30: BASEADR_4MB<1>    47: SIZ<0> 
 14: A<23>                31: BASEADR_4MB<2>    48: SIZ<1> 
 15: A<24>                32: D<3>              49: nAS 
 16: A<25>                33: DSACK_16BIT       50: nDS 
 17: A<26>                34: DSACK_32BIT_D0   

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
nRAM_SEL             X.XX.XXXX.XXXXXXXXXXXX...XXXXXX..............X.............. 26
DSACK<1>             .X..............................X.XX............XX.......... 6
DSACK<0>             ..................................XX............X........... 3
BYTE<0>              ....X....X..................................X.XX............ 5
BYTE<1>              ....X....X..................................X.XX............ 5
ROM_OE               X.....................................X....XX...X........... 5
DSACK_16BIT          X...............................X...XXXX....X...X........... 8
BYTE<3>              ....X....X..................................X............... 3
BYTE<2>              ....X....X..................................X.XX............ 5
DSACK_32BIT_D1       ...........XXXXXXXXXXX...XXXXXX..X...........X..X........... 20
D<3>                 ..XX.....X............XXX......X........XXX................. 10
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0   \/3   2     FB2_4         (b)     (b)
(unused)              0       0   \/5   0     FB2_5   1     GTS/I/O I
IDE_DIR              21      16<-   0   0     FB2_6   2     GTS/I/O O
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   /\3   2     FB2_8   3     GTS/I/O I
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     I
ROM_WE                0       0     0   5     FB2_12  7     I/O     O
(unused)              0       0     0   5     FB2_13        (b)     
ROM_EN                0       0   \/1   4     FB2_14  8     I/O     O
(unused)              0       0   \/5   0     FB2_15  9     I/O     I
IDE_R_BUFR           21      16<-   0   0     FB2_16        (b)     (b)
(unused)              0       0   /\5   0     FB2_17  10    I/O     I
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$48_INV$473   9: A<23>             16: IDE_BASEADR<6> 
  2: A<16>                         10: IDE_BASEADR<0>    17: IDE_BASEADR<7> 
  3: A<17>                         11: IDE_BASEADR<1>    18: IDE_ENABLE 
  4: A<18>                         12: IDE_BASEADR<2>    19: IDE_R_BUFR 
  5: A<19>                         13: IDE_BASEADR<3>    20: RW 
  6: A<20>                         14: IDE_BASEADR<4>    21: SHUT_UP<1> 
  7: A<21>                         15: IDE_BASEADR<5>    22: nAS 
  8: A<22>                        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_DIR              XXXXXXXXXXXXXXXXXXXXXX.................. 22
ROM_WE               ........................................ 0
ROM_EN               ........................................ 0
IDE_R_BUFR           XXXXXXXXXXXXXXXXXXXXXX.................. 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               39/15
Number of signals used by logic mapping into function block:  39
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB3_1         (b)     (b)
DSACK_INT<1>/DSACK_INT<1>_TRST
                     19      14<-   0   0     FB3_2   23    GCK/I/O (b)
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
(unused)              0       0   /\4   1     FB3_4         (b)     (b)
(unused)              0       0   \/4   1     FB3_5   24    I/O     (b)
D<2>                  9       4<-   0   0     FB3_6   25    I/O     I/O
(unused)              0       0   \/1   4     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   27    GCK/I/O (b)
D<0>                 11       6<-   0   0     FB3_9   28    I/O     I/O
(unused)              0       0   \/5   0     FB3_10        (b)     (b)
D<1>                 11       6<-   0   0     FB3_11  29    I/O     I/O
WE<0>                 8       4<- /\1   0     FB3_12  30    I/O     O
(unused)              0       0   /\4   1     FB3_13        (b)     (b)
OE<0>                 8       3<-   0   0     FB3_14  32    I/O     O
WE<1>                 8       6<- /\3   0     FB3_15  33    I/O     O
(unused)              0       0   /\5   0     FB3_16        (b)     (b)
OE<1>                 8       4<- /\1   0     FB3_17  34    I/O     O
(unused)              0       0   /\4   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$32         14: A<25>             27: BASEADR_4MB<0> 
  2: AUTO_CONFIG_DONE<0>  15: A<26>             28: BASEADR_4MB<1> 
  3: AUTO_CONFIG_DONE<1>  16: A<27>             29: BASEADR_4MB<2> 
  4: A<16>                17: A<28>             30: D<0> 
  5: A<17>                18: A<29>             31: D<1> 
  6: A<18>                19: A<30>             32: D<2> 
  7: A<19>                20: A<31>             33: DSACK_32BIT_D2 
  8: A<1>                 21: A<4>              34: A<2> 
  9: A<20>                22: A<5>              35: A<3> 
 10: A<21>                23: A<6>              36: Mtrien_Dout 
 11: A<22>                24: BASEADR<0>        37: RW 
 12: A<23>                25: BASEADR<1>        38: SHUT_UP<0> 
 13: A<24>                26: BASEADR<2>        39: nAS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DSACK_INT<1>/DSACK_INT<1>_TRST 
                     XXXXXXX.XXXXXXXXXXXX...XXXXXX........X.. 26
D<2>                 .XX....X............XXX........X.XXX.... 10
D<0>                 .XX....X............XXX......X...XXX.... 10
D<1>                 .XX....X............XXX.......X..XXX.... 10
WE<0>                .........XXXXXXXXXXX...XXX......X...XXX. 18
OE<0>                .........XXXXXXXXXXX...XXX..........XXX. 17
WE<1>                .........XXXXXXXXXXX......XXX...X...XXX. 18
OE<1>                .........XXXXXXXXXXX......XXX.......XXX. 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   87    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   89    I/O     I
STERM                 0       0     0   5     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
IDE_CS<0>             1       0     0   4     FB4_8   91    I/O     O
IDE_CS<1>             1       0     0   4     FB4_9   92    I/O     O
(unused)              0       0     0   5     FB4_10        (b)     
IDE_A<0>              1       0     0   4     FB4_11  93    I/O     O
IDE_A<2>              1       0     0   4     FB4_12  94    I/O     O
(unused)              0       0     0   5     FB4_13        (b)     
IDE_A<1>              1       0     0   4     FB4_14  95    I/O     O
IDE_R                 1       0     0   4     FB4_15  96    I/O     O
(unused)              0       0     0   5     FB4_16        (b)     
IDE_W                 3       0     0   2     FB4_17  97    I/O     O
$OpTx$DEC_IDE_W_S$1   2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$DEC_IDE_W_S$0   5: A<23>              9: IDE_BASEADR<7> 
  2: $OpTx$DEC_IDE_W_S$1   6: A<9>              10: IDE_R_BUFR 
  3: A<12>                 7: A<10>             11: IDE_W 
  4: A<13>                 8: A<11>             12: nAS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
STERM                ........................................ 0
IDE_CS<0>            ..X..................................... 1
IDE_CS<1>            ...X.................................... 1
IDE_A<0>             .....X.................................. 1
IDE_A<2>             .......X................................ 1
IDE_A<1>             ......X................................. 1
IDE_R                .........X.............................. 1
IDE_W                .X..X...X.XX............................ 5
$OpTx$DEC_IDE_W_S$1  X...X...X.X............................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               42/12
Number of signals used by logic mapping into function block:  42
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB5_1         (b)     (b)
(unused)              0       0   \/5   0     FB5_2   35    I/O     (b)
IDE_ENABLE           20      15<-   0   0     FB5_3         (b)     (b)
(unused)              0       0   /\5   0     FB5_4         (b)     (b)
(unused)              0       0     0   5     FB5_5   36    I/O     
(unused)              0       0     0   5     FB5_6   37    I/O     
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     I
IO4                   1       0     0   4     FB5_9   40    I/O     O
(unused)              0       0     0   5     FB5_10        (b)     
IO5                   1       0   \/2   2     FB5_11  41    I/O     O
INT2                  8       3<-   0   0     FB5_12  42    I/O     O
(unused)              0       0   /\1   4     FB5_13        (b)     (b)
(unused)              0       0     0   5     FB5_14  43    I/O     
Mtrien_Dout           2       0   \/2   1     FB5_15  46    I/O     (b)
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
CIIN                 17      12<-   0   0     FB5_17  49    I/O     O
(unused)              0       0   /\5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$48_INV$473  15: A<27>                           29: IDE_BASEADR<1> 
  2: AUTO_CONFIG_DONE<0>           16: A<28>                           30: IDE_BASEADR<2> 
  3: AUTO_CONFIG_DONE<1>           17: A<29>                           31: IDE_BASEADR<3> 
  4: A<16>                         18: A<30>                           32: IDE_BASEADR<4> 
  5: A<17>                         19: A<31>                           33: IDE_BASEADR<5> 
  6: A<18>                         20: BASEADR<0>                      34: IDE_BASEADR<6> 
  7: A<19>                         21: BASEADR<1>                      35: IDE_BASEADR<7> 
  8: A<20>                         22: BASEADR<2>                      36: IDE_ENABLE 
  9: A<21>                         23: BASEADR_4MB<0>                  37: A<2> 
 10: A<22>                         24: BASEADR_4MB<1>                  38: A<3> 
 11: A<23>                         25: BASEADR_4MB<2>                  39: RW 
 12: A<24>                         26: DSACK_32BIT_D2                  40: SHUT_UP<0> 
 13: A<25>                         27: DSACK_INT<1>/DSACK_INT<1>_TRST  41: SHUT_UP<1> 
 14: A<26>                         28: IDE_BASEADR<0>                  42: nAS 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_ENABLE           X..XXXXXXXX................XXXXXXXXX..X.XX........ 21
IO4                  ....................................X............. 1
IO5                  .....................................X............ 1
INT2                 ........XXXXXXXXXXXXXX...X............XX.X........ 18
Mtrien_Dout          .XXXXXXXXXXXXXXXXXX...................X..X........ 20
CIIN                 ........XXXXXXXXXXXXXXXXX.X............X.......... 19
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               50/4
Number of signals used by logic mapping into function block:  50
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
(unused)              0       0   \/5   0     FB6_2   74    I/O     I
$OpTx$INV$32         25      20<-   0   0     FB6_3         (b)     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
(unused)              0       0   /\5   0     FB6_5   76    I/O     I
(unused)              0       0     0   5     FB6_6   77    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
(unused)              0       0     0   5     FB6_9   79    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     
IDE_DSACK_D3          3       0     0   2     FB6_12  81    I/O     I
IDE_DSACK_D2          3       0     0   2     FB6_13        (b)     (b)
IDE_DSACK_D1          3       0   \/1   1     FB6_14  82    I/O     I
(unused)              0       0   \/5   0     FB6_15  85    I/O     I
DSACK_32BIT_D0       17      12<-   0   0     FB6_16        (b)     (b)
(unused)              0       0   /\5   0     FB6_17  86    I/O     I
SHUT_UP<0>            4       0   /\1   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$INV$32            18: A<29>             35: IDE_BASEADR<4> 
  2: AUTO_CONFIG_DONE<0>     19: A<30>             36: IDE_BASEADR<5> 
  3: AUTO_CONFIG_WRITE_DONE  20: A<31>             37: IDE_BASEADR<6> 
  4: A<16>                   21: A<4>              38: IDE_BASEADR<7> 
  5: A<17>                   22: A<5>              39: IDE_DSACK_D0 
  6: A<18>                   23: A<6>              40: IDE_DSACK_D1 
  7: A<19>                   24: BASEADR<0>        41: IDE_DSACK_D2 
  8: A<1>                    25: BASEADR<1>        42: IDE_DSACK_D3 
  9: A<20>                   26: BASEADR<2>        43: A<2> 
 10: A<21>                   27: BASEADR_4MB<0>    44: A<3> 
 11: A<22>                   28: BASEADR_4MB<1>    45: D<3>.PIN 
 12: A<23>                   29: BASEADR_4MB<2>    46: RW 
 13: A<24>                   30: DSACK_32BIT       47: SHUT_UP<0> 
 14: A<25>                   31: IDE_BASEADR<0>    48: SHUT_UP<1> 
 15: A<26>                   32: IDE_BASEADR<1>    49: nAS 
 16: A<27>                   33: IDE_BASEADR<2>    50: nDS 
 17: A<28>                   34: IDE_BASEADR<3>   

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
$OpTx$INV$32         ...XXXX.XXXXXXXXXXXX..........XXXXXXXX.........X............ 25
IDE_DSACK_D3         X.......................................XX......X........... 4
IDE_DSACK_D2         X......................................XX.......X........... 4
IDE_DSACK_D1         X.....................................XX........X........... 4
DSACK_32BIT_D0       .........XXXXXXXXXXX...XXXXXXX................X.X........... 20
SHUT_UP<0>           .XXXXXXXXXXXXXXXXXXXXXX...................XXXXX.XX.......... 29
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               50/4
Number of signals used by logic mapping into function block:  50
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_DSACK_D0         26      21<-   0   0     FB7_1         (b)     (b)
(unused)              0       0   /\5   0     FB7_2   50    I/O     I
(unused)              0       0   /\5   0     FB7_3         (b)     (b)
BASEADR_4MB<2>        2       0   /\1   2     FB7_4         (b)     (b)
(unused)              0       0     0   5     FB7_5   52    I/O     I
(unused)              0       0   \/2   3     FB7_6   53    I/O     I
(unused)              0       0   \/5   0     FB7_7         (b)     (b)
DSACK_32BIT_D2       17      12<-   0   0     FB7_8   54    I/O     I
(unused)              0       0   /\5   0     FB7_9   55    I/O     I
$OpTx$$OpTx$FX_DC$48_INV$473
                      1       0   \/4   0     FB7_10        (b)     (b)
(unused)              0       0   \/5   0     FB7_11  56    I/O     I
(unused)              0       0   \/5   0     FB7_12  58    I/O     (b)
DSACK_32BIT          17      14<- \/2   0     FB7_13        (b)     (b)
(unused)              0       0   \/5   0     FB7_14  59    I/O     I
$OpTx$DEC_IDE_W_S$0  17      12<-   0   0     FB7_15  60    I/O     I
(unused)              0       0   /\5   0     FB7_16        (b)     (b)
(unused)              0       0   \/5   0     FB7_17  61    I/O     I
(unused)              0       0   \/5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$48_INV$473  18: A<29>             35: IDE_BASEADR<4> 
  2: AUTO_CONFIG_DONE<0>           19: A<30>             36: IDE_BASEADR<5> 
  3: AUTO_CONFIG_WRITE_DONE        20: A<31>             37: IDE_BASEADR<6> 
  4: A<16>                         21: A<4>              38: IDE_BASEADR<7> 
  5: A<17>                         22: A<5>              39: IDE_DSACK_D0 
  6: A<18>                         23: A<6>              40: IDE_W 
  7: A<19>                         24: BASEADR<0>        41: A<2> 
  8: A<1>                          25: BASEADR<1>        42: A<3> 
  9: A<20>                         26: BASEADR<2>        43: D<3>.PIN 
 10: A<21>                         27: BASEADR_4MB<0>    44: D<2>.PIN 
 11: A<22>                         28: BASEADR_4MB<1>    45: D<1>.PIN 
 12: A<23>                         29: BASEADR_4MB<2>    46: RW 
 13: A<24>                         30: DSACK_32BIT_D1    47: SHUT_UP<0> 
 14: A<25>                         31: IDE_BASEADR<0>    48: SHUT_UP<1> 
 15: A<26>                         32: IDE_BASEADR<1>    49: nAS 
 16: A<27>                         33: IDE_BASEADR<2>    50: nDS 
 17: A<28>                         34: IDE_BASEADR<3>   

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_DSACK_D0         ...XXXX.XXXXXXXXXXXX..........XXXXXXXXX........XX........... 27
BASEADR_4MB<2>       .XXXXXXXXXXXXXXXXXXXXXX.................XXXXXX..XX.......... 30
DSACK_32BIT_D2       .........XXXXXXXXXXX...XXXXXXX................X.X........... 20
$OpTx$$OpTx$FX_DC$48_INV$473 
                     ............XXXXXXXX........................................ 8
DSACK_32BIT          .........XXXXXXXXXXX...XXXXXX.................X.X........... 19
$OpTx$DEC_IDE_W_S$0  X..XXXX.XXX...................XXXXXXX..X.....X.X............ 18
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_BASEADR<7>        2       0     0   3     FB8_1         (b)     (b)
IDE_BASEADR<6>        2       0     0   3     FB8_2   63    I/O     I
IDE_BASEADR<5>        2       0     0   3     FB8_3         (b)     (b)
IDE_BASEADR<4>        2       0     0   3     FB8_4         (b)     (b)
IDE_BASEADR<3>        2       0     0   3     FB8_5   64    I/O     I
IDE_BASEADR<2>        2       0     0   3     FB8_6   65    I/O     (b)
IDE_BASEADR<1>        2       0     0   3     FB8_7         (b)     (b)
IDE_BASEADR<0>        2       0     0   3     FB8_8   66    I/O     I
BASEADR_4MB<0>        2       0     0   3     FB8_9   67    I/O     I
BASEADR<2>            2       0     0   3     FB8_10        (b)     (b)
BASEADR<1>            2       0     0   3     FB8_11  68    I/O     I
BASEADR<0>            2       0     0   3     FB8_12  70    I/O     (b)
AUTO_CONFIG_DONE<1>   2       0     0   3     FB8_13        (b)     (b)
AUTO_CONFIG_DONE<0>   2       0     0   3     FB8_14  71    I/O     I
AUTO_CONFIG_D0        2       0     0   3     FB8_15  72    I/O     I
SHUT_UP<1>            3       0     0   2     FB8_16        (b)     (b)
BASEADR_4MB<1>        3       0     0   2     FB8_17  73    I/O     (b)
AUTO_CONFIG_WRITE_DONE
                      4       0     0   1     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AUTO_CONFIG_DONE<0>     12: A<23>             23: A<6> 
  2: AUTO_CONFIG_DONE<1>     13: A<24>             24: A<2> 
  3: AUTO_CONFIG_WRITE_DONE  14: A<25>             25: A<3> 
  4: A<16>                   15: A<26>             26: D<3>.PIN 
  5: A<17>                   16: A<27>             27: D<2>.PIN 
  6: A<18>                   17: A<28>             28: D<1>.PIN 
  7: A<19>                   18: A<29>             29: D<0>.PIN 
  8: A<1>                    19: A<30>             30: RW 
  9: A<20>                   20: A<31>             31: SHUT_UP<1> 
 10: A<21>                   21: A<4>              32: nAS 
 11: A<22>                   22: A<5>              33: nDS 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IDE_BASEADR<7>       XXXXXXXXXXXXXXXXXXXXXXXXXX...X.XX....... 29
IDE_BASEADR<6>       XXXXXXXXXXXXXXXXXXXXXXXXX.X..X.XX....... 29
IDE_BASEADR<5>       XXXXXXXXXXXXXXXXXXXXXXXXX..X.X.XX....... 29
IDE_BASEADR<4>       XXXXXXXXXXXXXXXXXXXXXXXXX...XX.XX....... 29
IDE_BASEADR<3>       XXXXXXXXXXXXXXXXXXXXXXXXXX...X.XX....... 29
IDE_BASEADR<2>       XXXXXXXXXXXXXXXXXXXXXXXXX.X..X.XX....... 29
IDE_BASEADR<1>       XXXXXXXXXXXXXXXXXXXXXXXXX..X.X.XX....... 29
IDE_BASEADR<0>       XXXXXXXXXXXXXXXXXXXXXXXXX...XX.XX....... 29
BASEADR_4MB<0>       X.XXXXXXXXXXXXXXXXXXXXXXXX.X.X.XX....... 29
BASEADR<2>           X.XXXXXXXXXXXXXXXXXXXXXXXX...X.XX....... 28
BASEADR<1>           X.XXXXXXXXXXXXXXXXXXXXXXX.X..X.XX....... 28
BASEADR<0>           X.XXXXXXXXXXXXXXXXXXXXXXX..X.X.XX....... 28
AUTO_CONFIG_DONE<1>  XXXXXXXXXXXXXXXXXXXXXXX.X....X.XX....... 27
AUTO_CONFIG_DONE<0>  X.XXXXXXXXXXXXXXXXXXXXX.X....X.XX....... 26
AUTO_CONFIG_D0       XX.XXXX.XXXXXXXXXXXX...........X........ 19
SHUT_UP<1>           XXXXXXXXXXXXXXXXXXXXXXXXX....XXXX....... 29
BASEADR_4MB<1>       X.XXXXXXXXXXXXXXXXXXXXXXXXXX.X.XX....... 30
AUTO_CONFIG_WRITE_DONE 
                     XXXXXXX.XXXXXXXXXXXX.........X.XX....... 22
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$48_INV$473 <= (NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(29) AND NOT A(26));


$OpTx$DEC_IDE_W_S$0 <= ((DSACK_32BIT.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_W)
	OR (IDE_BASEADR(2) AND NOT A(18) AND IDE_W)
	OR (NOT IDE_BASEADR(2) AND A(18) AND IDE_W)
	OR (IDE_BASEADR(6) AND IDE_W AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND IDE_W AND A(22))
	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_W)
	OR (IDE_BASEADR(3) AND NOT A(19) AND IDE_W)
	OR (NOT IDE_BASEADR(3) AND A(19) AND IDE_W)
	OR (IDE_BASEADR(4) AND NOT A(20) AND IDE_W)
	OR (NOT IDE_BASEADR(4) AND A(20) AND IDE_W)
	OR (RW AND IDE_W)
	OR (SHUT_UP(1) AND IDE_W)
	OR (IDE_W AND NOT $OpTx$$OpTx$FX_DC$48_INV$473)
	OR (IDE_BASEADR(5) AND IDE_W AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND IDE_W AND A(21)));


$OpTx$DEC_IDE_W_S$1 <= (($OpTx$DEC_IDE_W_S$0)
	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_W));


$OpTx$INV$32 <= ((EXP44_.EXP)
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (EXP47_.EXP)
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16))
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(6) AND NOT A(22)));

FDCPE_AUTO_CONFIG_D0: FDCPE port map (AUTO_CONFIG_D0,AUTO_CONFIG_D0_D,clk,NOT reset,'0');
AUTO_CONFIG_D0_D <= ((NOT AUTO_CONFIG_DONE(0) AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));

FTCPE_AUTO_CONFIG_DONE0: FTCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
AUTO_CONFIG_DONE_T(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(4) AND A(3) AND 
	NOT A(5) AND A(6));
AUTO_CONFIG_DONE_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND NOT nDS AND A(21) AND A(22));

FTCPE_AUTO_CONFIG_DONE1: FTCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
AUTO_CONFIG_DONE_T(1) <= (NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND NOT A(4) AND A(3) AND 
	NOT A(5) AND A(6));
AUTO_CONFIG_DONE_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_AUTO_CONFIG_WRITE_DONE: FDCPE port map (AUTO_CONFIG_WRITE_DONE,AUTO_CONFIG_WRITE_DONE_D,clk,NOT reset,'0');
AUTO_CONFIG_WRITE_DONE_D <= ((NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT nDS AND A(21) AND 
	A(22))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT RW AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT nDS AND A(21) AND 
	A(22)));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,'0',NOT reset,BASEADR_CE(1));
BASEADR_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,'0',NOT reset,BASEADR_CE(2));
BASEADR_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),BASEADR_4MB_D(0),clk,'0',NOT reset,BASEADR_4MB_CE(0));
BASEADR_4MB_D(0) <= (NOT D(1).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= ((D(1).PIN AND NOT D(2).PIN AND NOT D(3).PIN)
	OR (NOT D(1).PIN AND D(2).PIN AND NOT D(3).PIN));
BASEADR_4MB_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,'0',NOT reset,BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));


BYTE(0) <= ((NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(1))
	OR (NOT RW AND A(0)));


CIIN_I <= ((Mtrien_Dout.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
CIIN_OE <= DSACK_INT(1)/DSACK_INT(1)_TRST;

FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0','0');
D(0) <= ((EXP32_.EXP)
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(4) AND A(3) AND NOT A(5) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(4) AND A(2) AND A(5) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND 
	A(2) AND NOT A(3) AND A(5) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(4) AND A(2) AND 
	NOT A(3) AND A(5) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(4) AND A(2) AND 
	NOT A(3) AND NOT A(5) AND NOT A(6))
	OR (NOT D(0) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(4) AND NOT A(2) AND 
	NOT A(3) AND NOT A(5))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= NOT Mtrien_Dout;

FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0','0');
D(1) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(4) AND A(2) AND NOT A(5) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(4) AND A(3) AND NOT A(5) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND 
	A(2) AND A(3) AND NOT A(5) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND A(4) AND NOT A(2) AND 
	NOT A(3) AND NOT A(5) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(4) AND A(2) AND 
	NOT A(3) AND NOT A(5) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	NOT A(4) AND A(2) AND NOT A(3) AND A(5) AND NOT A(6))
	OR (NOT D(1) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND 
	NOT A(2) AND NOT A(3) AND NOT A(5))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(4) AND A(2) AND 
	NOT A(3) AND NOT A(5) AND NOT A(6)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= NOT Mtrien_Dout;

FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0','0');
D(2) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(4) AND A(2) AND NOT A(3) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(4) AND NOT A(2) AND NOT A(3) AND NOT A(5))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(2) AND NOT A(3) AND NOT A(5) AND NOT A(6))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(4) AND A(2) AND A(3) AND NOT A(5) AND NOT A(6))
	OR (NOT D(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND A(4) AND A(2) AND 
	NOT A(3) AND NOT A(5) AND NOT A(6)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= NOT Mtrien_Dout;

FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0','0');
D(3) <= ((EXP19_.EXP)
	OR (NOT D(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND NOT A(6))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND NOT A(2) AND NOT A(3) AND 
	NOT A(5) AND A(6)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= NOT Mtrien_Dout;


DSACK_I(0) <= NOT ((NOT nAS AND NOT DSACK_32BIT_D1));
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= DSACK_INT(1)/DSACK_INT(1)_TRST;


DSACK_I(1) <= ((nAS)
	OR (DSACK_16BIT AND DSACK_32BIT_D1 AND NOT AUTO_CONFIG_D0)
	OR (DSACK_16BIT AND DSACK_32BIT_D1 AND nDS));
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= DSACK_INT(1)/DSACK_INT(1)_TRST;

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',nAS);
DSACK_16BIT_D <= ((NOT RW AND IDE_DSACK_D0 AND IDE_WAIT AND NOT $OpTx$INV$32)
	OR (RW AND IDE_DSACK_D3 AND NOT IDE_ENABLE AND NOT $OpTx$INV$32)
	OR (DSACK_16BIT AND $OpTx$INV$32)
	OR (NOT RW AND DSACK_16BIT AND NOT IDE_WAIT)
	OR (DSACK_16BIT AND IDE_ENABLE AND NOT IDE_WAIT)
	OR (IDE_ENABLE AND IDE_DSACK_D0 AND IDE_WAIT AND 
	NOT $OpTx$INV$32));

FDCPE_DSACK_32BIT: FDCPE port map (DSACK_32BIT,DSACK_32BIT_D,clk,'0',nAS);
DSACK_32BIT_D <= ((EXP55_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22)));

FDCPE_DSACK_32BIT_D0: FDCPE port map (DSACK_32BIT_D0,DSACK_32BIT_D0_D,clk,'0',nAS);
DSACK_32BIT_D0_D <= ((IDE_DSACK_D1.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (SHUT_UP(0).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

FDCPE_DSACK_32BIT_D1: FDCPE port map (DSACK_32BIT_D1,DSACK_32BIT_D1_D,clk,'0',nAS);
DSACK_32BIT_D1_D <= ((BYTE_2_OBUF.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D0 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));

FDCPE_DSACK_32BIT_D2: FDCPE port map (DSACK_32BIT_D2,DSACK_32BIT_D2_D,clk,'0',nAS);
DSACK_32BIT_D2_D <= ((EXP52_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));


DSACK_INT(1)/DSACK_INT(1)_TRST <= ((NOT $OpTx$INV$32)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (EXP30_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));






























































































IDE_A(0) <= A(9);


IDE_A(1) <= A(10);


IDE_A(2) <= A(11);

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(5) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT nDS AND A(21) AND A(22));


IDE_CS(0) <= NOT A(12);


IDE_CS(1) <= NOT A(13);

FDCPE_IDE_DIR: FDCPE port map (IDE_DIR,IDE_DIR_D,clk,'0',nAS);
IDE_DIR_D <= ((EXP21_.EXP)
	OR (IDE_BASEADR(2) AND IDE_R_BUFR AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND IDE_R_BUFR AND A(18))
	OR (IDE_BASEADR(5) AND IDE_R_BUFR AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND IDE_R_BUFR AND A(21))
	OR (IDE_BASEADR(6) AND IDE_R_BUFR AND NOT A(22))
	OR (EXP24_.EXP)
	OR (IDE_BASEADR(1) AND IDE_R_BUFR AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND IDE_R_BUFR AND A(17))
	OR (IDE_BASEADR(3) AND IDE_R_BUFR AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND IDE_R_BUFR AND A(19))
	OR (NOT IDE_BASEADR(6) AND IDE_R_BUFR AND A(22))
	OR (NOT RW AND IDE_R_BUFR)
	OR (SHUT_UP(1) AND IDE_R_BUFR)
	OR (IDE_R_BUFR AND NOT IDE_ENABLE)
	OR (IDE_R_BUFR AND NOT $OpTx$$OpTx$FX_DC$48_INV$473));

FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0',nAS);
IDE_DSACK_D0_D <= ((EXP51_.EXP)
	OR (IDE_BASEADR(0) AND IDE_DSACK_D0 AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND IDE_DSACK_D0 AND A(16))
	OR (IDE_BASEADR(1) AND IDE_DSACK_D0 AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND IDE_DSACK_D0 AND A(17))
	OR (IDE_BASEADR(2) AND IDE_DSACK_D0 AND NOT A(18))
	OR (EXP59_.EXP)
	OR (SHUT_UP(1) AND IDE_DSACK_D0)
	OR (IDE_DSACK_D0 AND A(31))
	OR (IDE_DSACK_D0 AND A(30))
	OR (IDE_DSACK_D0 AND A(29))
	OR (IDE_DSACK_D0 AND A(26))
	OR (IDE_DSACK_D0 AND A(27))
	OR (IDE_DSACK_D0 AND A(25))
	OR (IDE_DSACK_D0 AND A(24))
	OR (IDE_DSACK_D0 AND A(28)));

FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0',nAS);
IDE_DSACK_D1_D <= ((IDE_DSACK_D1 AND $OpTx$INV$32)
	OR (IDE_DSACK_D0 AND NOT $OpTx$INV$32));

FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0',nAS);
IDE_DSACK_D2_D <= ((IDE_DSACK_D1 AND NOT $OpTx$INV$32)
	OR (IDE_DSACK_D2 AND $OpTx$INV$32));

FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0',nAS);
IDE_DSACK_D3_D <= ((IDE_DSACK_D2 AND NOT $OpTx$INV$32)
	OR (IDE_DSACK_D3 AND $OpTx$INV$32));

FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,clk,NOT reset,'0');
IDE_ENABLE_D <= ((EXP38_.EXP)
	OR (IDE_BASEADR(2) AND NOT IDE_ENABLE AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND NOT IDE_ENABLE AND A(18))
	OR (NOT IDE_BASEADR(5) AND NOT IDE_ENABLE AND A(21))
	OR (IDE_BASEADR(6) AND NOT IDE_ENABLE AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND NOT IDE_ENABLE AND A(22))
	OR (IDE_BASEADR(1) AND NOT IDE_ENABLE AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND NOT IDE_ENABLE AND A(17))
	OR (IDE_BASEADR(3) AND NOT IDE_ENABLE AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND NOT IDE_ENABLE AND A(19))
	OR (IDE_BASEADR(4) AND NOT IDE_ENABLE AND NOT A(20))
	OR (RW AND NOT IDE_ENABLE)
	OR (SHUT_UP(1) AND NOT IDE_ENABLE)
	OR (nAS AND NOT IDE_ENABLE)
	OR (NOT IDE_ENABLE AND NOT $OpTx$$OpTx$FX_DC$48_INV$473)
	OR (IDE_BASEADR(5) AND NOT IDE_ENABLE AND NOT A(21)));


IDE_R <= IDE_R_BUFR;

FDCPE_IDE_R_BUFR: FDCPE port map (IDE_R_BUFR,IDE_R_BUFR_D,clk,'0',nAS);
IDE_R_BUFR_D <= ((ROM_EN_OBUF.EXP)
	OR (IDE_BASEADR(2) AND IDE_R_BUFR AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND IDE_R_BUFR AND A(18))
	OR (IDE_BASEADR(5) AND IDE_R_BUFR AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND IDE_R_BUFR AND A(21))
	OR (IDE_BASEADR(6) AND IDE_R_BUFR AND NOT A(22))
	OR (EXP27_.EXP)
	OR (IDE_BASEADR(1) AND IDE_R_BUFR AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND IDE_R_BUFR AND A(17))
	OR (IDE_BASEADR(3) AND IDE_R_BUFR AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND IDE_R_BUFR AND A(19))
	OR (NOT IDE_BASEADR(6) AND IDE_R_BUFR AND A(22))
	OR (NOT RW AND IDE_R_BUFR)
	OR (SHUT_UP(1) AND IDE_R_BUFR)
	OR (IDE_R_BUFR AND NOT IDE_ENABLE)
	OR (IDE_R_BUFR AND NOT $OpTx$$OpTx$FX_DC$48_INV$473));

FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',nAS);
IDE_W_D <= (($OpTx$DEC_IDE_W_S$1)
	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_W));


INT2 <= NOT (((NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))));


IO4 <= A(2);


IO5 <= A(3);

FDCPE_Mtrien_Dout: FDCPE port map (Mtrien_Dout,Mtrien_Dout_D,clk,'0',NOT reset);
Mtrien_Dout_D <= ((NOT AUTO_CONFIG_DONE(0) AND RW AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT AUTO_CONFIG_DONE(1) AND RW AND NOT nAS AND NOT A(27) AND NOT A(25) AND 
	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));


OE(0) <= NOT (((RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));


OE(1) <= NOT (((RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))));


ROM_EN <= '0';

FTCPE_ROM_OE: FTCPE port map (ROM_OE,ROM_OE_T,clk,'0',nAS);
ROM_OE_T <= (RW AND NOT IDE_ENABLE AND ROM_OE AND NOT $OpTx$INV$32);


ROM_WE <= '1';

FTCPE_SHUT_UP0: FTCPE port map (SHUT_UP(0),SHUT_UP_T(0),clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_T(0) <= ((NOT SHUT_UP(0) AND D(3).PIN AND NOT A(1) AND NOT A(4) AND A(3) AND 
	NOT A(5) AND A(6))
	OR (NOT SHUT_UP(0) AND NOT A(1) AND NOT A(4) AND A(2) AND A(3) AND NOT A(5) AND 
	A(6))
	OR (SHUT_UP(0) AND NOT D(3).PIN AND NOT A(1) AND NOT A(4) AND NOT A(2) AND 
	A(3) AND NOT A(5) AND A(6)));
SHUT_UP_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND NOT nDS AND A(21) AND A(22));

FTCPE_SHUT_UP1: FTCPE port map (SHUT_UP(1),SHUT_UP_T(1),clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_T(1) <= ((SHUT_UP(1) AND NOT A(1) AND NOT A(4) AND NOT A(2) AND A(3) AND NOT A(5) AND 
	A(6))
	OR (NOT SHUT_UP(1) AND NOT A(1) AND NOT A(4) AND A(2) AND A(3) AND NOT A(5) AND 
	A(6)));
SHUT_UP_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT AUTO_CONFIG_WRITE_DONE AND NOT nAS AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
	NOT A(29) AND NOT A(26) AND NOT nDS AND A(21) AND A(22));


STERM <= '1';


WE(0) <= NOT (((NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
	NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
	NOT A(22))));


WE(1) <= NOT (((OE_1_OBUF.EXP)
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND A(21) AND A(22))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT nAS AND DSACK_32BIT_D2 AND NOT A(27) AND 
	NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND 
	NOT A(26) AND NOT A(21) AND A(22))));


nRAM_SEL <= NOT (((NOT $OpTx$INV$32)
	OR (EXP20_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 nAS                              51 VCC                           
  2 IDE_DIR                          52 A<1>                          
  3 A<25>                            53 A<0>                          
  4 SIZ<1>                           54 A<5>                          
  5 VCC                              55 A<4>                          
  6 SIZ<0>                           56 A<3>                          
  7 ROM_WE                           57 VCC                           
  8 ROM_EN                           58 KPR                           
  9 nDS                              59 A<19>                         
 10 RW                               60 A<6>                          
 11 nRAM_SEL                         61 A<11>                         
 12 DSACK<1>                         62 GND                           
 13 DSACK<0>                         63 A<10>                         
 14 BYTE<0>                          64 A<9>                          
 15 BYTE<1>                          65 KPR                           
 16 ROM_OE                           66 A<13>                         
 17 BYTE<3>                          67 A<12>                         
 18 BYTE<2>                          68 A<16>                         
 19 KPR                              69 GND                           
 20 D<3>                             70 KPR                           
 21 GND                              71 A<17>                         
 22 clk                              72 A<20>                         
 23 KPR                              73 KPR                           
 24 KPR                              74 A<18>                         
 25 D<2>                             75 GND                           
 26 VCC                              76 A<23>                         
 27 KPR                              77 A<22>                         
 28 D<0>                             78 A<21>                         
 29 D<1>                             79 A<26>                         
 30 WE<0>                            80 KPR                           
 31 GND                              81 A<24>                         
 32 OE<0>                            82 A<29>                         
 33 WE<1>                            83 TDO                           
 34 OE<1>                            84 GND                           
 35 KPR                              85 A<27>                         
 36 KPR                              86 A<28>                         
 37 KPR                              87 A<31>                         
 38 VCC                              88 VCC                           
 39 IDE_WAIT                         89 A<30>                         
 40 IO4                              90 STERM                         
 41 IO5                              91 IDE_CS<0>                     
 42 INT2                             92 IDE_CS<1>                     
 43 KPR                              93 IDE_A<0>                      
 44 GND                              94 IDE_A<2>                      
 45 TDI                              95 IDE_A<1>                      
 46 KPR                              96 IDE_R                         
 47 TMS                              97 IDE_W                         
 48 TCK                              98 VCC                           
 49 CIIN                             99 reset                         
 50 A<2>                            100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
