#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar  3 11:33:05 2017
# Process ID: 2883
# Current directory: /home/nikolas/vivado_proj/test/test.runs/impl_1
# Command line: vivado -log GrayCounter_System.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GrayCounter_System.tcl -notrace
# Log file: /home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System.vdi
# Journal file: /home/nikolas/vivado_proj/test/test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source GrayCounter_System.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab1/step7/lab1_constraints.xdc]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab1/step7/lab1_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1285.059 ; gain = 287.070 ; free physical = 4885 ; free virtual = 10278
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1342.074 ; gain = 57.016 ; free physical = 4858 ; free virtual = 10251
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: f8085fa6

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa0b4aca

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 1aa0b4aca

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 118 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1cef520d8

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1cef520d8

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893
Ending Logic Optimization Task | Checksum: 1cef520d8

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cef520d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1768.566 ; gain = 0.000 ; free physical = 4485 ; free virtual = 9893
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.566 ; gain = 483.508 ; free physical = 4485 ; free virtual = 9893
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1792.578 ; gain = 0.000 ; free physical = 4483 ; free virtual = 9893
INFO: [Common 17-1381] The checkpoint '/home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.582 ; gain = 0.000 ; free physical = 4472 ; free virtual = 9884
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.582 ; gain = 0.000 ; free physical = 4472 ; free virtual = 9885

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ab8222f2

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1822.582 ; gain = 22.000 ; free physical = 4464 ; free virtual = 9881

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1c8a136b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1825.594 ; gain = 25.012 ; free physical = 4457 ; free virtual = 9877

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c8a136b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1825.594 ; gain = 25.012 ; free physical = 4457 ; free virtual = 9877
Phase 1 Placer Initialization | Checksum: 1c8a136b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1825.594 ; gain = 25.012 ; free physical = 4456 ; free virtual = 9876

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 29693b8ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4448 ; free virtual = 9870

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29693b8ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4448 ; free virtual = 9870

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2281b2049

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4448 ; free virtual = 9870

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bbfdb6c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4448 ; free virtual = 9870

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bbfdb6c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4448 ; free virtual = 9870

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 249382a3e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4448 ; free virtual = 9870

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20c36fc98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19a84bb21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4444 ; free virtual = 9866

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19a84bb21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4444 ; free virtual = 9866
Phase 3 Detail Placement | Checksum: 19a84bb21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4444 ; free virtual = 9866

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.152. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ac42759a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867
Phase 4.1 Post Commit Optimization | Checksum: ac42759a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ac42759a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ac42759a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 112364ed3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 112364ed3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867
Ending Placer Task | Checksum: cd563352

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.605 ; gain = 49.023 ; free physical = 4443 ; free virtual = 9867
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1849.605 ; gain = 0.000 ; free physical = 4441 ; free virtual = 9866
INFO: [Common 17-1381] The checkpoint '/home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1849.605 ; gain = 0.000 ; free physical = 4437 ; free virtual = 9861
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1849.605 ; gain = 0.000 ; free physical = 4437 ; free virtual = 9861
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1849.605 ; gain = 0.000 ; free physical = 4436 ; free virtual = 9860
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4aff5545 ConstDB: 0 ShapeSum: 8256de0d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 70d885a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1931.270 ; gain = 81.664 ; free physical = 4318 ; free virtual = 9744

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 70d885a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1931.270 ; gain = 81.664 ; free physical = 4317 ; free virtual = 9744

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 70d885a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1931.270 ; gain = 81.664 ; free physical = 4305 ; free virtual = 9733

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 70d885a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1931.270 ; gain = 81.664 ; free physical = 4305 ; free virtual = 9733
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b29dd8d9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.085  | TNS=0.000  | WHS=-0.098 | THS=-1.606 |

Phase 2 Router Initialization | Checksum: 1f3017b56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 154e7f752

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 249745a13

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.028  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 170193d3d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 81f08e50

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.028  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16d30ad8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
Phase 4 Rip-up And Reroute | Checksum: 16d30ad8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16d30ad8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16d30ad8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
Phase 5 Delay and Skew Optimization | Checksum: 16d30ad8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12dd7bfe6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.143  | TNS=0.000  | WHS=0.162  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a7d8ef7c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
Phase 6 Post Hold Fix | Checksum: a7d8ef7c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0671534 %
  Global Horizontal Routing Utilization  = 0.0502028 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 172a1fdfa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 172a1fdfa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f2923783

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.143  | TNS=0.000  | WHS=0.162  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f2923783

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4294 ; free virtual = 9722

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1935.270 ; gain = 85.664 ; free physical = 4292 ; free virtual = 9720
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1935.270 ; gain = 0.000 ; free physical = 4290 ; free virtual = 9720
INFO: [Common 17-1381] The checkpoint '/home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nikolas/vivado_proj/test/test.runs/impl_1/GrayCounter_System_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file GrayCounter_System_power_routed.rpt -pb GrayCounter_System_power_summary_routed.pb -rpx GrayCounter_System_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile GrayCounter_System.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GrayCounter_System.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:01:19 . Memory (MB): peak = 2274.965 ; gain = 281.648 ; free physical = 3934 ; free virtual = 9376
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file GrayCounter_System.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Mar  3 11:36:31 2017...
