{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517360119786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517360119794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 16:55:19 2018 " "Processing started: Tue Jan 30 16:55:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517360119794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360119794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360119794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517360121278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517360121278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ledtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LEDtest " "Found entity 1: LEDtest" {  } { { "LEDtest.bdf" "" { Schematic "D:/School/Physics_127BL/FPGA/Labs/Virgin/Lab_2_1/LEDtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517360141128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360141128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segment " "Found entity 1: 7segment" {  } { { "7segment.tdf" "" { Text "D:/School/Physics_127BL/FPGA/Labs/Virgin/Lab_2_1/7segment.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517360141137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360141137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDtest " "Elaborating entity \"LEDtest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517360141229 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "HEX1\[7..0\] " "Bus name allowed only on bus line -- pin \"HEX1\[7..0\]\"" {  } { { "LEDtest.bdf" "" { Schematic "D:/School/Physics_127BL/FPGA/Labs/Virgin/Lab_2_1/LEDtest.bdf" { { 568 672 848 584 "HEX1\[7..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517360141232 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "HEX0\[7..0\] " "Bus name allowed only on bus line -- pin \"HEX0\[7..0\]\"" {  } { { "LEDtest.bdf" "" { Schematic "D:/School/Physics_127BL/FPGA/Labs/Virgin/Lab_2_1/LEDtest.bdf" { { 440 672 848 456 "HEX0\[7..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517360141232 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "leds\[7..0\] 7segment inst " "Incorrect connector style at port \"leds\[7..0\]\" for symbol \"inst\" of type 7segment" {  } { { "LEDtest.bdf" "" { Schematic "D:/School/Physics_127BL/FPGA/Labs/Virgin/Lab_2_1/LEDtest.bdf" { { 448 640 672 448 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360141233 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "leds\[7..0\] 7segment inst1 " "Incorrect connector style at port \"leds\[7..0\]\" for symbol \"inst1\" of type 7segment" {  } { { "LEDtest.bdf" "" { Schematic "D:/School/Physics_127BL/FPGA/Labs/Virgin/Lab_2_1/LEDtest.bdf" { { 576 640 672 576 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360141233 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517360141233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517360141405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 30 16:55:41 2018 " "Processing ended: Tue Jan 30 16:55:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517360141405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517360141405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517360141405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360141405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517360142108 ""}
