Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/ise_projs/T4/T4_proj4/t4proj4/Top_System_Root_tb_isim_beh.exe -prj /home/ise/ise_projs/T4/T4_proj4/t4proj4/Top_System_Root_tb_beh.prj work.Top_System_Root_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/mult_div.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/MIPS_S_Prt.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/memory.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/Periferico_Copy.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/MIPS_S_withBRAMs.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/Top_System_Root.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj4/t4proj4/Top_System_Root_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 167280 KB
Fuse CPU Usage: 4970 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package p_mips_s
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ramb16_s36_v of entity RAMB16_S36 [\RAMB16_S36("0000000000000000000...]
Compiling architecture program_memory of entity program_memory [program_memory_default]
Compiling package std_logic_signed
Compiling architecture reg32bits of entity reg32bits [\reg32bits(('0','0','0','0','0',...]
Compiling architecture reg32bits of entity reg32bits [reg32bits_default]
Compiling architecture control_unit of entity control_unit [control_unit_default]
Compiling architecture reg32bits of entity reg32bits [\reg32bits(('0','0','0','1','0',...]
Compiling architecture reg_bank of entity reg_bank [reg_bank_default]
Compiling architecture alu of entity alu [alu_default]
Compiling architecture divider of entity divider [divider_default]
Compiling architecture multiplier of entity multiplier [multiplier_default]
Compiling architecture datapath of entity datapath [datapath_default]
Compiling architecture mips_s of entity MIPS_S [mips_s_default]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture data_mem_mod0 of entity data_mem_mod0 [data_mem_mod0_default]
Compiling architecture mips_s_withbrams of entity MIPS_S_withBRAMs [\MIPS_S_withBRAMs(('0','0','0','...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture ramb16_s9_v of entity RAMB16_S9 [\RAMB16_S9("000000000000","00000...]
Compiling architecture data_mem_mod1 of entity data_mem_mod1 [data_mem_mod1_default]
Compiling architecture rtl of entity Periferico_Copy [periferico_copy_default]
Compiling architecture structural of entity Top_System_Root [top_system_root_default]
Compiling architecture verification of entity top_system_root_tb
Time Resolution for simulation is 1ps.
Compiled 62 VHDL Units
Built simulation executable /home/ise/ise_projs/T4/T4_proj4/t4proj4/Top_System_Root_tb_isim_beh.exe
Fuse Memory Usage: 202712 KB
Fuse CPU Usage: 6280 ms
GCC CPU Usage: 2860 ms
