{
  "design": {
    "design_info": {
      "boundary_crc": "0xA79B725B8B1FF95B",
      "design_src": "G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/urllc-demo-vivado.srcs/sources_1/bd/urllc_core/urllc_core.bd",
      "device": "xc7z020clg400-2",
      "name": "urllc_core_inst_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "data_area": {
        "reciever": {
          "axi_dma_1": "",
          "xlconcat_1": "",
          "xlconstant_1": "",
          "xlslice_1": "",
          "rst_ps7_0_200M": "",
          "xlconstant_0": "",
          "xlconcat_irq": "",
          "mux_0": "",
          "mux_1": "",
          "mux_3": "",
          "ad2dma_rtl_0": "",
          "mux_2": "",
          "DDCWrapper_0": "",
          "FrameTriggerWrapper_0": ""
        },
        "mux": {
          "div_n_0": "",
          "mux_rtl": ""
        },
        "ad_buf_0": "",
        "sender": {
          "axi_dma_0": "",
          "xlconcat_0": "",
          "xlconstant_0": "",
          "xlslice_data": "",
          "rst_ps7_0_120M": "",
          "xlconcat_1": "",
          "ad2dma_rtl_0": "",
          "xlslice_frame_avaliable": "",
          "DUCWrapper_0": ""
        },
        "mux_0": "",
        "xlconcat_irq": "",
        "mux_disable_sel2": "",
        "xlconstant_0": ""
      },
      "debug_ports": {
        "xlslice_3_use_sender_iq": "",
        "xlslice_1_use_sender_serial": "",
        "xlslice_0_fun_out": "",
        "xlslice_2_disable_sync": "",
        "axi_gpio_0": "",
        "xlconcat_0": "",
        "xlslice_4_psclk": "",
        "xlslice_5_psen": "",
        "xlslice_6_psincdec": "",
        "xlslice_7_frame_trigger_clear": "",
        "axi_gpio_1": "",
        "xlslice_8_use_input_serial": "",
        "xlconcat_1": "",
        "xlconstant_0": ""
      },
      "ila_0": "",
      "multi_clock": {
        "proc_clock_reset": "",
        "clk_wiz_static": "",
        "proc_data_reset_8M": "",
        "smartconnect_outer": "",
        "clk_wiz_dynamic": "",
        "xlconcat_0": "",
        "clk_wiz_100M": ""
      },
      "processing_system7_0": "",
      "smartconnect_outer": "",
      "xlconcat_irq_all": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "ad_sel1": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "strong"
          }
        }
      },
      "ad_sel1_ready": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "strong"
          }
        }
      },
      "ad_sel2": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "strong"
          }
        }
      },
      "ad_sel2_ready": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "strong"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "strong"
          }
        }
      },
      "clk_200M_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "60000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_8M_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "8000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_da_120M": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "120000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_pl_50M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_reciever_clk_pl_50M",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "strong"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          }
        }
      },
      "da": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "sender_frame_avaliable": {
        "type": "intr",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "reciever_frame_start": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "sender_serial_out": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "reciever_serial_in": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "strong"
          }
        }
      }
    },
    "components": {
      "data_area": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S00_AXI_araddr",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S00_AXI_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S00_AXI_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S00_AXI_awaddr",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S00_AXI_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S00_AXI_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S00_AXI_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S00_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S00_AXI_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S00_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S00_AXI_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S00_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S00_AXI_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S00_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S00_AXI_wready",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "S00_AXI_wvalid",
                "direction": "I"
              }
            }
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S00_AXI1_araddr",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S00_AXI1_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S00_AXI1_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S00_AXI1_awaddr",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S00_AXI1_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S00_AXI1_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S00_AXI1_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S00_AXI1_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S00_AXI1_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S00_AXI1_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S00_AXI1_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S00_AXI1_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S00_AXI1_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S00_AXI1_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S00_AXI1_wready",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "S00_AXI1_wvalid",
                "direction": "I"
              }
            }
          },
          "M_AXI_MM2S_reciever": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "M_AXI_MM2S_reciever_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_MM2S_reciever_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_MM2S_reciever_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_MM2S_reciever_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_MM2S_reciever_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "M_AXI_MM2S_reciever_arready",
                "direction": "I"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_MM2S_reciever_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_MM2S_reciever_arvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "M_AXI_MM2S_reciever_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_MM2S_reciever_rlast",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_MM2S_reciever_rready",
                "direction": "O"
              },
              "RRESP": {
                "physical_name": "M_AXI_MM2S_reciever_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_MM2S_reciever_rvalid",
                "direction": "I"
              }
            }
          },
          "M_AXI_S2MM_reciever": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_S2MM_reciever_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_S2MM_reciever_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_S2MM_reciever_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_S2MM_reciever_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_S2MM_reciever_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "M_AXI_S2MM_reciever_awready",
                "direction": "I"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_S2MM_reciever_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_S2MM_reciever_awvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "M_AXI_S2MM_reciever_bready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "M_AXI_S2MM_reciever_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_S2MM_reciever_bvalid",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_S2MM_reciever_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_S2MM_reciever_wlast",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_S2MM_reciever_wready",
                "direction": "I"
              },
              "WSTRB": {
                "physical_name": "M_AXI_S2MM_reciever_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_S2MM_reciever_wvalid",
                "direction": "O"
              }
            }
          },
          "M_AXI_MM2S_sender": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "M_AXI_MM2S_sender_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_MM2S_sender_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_MM2S_sender_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_MM2S_sender_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_MM2S_sender_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "M_AXI_MM2S_sender_arready",
                "direction": "I"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_MM2S_sender_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_MM2S_sender_arvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "M_AXI_MM2S_sender_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_MM2S_sender_rlast",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_MM2S_sender_rready",
                "direction": "O"
              },
              "RRESP": {
                "physical_name": "M_AXI_MM2S_sender_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_MM2S_sender_rvalid",
                "direction": "I"
              }
            }
          },
          "M_AXI_S2MM1_sender": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_S2MM1_sender_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_S2MM1_sender_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_S2MM1_sender_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_S2MM1_sender_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_S2MM1_sender_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "M_AXI_S2MM1_sender_awready",
                "direction": "I"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_S2MM1_sender_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_S2MM1_sender_awvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "M_AXI_S2MM1_sender_bready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "M_AXI_S2MM1_sender_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_S2MM1_sender_bvalid",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_S2MM1_sender_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_S2MM1_sender_wlast",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_S2MM1_sender_wready",
                "direction": "I"
              },
              "WSTRB": {
                "physical_name": "M_AXI_S2MM1_sender_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_S2MM1_sender_wvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "da": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ad_sel1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ad_sel2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_serial_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "ad_sel1_ready": {
            "direction": "I"
          },
          "ad_sel2_ready": {
            "direction": "I"
          },
          "data_out_router": {
            "direction": "I"
          },
          "debug_disable_sync": {
            "direction": "I"
          },
          "debug_use_sender_serial": {
            "direction": "I"
          },
          "debug_use_sender_iq": {
            "direction": "I"
          },
          "clk_120M": {
            "direction": "I"
          },
          "clk_200M": {
            "type": "clk",
            "direction": "I"
          },
          "clk_8M": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "io_out_trigger": {
            "direction": "O"
          },
          "trigger_clear_input": {
            "direction": "I"
          },
          "sender_frame_avaliable": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "reciever_serial_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "debug_use_input_serial": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "reciever": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "ARADDR": {
                    "physical_name": "S00_AXI_araddr",
                    "direction": "I",
                    "left": "9",
                    "right": "0"
                  },
                  "ARREADY": {
                    "physical_name": "S00_AXI_arready",
                    "direction": "O"
                  },
                  "ARVALID": {
                    "physical_name": "S00_AXI_arvalid",
                    "direction": "I"
                  },
                  "AWADDR": {
                    "physical_name": "S00_AXI_awaddr",
                    "direction": "I",
                    "left": "9",
                    "right": "0"
                  },
                  "AWREADY": {
                    "physical_name": "S00_AXI_awready",
                    "direction": "O"
                  },
                  "AWVALID": {
                    "physical_name": "S00_AXI_awvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "S00_AXI_bready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "S00_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S00_AXI_bvalid",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S00_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RREADY": {
                    "physical_name": "S00_AXI_rready",
                    "direction": "I"
                  },
                  "RRESP": {
                    "physical_name": "S00_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S00_AXI_rvalid",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S00_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WREADY": {
                    "physical_name": "S00_AXI_wready",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "S00_AXI_wvalid",
                    "direction": "I"
                  }
                }
              },
              "M_AXI_MM2S": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "ARADDR": {
                    "physical_name": "M_AXI_MM2S_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_MM2S_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_MM2S_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_MM2S_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_MM2S_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_MM2S_arready",
                    "direction": "I"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_MM2S_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_MM2S_arvalid",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_MM2S_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_MM2S_rlast",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_MM2S_rready",
                    "direction": "O"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_MM2S_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_MM2S_rvalid",
                    "direction": "I"
                  }
                }
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_S2MM_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_S2MM_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_S2MM_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_S2MM_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_S2MM_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_S2MM_awready",
                    "direction": "I"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_S2MM_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_S2MM_awvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_S2MM_bready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_S2MM_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_S2MM_bvalid",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_S2MM_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_S2MM_wlast",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_S2MM_wready",
                    "direction": "I"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_S2MM_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_S2MM_wvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "ext_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "ad_iq": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "da": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "data_in_serial": {
                "direction": "I"
              },
              "clk_8M": {
                "direction": "I"
              },
              "irq": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "resetn_200M": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "debug_use_sender_serial": {
                "direction": "I"
              },
              "debug_disable_sync": {
                "direction": "I"
              },
              "debug_use_sender_iq": {
                "direction": "I"
              },
              "axi_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "sender_da_iq": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "io_out_trigger": {
                "direction": "O"
              },
              "frame_trigger_io_in_clear": {
                "direction": "I"
              },
              "reciever_serial_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "debug_use_input_serial_inner": {
                "direction": "I"
              }
            },
            "components": {
              "axi_dma_1": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "urllc_core_inst_2_axi_dma_1_0",
                "xci_path": "ip\\urllc_core_inst_2_axi_dma_1_0\\urllc_core_inst_2_axi_dma_1_0.xci",
                "inst_hier_path": "data_area/reciever/axi_dma_1",
                "parameters": {
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_micro_dma": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data_MM2S",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "1"
                      }
                    }
                  },
                  "M_AXI_S2MM": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "2"
                      }
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_MM2S": {
                      "range": "4G",
                      "width": "32"
                    },
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "xlconcat_1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "urllc_core_inst_2_xlconcat_1_0",
                "xci_path": "ip\\urllc_core_inst_2_xlconcat_1_0\\urllc_core_inst_2_xlconcat_1_0.xci",
                "inst_hier_path": "data_area/reciever/xlconcat_1",
                "parameters": {
                  "dout_width": {
                    "value": "32"
                  }
                }
              },
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "urllc_core_inst_2_xlconstant_1_0",
                "xci_path": "ip\\urllc_core_inst_2_xlconstant_1_0\\urllc_core_inst_2_xlconstant_1_0.xci",
                "inst_hier_path": "data_area/reciever/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "31"
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_core_inst_2_xlslice_1_0",
                "xci_path": "ip\\urllc_core_inst_2_xlslice_1_0\\urllc_core_inst_2_xlslice_1_0.xci",
                "inst_hier_path": "data_area/reciever/xlslice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "rst_ps7_0_200M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "urllc_core_inst_2_rst_ps7_0_200M_0",
                "xci_path": "ip\\urllc_core_inst_2_rst_ps7_0_200M_0\\urllc_core_inst_2_rst_ps7_0_200M_0.xci",
                "inst_hier_path": "data_area/reciever/rst_ps7_0_200M"
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "urllc_core_inst_2_xlconstant_0_0",
                "xci_path": "ip\\urllc_core_inst_2_xlconstant_0_0\\urllc_core_inst_2_xlconstant_0_0.xci",
                "inst_hier_path": "data_area/reciever/xlconstant_0"
              },
              "xlconcat_irq": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "urllc_core_inst_2_xlconcat_irq_0",
                "xci_path": "ip\\urllc_core_inst_2_xlconcat_irq_0\\urllc_core_inst_2_xlconcat_irq_0.xci",
                "inst_hier_path": "data_area/reciever/xlconcat_irq",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "3"
                  }
                }
              },
              "mux_0": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_core_inst_2_mux_0_0",
                "xci_path": "ip\\urllc_core_inst_2_mux_0_0\\urllc_core_inst_2_mux_0_0.xci",
                "inst_hier_path": "data_area/reciever/mux_0",
                "parameters": {
                  "N": {
                    "value": "8"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              },
              "mux_1": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_core_inst_2_mux_1_0",
                "xci_path": "ip\\urllc_core_inst_2_mux_1_0\\urllc_core_inst_2_mux_1_0.xci",
                "inst_hier_path": "data_area/reciever/mux_1",
                "parameters": {
                  "N": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              },
              "mux_3": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_core_inst_2_mux_3_0",
                "xci_path": "ip\\urllc_core_inst_2_mux_3_0\\urllc_core_inst_2_mux_3_0.xci",
                "inst_hier_path": "data_area/reciever/mux_3",
                "parameters": {
                  "N": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              },
              "ad2dma_rtl_0": {
                "vlnv": "xilinx.com:module_ref:ad2dma_rtl:1.0",
                "xci_name": "urllc_core_inst_2_ad2dma_rtl_0_0",
                "xci_path": "ip\\urllc_core_inst_2_ad2dma_rtl_0_0\\urllc_core_inst_2_ad2dma_rtl_0_0.xci",
                "inst_hier_path": "data_area/reciever/ad2dma_rtl_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ad2dma_rtl",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "in_axis": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "8000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "in_axis_tdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "in_axis_tkeep",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "in_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "in_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "in_axis_tready",
                        "direction": "O"
                      }
                    }
                  },
                  "out_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "8000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "out_axis_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "out_axis_tkeep",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "out_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "out_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "out_axis_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "in_axis:out_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "8000000",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "ad": {
                    "direction": "I",
                    "left": "31",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "32",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "da": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "mux_2": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_core_inst_2_mux_2_0",
                "xci_path": "ip\\urllc_core_inst_2_mux_2_0\\urllc_core_inst_2_mux_2_0.xci",
                "inst_hier_path": "data_area/reciever/mux_2",
                "parameters": {
                  "N": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              },
              "DDCWrapper_0": {
                "vlnv": "xilinx.com:module_ref:DDCWrapper:1.0",
                "xci_name": "urllc_core_inst_2_DDCWrapper_0_0",
                "xci_path": "ip\\urllc_core_inst_2_DDCWrapper_0_0\\urllc_core_inst_2_DDCWrapper_0_0.xci",
                "inst_hier_path": "data_area/reciever/DDCWrapper_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "DDCWrapper",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "io_in_data": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "io_in_sync": {
                    "direction": "I"
                  },
                  "io_out_data": {
                    "direction": "O"
                  },
                  "io_out_update": {
                    "direction": "O"
                  },
                  "io_out_readData": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "io_out_ave": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "io_clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "io_resetN",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "60000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_dynamic_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "io_resetN": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "FrameTriggerWrapper_0": {
                "vlnv": "xilinx.com:module_ref:FrameTriggerWrapper:1.0",
                "xci_name": "urllc_core_inst_2_FrameTriggerWrapper_0_0",
                "xci_path": "ip\\urllc_core_inst_2_FrameTriggerWrapper_0_0\\urllc_core_inst_2_FrameTriggerWrapper_0_0.xci",
                "inst_hier_path": "data_area/reciever/FrameTriggerWrapper_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "FrameTriggerWrapper",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "io_in_data": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "io_in_clear": {
                    "direction": "I"
                  },
                  "io_out_trigger": {
                    "direction": "O",
                    "parameters": {
                      "PortWidth": {
                        "value": "1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "io_clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "io_resetN",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "60000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_dynamic_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "io_resetN": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXI_MM2S",
                  "axi_dma_1/M_AXI_MM2S"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_dma_1/M_AXI_S2MM"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "axi_dma_1/S_AXI_LITE"
                ]
              },
              "ad2dma_rtl_0_out_axis": {
                "interface_ports": [
                  "ad2dma_rtl_0/out_axis",
                  "axi_dma_1/S_AXIS_S2MM"
                ]
              },
              "axi_dma_1_M_AXIS_MM2S": {
                "interface_ports": [
                  "ad2dma_rtl_0/in_axis",
                  "axi_dma_1/M_AXIS_MM2S"
                ]
              }
            },
            "nets": {
              "DDCWrapper_0_io_out_data": {
                "ports": [
                  "DDCWrapper_0/io_out_data",
                  "mux_1/sel1"
                ]
              },
              "FrameTriggerWrapper_0_io_out_trigger": {
                "ports": [
                  "FrameTriggerWrapper_0/io_out_trigger",
                  "xlconcat_irq/In2",
                  "io_out_trigger",
                  "mux_3/sel1"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "axi_resetn",
                  "axi_dma_1/axi_resetn",
                  "ad2dma_rtl_0/resetn"
                ]
              },
              "Net": {
                "ports": [
                  "rst_ps7_0_200M/peripheral_aresetn",
                  "resetn_200M",
                  "DDCWrapper_0/io_resetN",
                  "FrameTriggerWrapper_0/io_resetN"
                ]
              },
              "ad2dma_rtl_0_da": {
                "ports": [
                  "ad2dma_rtl_0/da",
                  "xlslice_1/Din"
                ]
              },
              "ad_iq_1": {
                "ports": [
                  "ad_iq",
                  "mux_0/sel1"
                ]
              },
              "axi_dma_1_mm2s_introut": {
                "ports": [
                  "axi_dma_1/mm2s_introut",
                  "xlconcat_irq/In0"
                ]
              },
              "axi_dma_1_s2mm_introut": {
                "ports": [
                  "axi_dma_1/s2mm_introut",
                  "xlconcat_irq/In1"
                ]
              },
              "clk_200M_1": {
                "ports": [
                  "clk_200M",
                  "rst_ps7_0_200M/slowest_sync_clk",
                  "DDCWrapper_0/io_clock",
                  "FrameTriggerWrapper_0/io_clock"
                ]
              },
              "clk_4M_1": {
                "ports": [
                  "clk_8M",
                  "axi_dma_1/s_axi_lite_aclk",
                  "axi_dma_1/m_axi_mm2s_aclk",
                  "axi_dma_1/m_axi_s2mm_aclk",
                  "ad2dma_rtl_0/clk"
                ]
              },
              "data_in_serial_1": {
                "ports": [
                  "data_in_serial",
                  "mux_2/sel2"
                ]
              },
              "debug_disable_sync_1": {
                "ports": [
                  "debug_disable_sync",
                  "mux_3/router"
                ]
              },
              "debug_use_sender_iq_1": {
                "ports": [
                  "debug_use_sender_iq",
                  "mux_0/router"
                ]
              },
              "debug_use_sender_serial_1": {
                "ports": [
                  "debug_use_sender_serial",
                  "mux_1/router"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "ext_reset_in",
                  "rst_ps7_0_200M/ext_reset_in"
                ]
              },
              "io_in_clear_1": {
                "ports": [
                  "frame_trigger_io_in_clear",
                  "FrameTriggerWrapper_0/io_in_clear"
                ]
              },
              "mux_0_data_out": {
                "ports": [
                  "mux_0/data_out",
                  "DDCWrapper_0/io_in_data",
                  "FrameTriggerWrapper_0/io_in_data"
                ]
              },
              "mux_1_data_out": {
                "ports": [
                  "mux_1/data_out",
                  "xlconcat_1/In0"
                ]
              },
              "mux_2_data_out": {
                "ports": [
                  "mux_2/data_out",
                  "mux_1/sel2"
                ]
              },
              "mux_3_data_out": {
                "ports": [
                  "mux_3/data_out",
                  "DDCWrapper_0/io_in_sync"
                ]
              },
              "reciever_serial_in_1": {
                "ports": [
                  "reciever_serial_in",
                  "mux_2/sel1"
                ]
              },
              "router_1": {
                "ports": [
                  "debug_use_input_serial_inner",
                  "mux_2/router"
                ]
              },
              "sel2_1": {
                "ports": [
                  "sender_da_iq",
                  "mux_0/sel2"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_irq/dout",
                  "irq"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "xlconcat_1/dout",
                  "ad2dma_rtl_0/ad"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "mux_3/sel2"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "xlconcat_1/In1"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "da"
                ]
              }
            }
          },
          "mux": {
            "ports": {
              "clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "mux_data_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ad_sel1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ad_sel2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "div_n_0": {
                "vlnv": "xilinx.com:module_ref:div_n:1.0",
                "xci_name": "urllc_core_inst_2_div_n_0_0",
                "xci_path": "ip\\urllc_core_inst_2_div_n_0_0\\urllc_core_inst_2_div_n_0_0.xci",
                "inst_hier_path": "data_area/mux/div_n_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "div_n",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "60000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_dynamic_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "clk_div2": {
                    "direction": "O"
                  },
                  "clk_div4": {
                    "direction": "O"
                  },
                  "clk_div8": {
                    "direction": "O"
                  }
                }
              },
              "mux_rtl": {
                "vlnv": "xilinx.com:module_ref:mux:1.0",
                "xci_name": "urllc_core_inst_2_mux_rtl_0",
                "xci_path": "ip\\urllc_core_inst_2_mux_rtl_0\\urllc_core_inst_2_mux_rtl_0.xci",
                "inst_hier_path": "data_area/mux/mux_rtl",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mux",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "sel1": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "sel2": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "router": {
                    "direction": "I"
                  }
                }
              }
            },
            "nets": {
              "ad_sel1_1": {
                "ports": [
                  "ad_sel1",
                  "mux_rtl/sel1"
                ]
              },
              "ad_sel2_1": {
                "ports": [
                  "ad_sel2",
                  "mux_rtl/sel2"
                ]
              },
              "clk_1": {
                "ports": [
                  "clk_200M",
                  "div_n_0/clk"
                ]
              },
              "div_n_0_clk_div2": {
                "ports": [
                  "div_n_0/clk_div2",
                  "mux_rtl/router"
                ]
              },
              "mux_0_out": {
                "ports": [
                  "mux_rtl/data_out",
                  "mux_data_out"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "div_n_0/resetn"
                ]
              }
            }
          },
          "ad_buf_0": {
            "vlnv": "xilinx.com:module_ref:ad_buf:1.0",
            "xci_name": "urllc_core_inst_2_ad_buf_0_0",
            "xci_path": "ip\\urllc_core_inst_2_ad_buf_0_0\\urllc_core_inst_2_ad_buf_0_0.xci",
            "inst_hier_path": "data_area/ad_buf_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ad_buf",
              "boundary_crc": "0x0"
            },
            "ports": {
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ad_sel1": {
                "direction": "I",
                "left": "7",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "ad_sel2": {
                "direction": "I",
                "left": "7",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "ad_sel1_ready": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "ad_sel2_ready": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "sel1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "sel2": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "sender": {
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "ARADDR": {
                    "physical_name": "S00_AXI_araddr",
                    "direction": "I",
                    "left": "9",
                    "right": "0"
                  },
                  "ARREADY": {
                    "physical_name": "S00_AXI_arready",
                    "direction": "O"
                  },
                  "ARVALID": {
                    "physical_name": "S00_AXI_arvalid",
                    "direction": "I"
                  },
                  "AWADDR": {
                    "physical_name": "S00_AXI_awaddr",
                    "direction": "I",
                    "left": "9",
                    "right": "0"
                  },
                  "AWREADY": {
                    "physical_name": "S00_AXI_awready",
                    "direction": "O"
                  },
                  "AWVALID": {
                    "physical_name": "S00_AXI_awvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "S00_AXI_bready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "S00_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S00_AXI_bvalid",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S00_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RREADY": {
                    "physical_name": "S00_AXI_rready",
                    "direction": "I"
                  },
                  "RRESP": {
                    "physical_name": "S00_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S00_AXI_rvalid",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S00_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WREADY": {
                    "physical_name": "S00_AXI_wready",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "S00_AXI_wvalid",
                    "direction": "I"
                  }
                }
              },
              "M_AXI_MM2S": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "ARADDR": {
                    "physical_name": "M_AXI_MM2S_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_MM2S_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_MM2S_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_MM2S_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_MM2S_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_MM2S_arready",
                    "direction": "I"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_MM2S_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_MM2S_arvalid",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_MM2S_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_MM2S_rlast",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_MM2S_rready",
                    "direction": "O"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_MM2S_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_MM2S_rvalid",
                    "direction": "I"
                  }
                }
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_S2MM_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_S2MM_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_S2MM_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_S2MM_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_S2MM_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_S2MM_awready",
                    "direction": "I"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_S2MM_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_S2MM_awvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_S2MM_bready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_S2MM_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_S2MM_bvalid",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_S2MM_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_S2MM_wlast",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_S2MM_wready",
                    "direction": "I"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_S2MM_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_S2MM_wvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk_8M": {
                "type": "clk",
                "direction": "I"
              },
              "ext_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "ad": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "clk_120M": {
                "direction": "I"
              },
              "da_iq": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "data_serial_out": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "irq": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "resetn_8M": {
                "type": "rst",
                "direction": "I"
              },
              "sender_frame_avaliable": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "axi_dma_0": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "urllc_core_inst_2_axi_dma_0_0",
                "xci_path": "ip\\urllc_core_inst_2_axi_dma_0_0\\urllc_core_inst_2_axi_dma_0_0.xci",
                "inst_hier_path": "data_area/sender/axi_dma_0",
                "parameters": {
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_micro_dma": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "M_AXI_MM2S": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data_MM2S",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "3"
                      }
                    }
                  },
                  "M_AXI_S2MM": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data_S2MM",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    },
                    "parameters": {
                      "master_id": {
                        "value": "4"
                      }
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data_MM2S": {
                      "range": "4G",
                      "width": "32"
                    },
                    "Data_S2MM": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "urllc_core_inst_2_xlconcat_0_0",
                "xci_path": "ip\\urllc_core_inst_2_xlconcat_0_0\\urllc_core_inst_2_xlconcat_0_0.xci",
                "inst_hier_path": "data_area/sender/xlconcat_0",
                "parameters": {
                  "dout_width": {
                    "value": "32"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "urllc_core_inst_2_xlconstant_0_1",
                "xci_path": "ip\\urllc_core_inst_2_xlconstant_0_1\\urllc_core_inst_2_xlconstant_0_1.xci",
                "inst_hier_path": "data_area/sender/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "24"
                  }
                }
              },
              "xlslice_data": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_core_inst_2_xlslice_data_0",
                "xci_path": "ip\\urllc_core_inst_2_xlslice_data_0\\urllc_core_inst_2_xlslice_data_0.xci",
                "inst_hier_path": "data_area/sender/xlslice_data",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "rst_ps7_0_120M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "urllc_core_inst_2_rst_ps7_0_120M_0",
                "xci_path": "ip\\urllc_core_inst_2_rst_ps7_0_120M_0\\urllc_core_inst_2_rst_ps7_0_120M_0.xci",
                "inst_hier_path": "data_area/sender/rst_ps7_0_120M"
              },
              "xlconcat_1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "urllc_core_inst_2_xlconcat_1_1",
                "xci_path": "ip\\urllc_core_inst_2_xlconcat_1_1\\urllc_core_inst_2_xlconcat_1_1.xci",
                "inst_hier_path": "data_area/sender/xlconcat_1"
              },
              "ad2dma_rtl_0": {
                "vlnv": "xilinx.com:module_ref:ad2dma_rtl:1.0",
                "xci_name": "urllc_core_inst_2_ad2dma_rtl_0_1",
                "xci_path": "ip\\urllc_core_inst_2_ad2dma_rtl_0_1\\urllc_core_inst_2_ad2dma_rtl_0_1.xci",
                "inst_hier_path": "data_area/sender/ad2dma_rtl_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "ad2dma_rtl",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "in_axis": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "8000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "in_axis_tdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "in_axis_tkeep",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "in_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "in_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "in_axis_tready",
                        "direction": "O"
                      }
                    }
                  },
                  "out_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "8000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "out_axis_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "out_axis_tkeep",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "out_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "out_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "out_axis_tready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "in_axis:out_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "8000000",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "ad": {
                    "direction": "I",
                    "left": "31",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "32",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "da": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              },
              "xlslice_frame_avaliable": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "urllc_core_inst_2_xlslice_frame_avaliable_0",
                "xci_path": "ip\\urllc_core_inst_2_xlslice_frame_avaliable_0\\urllc_core_inst_2_xlslice_frame_avaliable_0.xci",
                "inst_hier_path": "data_area/sender/xlslice_frame_avaliable",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "31"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "DUCWrapper_0": {
                "vlnv": "xilinx.com:module_ref:DUCWrapper:1.0",
                "xci_name": "urllc_core_inst_2_DUCWrapper_0_0",
                "xci_path": "ip\\urllc_core_inst_2_DUCWrapper_0_0\\urllc_core_inst_2_DUCWrapper_0_0.xci",
                "inst_hier_path": "data_area/sender/DUCWrapper_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "DUCWrapper",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "io_in_data": {
                    "direction": "I"
                  },
                  "io_in_sync": {
                    "direction": "I",
                    "parameters": {
                      "PortWidth": {
                        "value": "1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "io_out_dac": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "io_clock": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "io_resetN",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "120000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/urllc_core_0/multi_clock/clk_wiz_static_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "io_resetN": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXI_MM2S",
                  "axi_dma_0/M_AXI_MM2S"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "axi_dma_0/M_AXI_S2MM"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "axi_dma_0/S_AXI_LITE"
                ]
              },
              "ad2dma_rtl_0_out_axis": {
                "interface_ports": [
                  "ad2dma_rtl_0/out_axis",
                  "axi_dma_0/S_AXIS_S2MM"
                ]
              },
              "axi_dma_0_M_AXIS_MM2S": {
                "interface_ports": [
                  "ad2dma_rtl_0/in_axis",
                  "axi_dma_0/M_AXIS_MM2S"
                ]
              }
            },
            "nets": {
              "ARESETN_1": {
                "ports": [
                  "resetn_8M",
                  "axi_dma_0/axi_resetn",
                  "ad2dma_rtl_0/resetn"
                ]
              },
              "DUCWrapper_0_io_out_dac": {
                "ports": [
                  "DUCWrapper_0/io_out_dac",
                  "da_iq"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "clk_8M",
                  "axi_dma_0/s_axi_lite_aclk",
                  "axi_dma_0/m_axi_mm2s_aclk",
                  "axi_dma_0/m_axi_s2mm_aclk",
                  "ad2dma_rtl_0/clk"
                ]
              },
              "ad2dma_rtl_0_da": {
                "ports": [
                  "ad2dma_rtl_0/da",
                  "xlslice_data/Din",
                  "xlslice_frame_avaliable/Din"
                ]
              },
              "ad_1": {
                "ports": [
                  "ad",
                  "xlconcat_0/In0"
                ]
              },
              "axi_dma_0_mm2s_introut": {
                "ports": [
                  "axi_dma_0/mm2s_introut",
                  "xlconcat_1/In0"
                ]
              },
              "axi_dma_0_s2mm_introut": {
                "ports": [
                  "axi_dma_0/s2mm_introut",
                  "xlconcat_1/In1"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "ext_reset_in",
                  "rst_ps7_0_120M/ext_reset_in"
                ]
              },
              "io_in_clockDac_1": {
                "ports": [
                  "clk_120M",
                  "rst_ps7_0_120M/slowest_sync_clk",
                  "DUCWrapper_0/io_clock"
                ]
              },
              "rst_ps7_0_120M_peripheral_aresetn": {
                "ports": [
                  "rst_ps7_0_120M/peripheral_aresetn",
                  "DUCWrapper_0/io_resetN"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "ad2dma_rtl_0/ad"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "xlconcat_1/dout",
                  "irq"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "xlconcat_0/In1"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "xlslice_data/Dout",
                  "data_serial_out",
                  "DUCWrapper_0/io_in_data"
                ]
              },
              "xlslice_frame_avaliable_Dout": {
                "ports": [
                  "xlslice_frame_avaliable/Dout",
                  "DUCWrapper_0/io_in_sync",
                  "sender_frame_avaliable"
                ]
              }
            }
          },
          "mux_0": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "urllc_core_inst_2_mux_0_1",
            "xci_path": "ip\\urllc_core_inst_2_mux_0_1\\urllc_core_inst_2_mux_0_1.xci",
            "inst_hier_path": "data_area/mux_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sel1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "sel2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "router": {
                "direction": "I"
              }
            }
          },
          "xlconcat_irq": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "urllc_core_inst_2_xlconcat_irq_1",
            "xci_path": "ip\\urllc_core_inst_2_xlconcat_irq_1\\urllc_core_inst_2_xlconcat_irq_1.xci",
            "inst_hier_path": "data_area/xlconcat_irq"
          },
          "mux_disable_sel2": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "urllc_core_inst_2_mux_disable_sel2_0",
            "xci_path": "ip\\urllc_core_inst_2_mux_disable_sel2_0\\urllc_core_inst_2_mux_disable_sel2_0.xci",
            "inst_hier_path": "data_area/mux_disable_sel2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "sel1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "sel2": {
                "direction": "I",
                "left": "7",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "data_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "router": {
                "direction": "I"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "urllc_core_inst_2_xlconstant_0_2",
            "xci_path": "ip\\urllc_core_inst_2_xlconstant_0_2\\urllc_core_inst_2_xlconstant_0_2.xci",
            "inst_hier_path": "data_area/xlconstant_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M_AXI_MM2S_reciever",
              "reciever/M_AXI_MM2S"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI_S2MM_reciever",
              "reciever/M_AXI_S2MM"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXI_MM2S_sender",
              "sender/M_AXI_MM2S"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S00_AXI",
              "reciever/S00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S00_AXI1",
              "sender/S00_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXI_S2MM1_sender",
              "sender/M_AXI_S2MM"
            ]
          }
        },
        "nets": {
          "ad_buf_0_sel1": {
            "ports": [
              "ad_buf_0/sel1",
              "mux/ad_sel1"
            ]
          },
          "ad_buf_0_sel2": {
            "ports": [
              "ad_buf_0/sel2",
              "mux/ad_sel2"
            ]
          },
          "ad_sel1_1": {
            "ports": [
              "ad_sel1",
              "ad_buf_0/ad_sel1",
              "sender/ad",
              "mux_disable_sel2/sel2"
            ]
          },
          "ad_sel1_ready_1": {
            "ports": [
              "ad_sel1_ready",
              "ad_buf_0/ad_sel1_ready"
            ]
          },
          "ad_sel2_1": {
            "ports": [
              "ad_sel2",
              "ad_buf_0/ad_sel2"
            ]
          },
          "ad_sel2_ready_1": {
            "ports": [
              "ad_sel2_ready",
              "ad_buf_0/ad_sel2_ready"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "reciever/axi_resetn",
              "sender/resetn_8M"
            ]
          },
          "clk_1": {
            "ports": [
              "clk_200M",
              "mux/clk_200M",
              "reciever/clk_200M"
            ]
          },
          "clk_120M_1": {
            "ports": [
              "clk_120M",
              "sender/clk_120M"
            ]
          },
          "clk_4M_1": {
            "ports": [
              "clk_8M",
              "sender/clk_8M",
              "reciever/clk_8M"
            ]
          },
          "debug_disable_sync_1": {
            "ports": [
              "debug_disable_sync",
              "reciever/debug_disable_sync"
            ]
          },
          "debug_use_sender_iq_1": {
            "ports": [
              "debug_use_sender_iq",
              "reciever/debug_use_sender_iq"
            ]
          },
          "debug_use_sender_serial_1": {
            "ports": [
              "debug_use_sender_serial",
              "reciever/debug_use_sender_serial"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "sender/ext_reset_in",
              "reciever/ext_reset_in"
            ]
          },
          "io_in_clear_1": {
            "ports": [
              "trigger_clear_input",
              "reciever/frame_trigger_io_in_clear"
            ]
          },
          "mux_0_data_out": {
            "ports": [
              "mux_0/data_out",
              "da"
            ]
          },
          "mux_disable_sel2_data_out": {
            "ports": [
              "mux_disable_sel2/data_out",
              "reciever/ad_iq"
            ]
          },
          "mux_mux_data_out": {
            "ports": [
              "mux/mux_data_out",
              "mux_disable_sel2/sel1"
            ]
          },
          "reciever_da": {
            "ports": [
              "reciever/da",
              "mux_0/sel2"
            ]
          },
          "reciever_io_out_trigger": {
            "ports": [
              "reciever/io_out_trigger",
              "io_out_trigger"
            ]
          },
          "reciever_irq": {
            "ports": [
              "reciever/irq",
              "xlconcat_irq/In1"
            ]
          },
          "reciever_resetn_200M": {
            "ports": [
              "reciever/resetn_200M",
              "mux/resetn",
              "ad_buf_0/resetn"
            ]
          },
          "reciever_serial_in_1": {
            "ports": [
              "reciever_serial_in",
              "reciever/reciever_serial_in"
            ]
          },
          "router_1": {
            "ports": [
              "data_out_router",
              "mux_0/router"
            ]
          },
          "router_2": {
            "ports": [
              "debug_use_input_serial",
              "reciever/debug_use_input_serial_inner"
            ]
          },
          "sender_da_iq": {
            "ports": [
              "sender/da_iq",
              "mux_0/sel1",
              "reciever/sender_da_iq"
            ]
          },
          "sender_data_serial_out": {
            "ports": [
              "sender/data_serial_out",
              "data_serial_out",
              "reciever/data_in_serial"
            ]
          },
          "sender_irq": {
            "ports": [
              "sender/irq",
              "xlconcat_irq/In0"
            ]
          },
          "sender_sender_frame_avaliable": {
            "ports": [
              "sender/sender_frame_avaliable",
              "sender_frame_avaliable"
            ]
          },
          "xlconcat_irq_dout": {
            "ports": [
              "xlconcat_irq/dout",
              "irq"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "mux_disable_sel2/router"
            ]
          }
        }
      },
      "debug_ports": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_wvalid",
                "direction": "I"
              }
            }
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI1_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI1_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI1_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI1_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI1_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI1_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI1_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI1_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI1_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI1_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI1_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI1_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI1_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI1_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI1_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI1_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI1_wvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "debug_disable_sync": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "debug_use_sender_serial": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "debug_use_sender_iq": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "data_out_router": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "debug_pins": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "ctrl_psincdec": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ctrkl_psen": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ctrl_psclk": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "io_in_trigger": {
            "direction": "I"
          },
          "trigger_clear": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "debug_use_input_serial": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "xlslice_3_use_sender_iq": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_3_use_sender_iq_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_3_use_sender_iq_0\\urllc_core_inst_2_xlslice_3_use_sender_iq_0.xci",
            "inst_hier_path": "debug_ports/xlslice_3_use_sender_iq",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_1_use_sender_serial": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_1_use_sender_serial_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_1_use_sender_serial_0\\urllc_core_inst_2_xlslice_1_use_sender_serial_0.xci",
            "inst_hier_path": "debug_ports/xlslice_1_use_sender_serial",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_0_fun_out": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_0_fun_out_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_0_fun_out_0\\urllc_core_inst_2_xlslice_0_fun_out_0.xci",
            "inst_hier_path": "debug_ports/xlslice_0_fun_out"
          },
          "xlslice_2_disable_sync": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_2_disable_sync_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_2_disable_sync_0\\urllc_core_inst_2_xlslice_2_disable_sync_0.xci",
            "inst_hier_path": "debug_ports/xlslice_2_disable_sync",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "urllc_core_inst_2_axi_gpio_0_0",
            "xci_path": "ip\\urllc_core_inst_2_axi_gpio_0_0\\urllc_core_inst_2_axi_gpio_0_0.xci",
            "inst_hier_path": "debug_ports/axi_gpio_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "urllc_core_inst_2_xlconcat_0_1",
            "xci_path": "ip\\urllc_core_inst_2_xlconcat_0_1\\urllc_core_inst_2_xlconcat_0_1.xci",
            "inst_hier_path": "debug_ports/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "9"
              }
            }
          },
          "xlslice_4_psclk": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_4_psclk_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_4_psclk_0\\urllc_core_inst_2_xlslice_4_psclk_0.xci",
            "inst_hier_path": "debug_ports/xlslice_4_psclk",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_5_psen": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_5_psen_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_5_psen_0\\urllc_core_inst_2_xlslice_5_psen_0.xci",
            "inst_hier_path": "debug_ports/xlslice_5_psen",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_6_psincdec": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_6_psincdec_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_6_psincdec_0\\urllc_core_inst_2_xlslice_6_psincdec_0.xci",
            "inst_hier_path": "debug_ports/xlslice_6_psincdec",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "6"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_7_frame_trigger_clear": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_7_frame_trigger_clear_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_7_frame_trigger_clear_0\\urllc_core_inst_2_xlslice_7_frame_trigger_clear_0.xci",
            "inst_hier_path": "debug_ports/xlslice_7_frame_trigger_clear",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "urllc_core_inst_2_axi_gpio_1_0",
            "xci_path": "ip\\urllc_core_inst_2_axi_gpio_1_0\\urllc_core_inst_2_axi_gpio_1_0.xci",
            "inst_hier_path": "debug_ports/axi_gpio_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              }
            }
          },
          "xlslice_8_use_input_serial": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "urllc_core_inst_2_xlslice_8_use_input_serial_0",
            "xci_path": "ip\\urllc_core_inst_2_xlslice_8_use_input_serial_0\\urllc_core_inst_2_xlslice_8_use_input_serial_0.xci",
            "inst_hier_path": "debug_ports/xlslice_8_use_input_serial",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "urllc_core_inst_2_xlconcat_1_2",
            "xci_path": "ip\\urllc_core_inst_2_xlconcat_1_2\\urllc_core_inst_2_xlconcat_1_2.xci",
            "inst_hier_path": "debug_ports/xlconcat_1"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "urllc_core_inst_2_xlconstant_0_3",
            "xci_path": "ip\\urllc_core_inst_2_xlconstant_0_3\\urllc_core_inst_2_xlconstant_0_3.xci",
            "inst_hier_path": "debug_ports/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "31"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "S_AXI1",
              "axi_gpio_1/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "gpio_out",
              "xlslice_0_fun_out/Din",
              "xlslice_2_disable_sync/Din",
              "xlslice_1_use_sender_serial/Din",
              "xlslice_3_use_sender_iq/Din",
              "xlslice_4_psclk/Din",
              "xlslice_5_psen/Din",
              "xlslice_6_psincdec/Din",
              "xlslice_7_frame_trigger_clear/Din",
              "xlslice_8_use_input_serial/Din"
            ]
          },
          "axi_gpio_1_ip2intc_irpt": {
            "ports": [
              "axi_gpio_1/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "io_in_trigger_1": {
            "ports": [
              "io_in_trigger",
              "xlconcat_1/In0"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "axi_gpio_1/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "debug_pins"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "axi_gpio_1/gpio_io_i"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xlconcat_1/In1"
            ]
          },
          "xlslice_0_fun_out_Dout": {
            "ports": [
              "xlslice_0_fun_out/Dout",
              "data_out_router",
              "xlconcat_0/In3"
            ]
          },
          "xlslice_1_use_sender_serial_Dout": {
            "ports": [
              "xlslice_1_use_sender_serial/Dout",
              "debug_use_sender_serial",
              "xlconcat_0/In1"
            ]
          },
          "xlslice_2_disable_sync_Dout": {
            "ports": [
              "xlslice_2_disable_sync/Dout",
              "debug_disable_sync",
              "xlconcat_0/In0"
            ]
          },
          "xlslice_3_use_sender_iq_Dout": {
            "ports": [
              "xlslice_3_use_sender_iq/Dout",
              "debug_use_sender_iq",
              "xlconcat_0/In2"
            ]
          },
          "xlslice_4_psclk_Dout": {
            "ports": [
              "xlslice_4_psclk/Dout",
              "ctrl_psclk",
              "xlconcat_0/In4"
            ]
          },
          "xlslice_5_psen_Dout": {
            "ports": [
              "xlslice_5_psen/Dout",
              "ctrkl_psen",
              "xlconcat_0/In5"
            ]
          },
          "xlslice_6_psincdec_Dout": {
            "ports": [
              "xlslice_6_psincdec/Dout",
              "ctrl_psincdec",
              "xlconcat_0/In6"
            ]
          },
          "xlslice_7_frame_trigger_clear_Dout": {
            "ports": [
              "xlslice_7_frame_trigger_clear/Dout",
              "xlconcat_0/In7",
              "trigger_clear"
            ]
          },
          "xlslice_8_use_input_serial_Dout": {
            "ports": [
              "xlslice_8_use_input_serial/Dout",
              "xlconcat_0/In8",
              "debug_use_input_serial"
            ]
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "urllc_core_inst_2_ila_0_0",
        "xci_path": "ip\\urllc_core_inst_2_ila_0_0\\urllc_core_inst_2_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "32768"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE2_WIDTH": {
            "value": "9"
          },
          "C_PROBE3_WIDTH": {
            "value": "6"
          },
          "C_PROBE4_WIDTH": {
            "value": "32"
          },
          "C_PROBE5_WIDTH": {
            "value": "4"
          }
        }
      },
      "multi_clock": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWID": {
                "physical_name": "S00_AXI_awid",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "S00_AXI_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "S00_AXI_awlen",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "S00_AXI_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "S00_AXI_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "S00_AXI_awlock",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "S00_AXI_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S00_AXI_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "S00_AXI_awregion",
                "direction": "I"
              },
              "AWQOS": {
                "physical_name": "S00_AXI_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "S00_AXI_awuser",
                "direction": "I"
              },
              "AWVALID": {
                "physical_name": "S00_AXI_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S00_AXI_awready",
                "direction": "O"
              },
              "WID": {
                "physical_name": "S00_AXI_wid",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "S00_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S00_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "S00_AXI_wlast",
                "direction": "I"
              },
              "WUSER": {
                "physical_name": "S00_AXI_wuser",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "S00_AXI_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S00_AXI_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "S00_AXI_bid",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "S00_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "S00_AXI_buser",
                "direction": "O"
              },
              "BVALID": {
                "physical_name": "S00_AXI_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S00_AXI_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "S00_AXI_arid",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "S00_AXI_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "S00_AXI_arlen",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "S00_AXI_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "S00_AXI_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "S00_AXI_arlock",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "S00_AXI_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S00_AXI_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "S00_AXI_arregion",
                "direction": "I"
              },
              "ARQOS": {
                "physical_name": "S00_AXI_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "S00_AXI_aruser",
                "direction": "I"
              },
              "ARVALID": {
                "physical_name": "S00_AXI_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S00_AXI_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "S00_AXI_rid",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "S00_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S00_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "S00_AXI_rlast",
                "direction": "O"
              },
              "RUSER": {
                "physical_name": "S00_AXI_ruser",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "S00_AXI_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S00_AXI_rready",
                "direction": "I"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWID": {
                "physical_name": "M01_AXI_awid",
                "direction": "O"
              },
              "AWADDR": {
                "physical_name": "M01_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M01_AXI_awlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M01_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M01_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M01_AXI_awlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M01_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M01_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREGION": {
                "physical_name": "M01_AXI_awregion",
                "direction": "O"
              },
              "AWQOS": {
                "physical_name": "M01_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "M01_AXI_awuser",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "M01_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M01_AXI_awready",
                "direction": "I"
              },
              "WID": {
                "physical_name": "M01_AXI_wid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "M01_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M01_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M01_AXI_wlast",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "M01_AXI_wuser",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M01_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M01_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M01_AXI_bid",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M01_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "M01_AXI_buser",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "M01_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M01_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M01_AXI_arid",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M01_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M01_AXI_arlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M01_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M01_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M01_AXI_arlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M01_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M01_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARREGION": {
                "physical_name": "M01_AXI_arregion",
                "direction": "O"
              },
              "ARQOS": {
                "physical_name": "M01_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "M01_AXI_aruser",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "M01_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M01_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M01_AXI_rid",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M01_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M01_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M01_AXI_rlast",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "M01_AXI_ruser",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M01_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M01_AXI_rready",
                "direction": "O"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWID": {
                "physical_name": "M02_AXI_awid",
                "direction": "O"
              },
              "AWADDR": {
                "physical_name": "M02_AXI_awaddr",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M02_AXI_awlen",
                "direction": "O"
              },
              "AWSIZE": {
                "physical_name": "M02_AXI_awsize",
                "direction": "O"
              },
              "AWBURST": {
                "physical_name": "M02_AXI_awburst",
                "direction": "O"
              },
              "AWLOCK": {
                "physical_name": "M02_AXI_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M02_AXI_awcache",
                "direction": "O"
              },
              "AWPROT": {
                "physical_name": "M02_AXI_awprot",
                "direction": "O"
              },
              "AWREGION": {
                "physical_name": "M02_AXI_awregion",
                "direction": "O"
              },
              "AWQOS": {
                "physical_name": "M02_AXI_awqos",
                "direction": "O"
              },
              "AWUSER": {
                "physical_name": "M02_AXI_awuser",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "M02_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M02_AXI_awready",
                "direction": "I"
              },
              "WID": {
                "physical_name": "M02_AXI_wid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "M02_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M02_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M02_AXI_wlast",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "M02_AXI_wuser",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M02_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M02_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M02_AXI_bid",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M02_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "M02_AXI_buser",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "M02_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M02_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M02_AXI_arid",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M02_AXI_araddr",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M02_AXI_arlen",
                "direction": "O"
              },
              "ARSIZE": {
                "physical_name": "M02_AXI_arsize",
                "direction": "O"
              },
              "ARBURST": {
                "physical_name": "M02_AXI_arburst",
                "direction": "O"
              },
              "ARLOCK": {
                "physical_name": "M02_AXI_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M02_AXI_arcache",
                "direction": "O"
              },
              "ARPROT": {
                "physical_name": "M02_AXI_arprot",
                "direction": "O"
              },
              "ARREGION": {
                "physical_name": "M02_AXI_arregion",
                "direction": "O"
              },
              "ARQOS": {
                "physical_name": "M02_AXI_arqos",
                "direction": "O"
              },
              "ARUSER": {
                "physical_name": "M02_AXI_aruser",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "M02_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M02_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M02_AXI_rid",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M02_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M02_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M02_AXI_rlast",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "M02_AXI_ruser",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M02_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M02_AXI_rready",
                "direction": "O"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWID": {
                "physical_name": "M03_AXI_awid",
                "direction": "O"
              },
              "AWADDR": {
                "physical_name": "M03_AXI_awaddr",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M03_AXI_awlen",
                "direction": "O"
              },
              "AWSIZE": {
                "physical_name": "M03_AXI_awsize",
                "direction": "O"
              },
              "AWBURST": {
                "physical_name": "M03_AXI_awburst",
                "direction": "O"
              },
              "AWLOCK": {
                "physical_name": "M03_AXI_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M03_AXI_awcache",
                "direction": "O"
              },
              "AWPROT": {
                "physical_name": "M03_AXI_awprot",
                "direction": "O"
              },
              "AWREGION": {
                "physical_name": "M03_AXI_awregion",
                "direction": "O"
              },
              "AWQOS": {
                "physical_name": "M03_AXI_awqos",
                "direction": "O"
              },
              "AWUSER": {
                "physical_name": "M03_AXI_awuser",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "M03_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M03_AXI_awready",
                "direction": "I"
              },
              "WID": {
                "physical_name": "M03_AXI_wid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "M03_AXI_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M03_AXI_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M03_AXI_wlast",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "M03_AXI_wuser",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M03_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M03_AXI_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M03_AXI_bid",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M03_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "M03_AXI_buser",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "M03_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M03_AXI_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M03_AXI_arid",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M03_AXI_araddr",
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M03_AXI_arlen",
                "direction": "O"
              },
              "ARSIZE": {
                "physical_name": "M03_AXI_arsize",
                "direction": "O"
              },
              "ARBURST": {
                "physical_name": "M03_AXI_arburst",
                "direction": "O"
              },
              "ARLOCK": {
                "physical_name": "M03_AXI_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M03_AXI_arcache",
                "direction": "O"
              },
              "ARPROT": {
                "physical_name": "M03_AXI_arprot",
                "direction": "O"
              },
              "ARREGION": {
                "physical_name": "M03_AXI_arregion",
                "direction": "O"
              },
              "ARQOS": {
                "physical_name": "M03_AXI_arqos",
                "direction": "O"
              },
              "ARUSER": {
                "physical_name": "M03_AXI_aruser",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "M03_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M03_AXI_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M03_AXI_rid",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M03_AXI_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M03_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M03_AXI_rlast",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "M03_AXI_ruser",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M03_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M03_AXI_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out_ila_40M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out_200M": {
            "type": "clk",
            "direction": "O"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "clk_out_120M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_pl_50M": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out_8M": {
            "direction": "O"
          },
          "resetn_8M": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clock_dynamic_psclk": {
            "direction": "I"
          },
          "clock_dynamic_psen": {
            "direction": "I"
          },
          "clock_dynamic_psincdec": {
            "direction": "I"
          },
          "clock_info_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "proc_clock_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "urllc_core_inst_2_proc_clock_reset_0",
            "xci_path": "ip\\urllc_core_inst_2_proc_clock_reset_0\\urllc_core_inst_2_proc_clock_reset_0.xci",
            "inst_hier_path": "multi_clock/proc_clock_reset"
          },
          "clk_wiz_static": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "urllc_core_inst_2_clk_wiz_static_0",
            "xci_path": "ip\\urllc_core_inst_2_clk_wiz_static_0\\urllc_core_inst_2_clk_wiz_static_0.xci",
            "inst_hier_path": "multi_clock/clk_wiz_static",
            "parameters": {
              "AXI_DRP": {
                "value": "false"
              },
              "CLKIN1_JITTER_PS": {
                "value": "100.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT1_JITTER": {
                "value": "449.895"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "310.955"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "8"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT2_JITTER": {
                "value": "338.471"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "310.955"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "40"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT3_JITTER": {
                "value": "279.155"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "310.955"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "120"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT4_JITTER": {
                "value": "338.471"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "310.955"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT4_USED": {
                "value": "false"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFGCE"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out_8M"
              },
              "CLK_OUT1_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_out_40M"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_out_120M"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_out4"
              },
              "ENABLE_CLOCK_MONITOR": {
                "value": "false"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "INTERFACE_SELECTION": {
                "value": "Enable_AXI"
              },
              "JITTER_SEL": {
                "value": "No_Jitter"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "42"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "105"
              },
              "MMCM_CLKOUT0_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "21"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "7"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "1"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "5"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "PHASE_DUTY_CONFIG": {
                "value": "false"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "PRIM_IN_FREQ": {
                "value": "100"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_DYN_PHASE_SHIFT": {
                "value": "false"
              },
              "USE_DYN_RECONFIG": {
                "value": "false"
              },
              "USE_PHASE_ALIGNMENT": {
                "value": "true"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "true"
              }
            }
          },
          "proc_data_reset_8M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "urllc_core_inst_2_proc_data_reset_8M_0",
            "xci_path": "ip\\urllc_core_inst_2_proc_data_reset_8M_0\\urllc_core_inst_2_proc_data_reset_8M_0.xci",
            "inst_hier_path": "multi_clock/proc_data_reset_8M"
          },
          "smartconnect_outer": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "urllc_core_inst_2_smartconnect_outer_0",
            "xci_path": "ip\\urllc_core_inst_2_smartconnect_outer_0\\urllc_core_inst_2_smartconnect_outer_0.xci",
            "inst_hier_path": "multi_clock/smartconnect_outer",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "clk_wiz_dynamic": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "urllc_core_inst_2_clk_wiz_dynamic_0",
            "xci_path": "ip\\urllc_core_inst_2_clk_wiz_dynamic_0\\urllc_core_inst_2_clk_wiz_dynamic_0.xci",
            "inst_hier_path": "multi_clock/clk_wiz_dynamic",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "200.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT1_JITTER": {
                "value": "199.644"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "161.614"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "60"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFGCE"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out_200M"
              },
              "CLK_OUT1_USE_FINE_PS_GUI": {
                "value": "true"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "18.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "20.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "15.000"
              },
              "MMCM_CLKOUT0_USE_FINE_PS": {
                "value": "true"
              },
              "PRIM_IN_FREQ": {
                "value": "50"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "RESET_PORT": {
                "value": "reset"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_HIGH"
              },
              "USE_DYN_PHASE_SHIFT": {
                "value": "true"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "true"
              }
            },
            "interface_ports": {
              "s_axi_lite": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi_lite"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_lite": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "urllc_core_inst_2_xlconcat_0_2",
            "xci_path": "ip\\urllc_core_inst_2_xlconcat_0_2\\urllc_core_inst_2_xlconcat_0_2.xci",
            "inst_hier_path": "multi_clock/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "clk_wiz_100M": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "urllc_core_inst_2_clk_wiz_100M_0",
            "xci_path": "ip\\urllc_core_inst_2_clk_wiz_100M_0\\urllc_core_inst_2_clk_wiz_100M_0.xci",
            "inst_hier_path": "multi_clock/clk_wiz_100M",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "200.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "175.200"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "161.614"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "18"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "20.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "9"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "PRIM_IN_FREQ": {
                "value": "50"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_outer/S00_AXI"
            ]
          },
          "smartconnect_0_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "smartconnect_outer/M01_AXI"
            ]
          },
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "smartconnect_outer/M02_AXI"
            ]
          },
          "smartconnect_outer_M00_AXI": {
            "interface_ports": [
              "clk_wiz_dynamic/s_axi_lite",
              "smartconnect_outer/M00_AXI"
            ]
          },
          "smartconnect_outer_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "smartconnect_outer/M03_AXI"
            ]
          }
        },
        "nets": {
          "ACLK_1": {
            "ports": [
              "ACLK",
              "proc_clock_reset/slowest_sync_clk",
              "smartconnect_outer/aclk",
              "clk_wiz_dynamic/s_axi_aclk"
            ]
          },
          "ARESETN_2": {
            "ports": [
              "proc_clock_reset/peripheral_aresetn",
              "peripheral_aresetn",
              "smartconnect_outer/aresetn",
              "clk_wiz_static/resetn",
              "clk_wiz_dynamic/s_axi_aresetn",
              "clk_wiz_100M/resetn"
            ]
          },
          "clk_pl_50M_1": {
            "ports": [
              "clk_pl_50M",
              "clk_wiz_dynamic/clk_in1",
              "clk_wiz_100M/clk_in1"
            ]
          },
          "clk_wiz_100M_clk_out1": {
            "ports": [
              "clk_wiz_100M/clk_out1",
              "clk_wiz_static/clk_in1"
            ]
          },
          "clk_wiz_100M_locked": {
            "ports": [
              "clk_wiz_100M/locked",
              "xlconcat_0/In3"
            ]
          },
          "clk_wiz_dynamic_clk_out_200M": {
            "ports": [
              "clk_wiz_dynamic/clk_out_200M",
              "clk_out_200M"
            ]
          },
          "clk_wiz_dynamic_locked": {
            "ports": [
              "clk_wiz_dynamic/locked",
              "xlconcat_0/In1"
            ]
          },
          "clk_wiz_dynamic_psdone": {
            "ports": [
              "clk_wiz_dynamic/psdone",
              "xlconcat_0/In0"
            ]
          },
          "clk_wiz_static_clk_out_120M": {
            "ports": [
              "clk_wiz_static/clk_out_120M",
              "clk_out_120M"
            ]
          },
          "clk_wiz_static_clk_out_40M": {
            "ports": [
              "clk_wiz_static/clk_out_40M",
              "clk_out_ila_40M"
            ]
          },
          "clk_wiz_static_locked": {
            "ports": [
              "clk_wiz_static/locked",
              "xlconcat_0/In2"
            ]
          },
          "clock_dynamic_psclk_1": {
            "ports": [
              "clock_dynamic_psclk",
              "clk_wiz_dynamic/psclk"
            ]
          },
          "clock_dynamic_psen_1": {
            "ports": [
              "clock_dynamic_psen",
              "clk_wiz_dynamic/psen"
            ]
          },
          "clock_dynamic_psincdec_1": {
            "ports": [
              "clock_dynamic_psincdec",
              "clk_wiz_dynamic/psincdec"
            ]
          },
          "div_n_0_clk_div2": {
            "ports": [
              "clk_wiz_static/clk_out_8M",
              "clk_out_8M",
              "proc_data_reset_8M/slowest_sync_clk"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "proc_clock_reset/ext_reset_in",
              "proc_data_reset_8M/ext_reset_in"
            ]
          },
          "proc_data_reset_4M_peripheral_aresetn": {
            "ports": [
              "proc_data_reset_8M/peripheral_aresetn",
              "resetn_8M"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "clock_info_out"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "urllc_core_inst_2_processing_system7_0_0",
        "xci_path": "ip\\urllc_core_inst_2_processing_system7_0_0\\urllc_core_inst_2_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "767"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "FALSE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "120"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "40"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#unassigned#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.089"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.075"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.014"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "32"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "32"
          },
          "PCW_S_AXI_HP1_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "5"
              }
            }
          },
          "M_AXI_GP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0xBFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "6"
              }
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "smartconnect_outer": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "urllc_core_inst_2_smartconnect_outer_1",
        "xci_path": "ip\\urllc_core_inst_2_smartconnect_outer_1\\urllc_core_inst_2_smartconnect_outer_1.xci",
        "inst_hier_path": "smartconnect_outer",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "xlconcat_irq_all": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "urllc_core_inst_2_xlconcat_irq_all_0",
        "xci_path": "ip\\urllc_core_inst_2_xlconcat_irq_all_0\\urllc_core_inst_2_xlconcat_irq_all_0.xci",
        "inst_hier_path": "xlconcat_irq_all"
      }
    },
    "interface_nets": {
      "S_AXI_1": {
        "interface_ports": [
          "debug_ports/S_AXI",
          "multi_clock/M02_AXI"
        ]
      },
      "data_area_M_AXI_MM2S": {
        "interface_ports": [
          "smartconnect_outer/S01_AXI",
          "data_area/M_AXI_MM2S_reciever"
        ]
      },
      "data_area_M_AXI_MM2S1": {
        "interface_ports": [
          "smartconnect_outer/S03_AXI",
          "data_area/M_AXI_MM2S_sender"
        ]
      },
      "data_area_M_AXI_S2MM": {
        "interface_ports": [
          "smartconnect_outer/S02_AXI",
          "data_area/M_AXI_S2MM_reciever"
        ]
      },
      "data_area_M_AXI_S2MM1": {
        "interface_ports": [
          "smartconnect_outer/S04_AXI",
          "data_area/M_AXI_S2MM1_sender"
        ]
      },
      "multi_clock_M01_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP1",
          "multi_clock/M01_AXI"
        ]
      },
      "multi_clock_M03_AXI": {
        "interface_ports": [
          "multi_clock/M03_AXI",
          "debug_ports/S_AXI1"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "smartconnect_outer/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "processing_system7_0_M_AXI_GP1": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP1",
          "multi_clock/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_outer/M00_AXI",
          "data_area/S00_AXI1"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_outer/M01_AXI",
          "data_area/S00_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_outer/M02_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "multi_clock/resetn_8M",
          "data_area/axi_resetn",
          "smartconnect_outer/aresetn"
        ]
      },
      "ad_sel1_1": {
        "ports": [
          "ad_sel1",
          "data_area/ad_sel1"
        ]
      },
      "ad_sel1_ready_1": {
        "ports": [
          "ad_sel1_ready",
          "data_area/ad_sel1_ready"
        ]
      },
      "ad_sel2_1": {
        "ports": [
          "ad_sel2",
          "data_area/ad_sel2"
        ]
      },
      "ad_sel2_ready_1": {
        "ports": [
          "ad_sel2_ready",
          "data_area/ad_sel2_ready"
        ]
      },
      "clk_pl_50M_1": {
        "ports": [
          "clk_pl_50M",
          "multi_clock/clk_pl_50M"
        ]
      },
      "clk_wiz_0_clk_out_200M": {
        "ports": [
          "multi_clock/clk_out_200M",
          "clk_200M_out",
          "data_area/clk_200M"
        ]
      },
      "clock_dynamic_psclk_1": {
        "ports": [
          "debug_ports/ctrl_psclk",
          "multi_clock/clock_dynamic_psclk"
        ]
      },
      "clock_dynamic_psen_1": {
        "ports": [
          "debug_ports/ctrkl_psen",
          "multi_clock/clock_dynamic_psen"
        ]
      },
      "clock_dynamic_psincdec_1": {
        "ports": [
          "debug_ports/ctrl_psincdec",
          "multi_clock/clock_dynamic_psincdec"
        ]
      },
      "data_area_da": {
        "ports": [
          "data_area/da",
          "da",
          "ila_0/probe0"
        ]
      },
      "data_area_data_serial_out": {
        "ports": [
          "data_area/data_serial_out",
          "ila_0/probe1",
          "sender_serial_out"
        ]
      },
      "data_area_io_out_trigger": {
        "ports": [
          "data_area/io_out_trigger",
          "debug_ports/io_in_trigger",
          "reciever_frame_start"
        ]
      },
      "data_area_irq": {
        "ports": [
          "data_area/irq",
          "xlconcat_irq_all/In0"
        ]
      },
      "data_area_sender_frame_avaliable": {
        "ports": [
          "data_area/sender_frame_avaliable",
          "sender_frame_avaliable"
        ]
      },
      "debug_ports_Dout": {
        "ports": [
          "debug_ports/debug_disable_sync",
          "data_area/debug_disable_sync"
        ]
      },
      "debug_ports_Dout1": {
        "ports": [
          "debug_ports/debug_use_sender_serial",
          "data_area/debug_use_sender_serial"
        ]
      },
      "debug_ports_Dout2": {
        "ports": [
          "debug_ports/debug_use_sender_iq",
          "data_area/debug_use_sender_iq"
        ]
      },
      "debug_ports_Dout3": {
        "ports": [
          "debug_ports/data_out_router",
          "data_area/data_out_router"
        ]
      },
      "debug_ports_Dout5": {
        "ports": [
          "debug_ports/debug_use_input_serial",
          "data_area/debug_use_input_serial"
        ]
      },
      "debug_ports_dout4": {
        "ports": [
          "debug_ports/debug_pins",
          "ila_0/probe2"
        ]
      },
      "debug_ports_gpio_io_o": {
        "ports": [
          "debug_ports/gpio_out",
          "ila_0/probe4"
        ]
      },
      "debug_ports_ip2intc_irpt": {
        "ports": [
          "debug_ports/ip2intc_irpt",
          "xlconcat_irq_all/In1"
        ]
      },
      "div_n_0_clk_div2": {
        "ports": [
          "multi_clock/clk_out_8M",
          "clk_8M_out",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "data_area/clk_8M",
          "smartconnect_outer/aclk",
          "processing_system7_0/M_AXI_GP0_ACLK"
        ]
      },
      "io_in_clear_1": {
        "ports": [
          "debug_ports/trigger_clear",
          "data_area/trigger_clear_input"
        ]
      },
      "multi_clock_clk_out_120M": {
        "ports": [
          "multi_clock/clk_out_120M",
          "clk_da_120M",
          "data_area/clk_120M"
        ]
      },
      "multi_clock_clk_out_40M": {
        "ports": [
          "multi_clock/clk_out_ila_40M",
          "ila_0/clk"
        ]
      },
      "multi_clock_dout": {
        "ports": [
          "multi_clock/clock_info_out",
          "ila_0/probe5"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/S_AXI_HP1_ACLK",
          "processing_system7_0/M_AXI_GP1_ACLK",
          "multi_clock/ACLK",
          "debug_ports/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "multi_clock/ext_reset_in",
          "data_area/ext_reset_in"
        ]
      },
      "reciever_serial_in_1": {
        "ports": [
          "reciever_serial_in",
          "data_area/reciever_serial_in"
        ]
      },
      "s_axi_aresetn_1": {
        "ports": [
          "multi_clock/peripheral_aresetn",
          "debug_ports/s_axi_aresetn"
        ]
      },
      "xlconcat_irq_all_dout": {
        "ports": [
          "xlconcat_irq_all/dout",
          "processing_system7_0/IRQ_F2P",
          "ila_0/probe3"
        ]
      }
    },
    "addressing": {
      "/data_area/reciever/axi_dma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/data_area/sender/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40010000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/data_area/reciever/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/data_area/sender/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40010000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/data_area/reciever/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/data_area/sender/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/data_area/sender/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40010000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/data_area/reciever/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/data_area/sender/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40010000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/data_area/reciever/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/data_area/sender/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/data_area/reciever/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/debug_ports/axi_gpio_0/S_AXI/Reg",
                "offset": "0x81200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/debug_ports/axi_gpio_1/S_AXI/Reg",
                "offset": "0x81210000",
                "range": "64K"
              },
              "SEG_clk_wiz_dynamic_Reg": {
                "address_block": "/multi_clock/clk_wiz_dynamic/s_axi_lite/Reg",
                "offset": "0x83C00000",
                "range": "64K"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}