From 1878498227b47e49b27c67f3c718371da41bd4bc Mon Sep 17 00:00:00 2001
From: Alex Dorchak <halfdome@fluke.com>
Date: Wed, 5 Oct 2016 09:25:31 -0700
Subject: [PATCH 42/42] Richmond DT0 remove first param in reg region

---
 arch/arm/boot/dts/Richmond_005_overlay.dts | 20 ++++++++++----------
 1 file changed, 10 insertions(+), 10 deletions(-)

diff --git a/arch/arm/boot/dts/Richmond_005_overlay.dts b/arch/arm/boot/dts/Richmond_005_overlay.dts
index 793c49d..d34fead 100644
--- a/arch/arm/boot/dts/Richmond_005_overlay.dts
+++ b/arch/arm/boot/dts/Richmond_005_overlay.dts
@@ -37,7 +37,7 @@
 
 			Richmond_FPGA_IO_alt_vip_vfr_0: vip@0x100044000 {
 				compatible = "ALTR,vip-frame-reader-14.0", "ALTR,vip-frame-reader-9.1";
-				reg = < 0x00000001 0x00044000 0x00000080 >;
+				reg = < 0x00044000 0x00000080 >;
 				interrupt-parent = < &intc >;
 				interrupts = < 0 43 4 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK &Richmond_FPGA_IO_HPS_CLK >;
@@ -52,7 +52,7 @@
 
 			Richmond_FPGA_IO_sysid: sysid@0x100049540 {
 				compatible = "altr,sysid-14.0", "altr,sysid-1.0";
-				reg = < 0x00000001 0x00049540 0x00000008 >;
+				reg = < 0x00049540 0x00000008 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
 				id = < 1936891906 >;	/* embeddedsw.dts.params.id type NUMBER */
 				timestamp = < 1432857971 >;	/* embeddedsw.dts.params.timestamp type NUMBER */
@@ -60,7 +60,7 @@
 
 			Richmond_FPGA_IO_fgpib_0: fgpib@0x100049800 {
 				compatible = "flk,fgpib-4.0";
-				reg = < 0x00000001 0x00049800 0x00000020 
+				reg = < 0x00049800 0x00000020 
 					0x00000001 0x00049840 0x00000004 
 					0x00000001 0x00049880 0x00000004 >;
 				reg-names = "s0", "s1", "s2";
@@ -71,7 +71,7 @@
 
 			Richmond_FPGA_IO_Port_A: gpio@0x100049A00 {
 				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
-				reg = < 0x00000001 0x00049A00 0x00000020 >;
+				reg = < 0x00049A00 0x00000020 >;
 				interrupt-parent = < &intc >;
 				interrupts = < 0 59 1 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
@@ -86,7 +86,7 @@
 
 			Richmond_FPGA_IO_led_pio: gpio@0x100049180 {
 				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
-				reg = < 0x00000001 0x00049180 0x00000020 >;
+				reg = < 0x00049180 0x00000020 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
 				flk,gpio-bank-width = < 1 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
 				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
@@ -96,7 +96,7 @@
 
 			Richmond_FPGA_IO_gpib_disable: gpio@0x10004A440 {
 				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
-				reg = < 0x00000001 0x0004A440 0x00000020 >;
+				reg = < 0x0004A440 0x00000020 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
 				flk,gpio-bank-width = < 1 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
 				resetvalue = < 1 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
@@ -106,7 +106,7 @@
 
 			Richmond_FPGA_IO_spi_0: spi@0x100049200 {
 				compatible = "altr,spi-14.0", "altr,spi-1.0";
-				reg = < 0x00000001 0x00049200 0x00000020 >;
+				reg = < 0x00049200 0x00000020 >;
 				interrupt-parent = < &intc >;
 				interrupts = < 0 64 4 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
@@ -114,7 +114,7 @@
 
 			Richmond_FPGA_IO_sol_drv: gpio@0x10004A540 {
 				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
-				reg = < 0x00000001 0x0004A540 0x00000010 >;
+				reg = < 0x0004A540 0x00000010 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
 				flk,gpio-bank-width = < 5 >;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
 				resetvalue = < 0 >;	/* embeddedsw.dts.params.resetvalue type NUMBER */
@@ -124,7 +124,7 @@
 
 			Richmond_FPGA_IO_pr_switch_input: gpio@0x10004A580 {
 				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
-				reg = < 0x00000001 0x0004A580 0x00000010 >;
+				reg = < 0x0004A580 0x00000010 >;
 				interrupt-parent = < &intc >;
 				interrupts = < 0 65 4 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
@@ -138,7 +138,7 @@
 
 			Richmond_FPGA_IO_debug_io: gpio@0x10004A5C0 {
 				compatible = "flk,fgpio-1.0";	/* appended from boardinfo */
-				reg = < 0x00000001 0x0004A5C0 0x00000020 >;
+				reg = < 0x0004A5C0 0x00000020 >;
 				interrupt-parent = < &intc >;
 				interrupts = < 0 66 4 >;
 				clocks = < &Richmond_FPGA_IO_HPS_CLK >;
-- 
1.8.4.5

