From 8e158b40b24b943322b3ace7af970f0edfbd19ca Mon Sep 17 00:00:00 2001
From: Ranjan Dutta <ranjan.dutta@intel.com>
Date: Tue, 6 Sep 2022 07:43:09 +0800
Subject: [PATCH 01/60] Revert "drm/meson: Fix overflow implicit truncation
 warnings"

This reverts commit 152c94c10bc470ee5aded8be5a67663398ee6c94.
---
 drivers/gpu/drm/meson/meson_viu.c | 22 +++++++++++-----------
 1 file changed, 11 insertions(+), 11 deletions(-)

diff --git a/drivers/gpu/drm/meson/meson_viu.c b/drivers/gpu/drm/meson/meson_viu.c
index bb7e109534de1..259f3e6bec90a 100644
--- a/drivers/gpu/drm/meson/meson_viu.c
+++ b/drivers/gpu/drm/meson/meson_viu.c
@@ -469,17 +469,17 @@ void meson_viu_init(struct meson_drm *priv)
 			priv->io_base + _REG(VD2_IF0_LUMA_FIFO_SIZE));
 
 	if (meson_vpu_is_compatible(priv, VPU_COMPATIBLE_G12A)) {
-		u32 val = (u32)VIU_OSD_BLEND_REORDER(0, 1) |
-			  (u32)VIU_OSD_BLEND_REORDER(1, 0) |
-			  (u32)VIU_OSD_BLEND_REORDER(2, 0) |
-			  (u32)VIU_OSD_BLEND_REORDER(3, 0) |
-			  (u32)VIU_OSD_BLEND_DIN_EN(1) |
-			  (u32)VIU_OSD_BLEND1_DIN3_BYPASS_TO_DOUT1 |
-			  (u32)VIU_OSD_BLEND1_DOUT_BYPASS_TO_BLEND2 |
-			  (u32)VIU_OSD_BLEND_DIN0_BYPASS_TO_DOUT0 |
-			  (u32)VIU_OSD_BLEND_BLEN2_PREMULT_EN(1) |
-			  (u32)VIU_OSD_BLEND_HOLD_LINES(4);
-		writel_relaxed(val, priv->io_base + _REG(VIU_OSD_BLEND_CTRL));
+		writel_relaxed(VIU_OSD_BLEND_REORDER(0, 1) |
+			       VIU_OSD_BLEND_REORDER(1, 0) |
+			       VIU_OSD_BLEND_REORDER(2, 0) |
+			       VIU_OSD_BLEND_REORDER(3, 0) |
+			       VIU_OSD_BLEND_DIN_EN(1) |
+			       VIU_OSD_BLEND1_DIN3_BYPASS_TO_DOUT1 |
+			       VIU_OSD_BLEND1_DOUT_BYPASS_TO_BLEND2 |
+			       VIU_OSD_BLEND_DIN0_BYPASS_TO_DOUT0 |
+			       VIU_OSD_BLEND_BLEN2_PREMULT_EN(1) |
+			       VIU_OSD_BLEND_HOLD_LINES(4),
+			       priv->io_base + _REG(VIU_OSD_BLEND_CTRL));
 
 		writel_relaxed(OSD_BLEND_PATH_SEL_ENABLE,
 			       priv->io_base + _REG(OSD1_BLEND_SRC_CTRL));
-- 
2.25.1

