[13:59:00.973] <TB2>     INFO: *** Welcome to pxar ***
[13:59:00.973] <TB2>     INFO: *** Today: 2016/04/19
[13:59:00.980] <TB2>     INFO: *** Version: b2a7-dirty
[13:59:00.980] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:00.981] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:00.981] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//defaultMaskFile.dat
[13:59:00.981] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C15.dat
[13:59:01.057] <TB2>     INFO:         clk: 4
[13:59:01.057] <TB2>     INFO:         ctr: 4
[13:59:01.057] <TB2>     INFO:         sda: 19
[13:59:01.057] <TB2>     INFO:         tin: 9
[13:59:01.057] <TB2>     INFO:         level: 15
[13:59:01.057] <TB2>     INFO:         triggerdelay: 0
[13:59:01.057] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:59:01.057] <TB2>     INFO: Log level: DEBUG
[13:59:01.068] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:59:01.075] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:59:01.078] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:59:01.081] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:59:02.639] <TB2>     INFO: DUT info: 
[13:59:02.639] <TB2>     INFO: The DUT currently contains the following objects:
[13:59:02.639] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:59:02.639] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:59:02.639] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:59:02.639] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:59:02.639] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.639] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.640] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.640] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.640] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:59:02.640] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:59:02.641] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:59:02.642] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:59:02.653] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29945856
[13:59:02.653] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1748f90
[13:59:02.653] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x16bd770
[13:59:02.653] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff231d94010
[13:59:02.653] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff237fff510
[13:59:02.653] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30011392 fPxarMemory = 0x7ff231d94010
[13:59:02.654] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[13:59:02.655] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:59:02.655] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:59:02.655] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:59:03.056] <TB2>     INFO: enter 'restricted' command line mode
[13:59:03.056] <TB2>     INFO: enter test to run
[13:59:03.056] <TB2>     INFO:   test: FPIXTest no parameter change
[13:59:03.056] <TB2>     INFO:   running: fpixtest
[13:59:03.057] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:59:03.060] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:59:03.060] <TB2>     INFO: ######################################################################
[13:59:03.060] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:59:03.060] <TB2>     INFO: ######################################################################
[13:59:03.063] <TB2>     INFO: ######################################################################
[13:59:03.063] <TB2>     INFO: PixTestPretest::doTest()
[13:59:03.063] <TB2>     INFO: ######################################################################
[13:59:03.066] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:03.066] <TB2>     INFO:    PixTestPretest::programROC() 
[13:59:03.066] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:21.084] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:59:21.084] <TB2>     INFO: IA differences per ROC:  16.1 18.5 16.1 20.9 18.5 17.7 20.1 20.1 17.7 17.7 17.7 16.9 16.9 17.7 17.7 18.5
[13:59:21.150] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:21.150] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:59:21.150] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:21.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:59:21.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 20.5687 mA
[13:59:21.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  99 Ia 24.5687 mA
[13:59:21.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  97 Ia 24.5687 mA
[13:59:21.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  95 Ia 23.7688 mA
[13:59:21.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  96 Ia 24.5687 mA
[13:59:21.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  94 Ia 23.7688 mA
[13:59:21.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  95 Ia 24.5687 mA
[13:59:22.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  93 Ia 23.7688 mA
[13:59:22.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  94 Ia 24.5687 mA
[13:59:22.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  92 Ia 23.7688 mA
[13:59:22.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  93 Ia 23.7688 mA
[13:59:22.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  94 Ia 23.7688 mA
[13:59:22.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[13:59:22.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[13:59:22.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 23.7688 mA
[13:59:22.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  83 Ia 24.5687 mA
[13:59:22.966] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  81 Ia 23.7688 mA
[13:59:23.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  82 Ia 23.7688 mA
[13:59:23.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 24.5687 mA
[13:59:23.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.7688 mA
[13:59:23.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.5687 mA
[13:59:23.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 22.9688 mA
[13:59:23.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 24.5687 mA
[13:59:23.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 24.5687 mA
[13:59:23.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.5687 mA
[13:59:23.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  99 Ia 24.5687 mA
[13:59:23.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  97 Ia 24.5687 mA
[13:59:24.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  95 Ia 24.5687 mA
[13:59:24.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  93 Ia 23.7688 mA
[13:59:24.278] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 24.5687 mA
[13:59:24.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  92 Ia 23.7688 mA
[13:59:24.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  93 Ia 23.7688 mA
[13:59:24.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  94 Ia 23.7688 mA
[13:59:24.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  95 Ia 24.5687 mA
[13:59:24.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  93 Ia 23.7688 mA
[13:59:24.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  94 Ia 23.7688 mA
[13:59:24.984] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.3687 mA
[13:59:25.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  71 Ia 24.5687 mA
[13:59:25.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  69 Ia 23.7688 mA
[13:59:25.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  70 Ia 23.7688 mA
[13:59:25.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  71 Ia 24.5687 mA
[13:59:25.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  69 Ia 23.7688 mA
[13:59:25.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  70 Ia 23.7688 mA
[13:59:25.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  71 Ia 23.7688 mA
[13:59:25.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  72 Ia 24.5687 mA
[13:59:25.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  70 Ia 23.7688 mA
[13:59:25.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  71 Ia 24.5687 mA
[13:59:26.092] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  69 Ia 23.7688 mA
[13:59:26.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[13:59:26.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 22.9688 mA
[13:59:26.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 24.5687 mA
[13:59:26.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 24.5687 mA
[13:59:26.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  81 Ia 24.5687 mA
[13:59:26.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.7688 mA
[13:59:26.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.5687 mA
[13:59:26.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  78 Ia 22.9688 mA
[13:59:26.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 24.5687 mA
[13:59:27.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 24.5687 mA
[13:59:27.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.5687 mA
[13:59:27.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 22.9688 mA
[13:59:27.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[13:59:27.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[13:59:27.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[13:59:27.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 24.5687 mA
[13:59:27.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7688 mA
[13:59:27.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 23.7688 mA
[13:59:28.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 24.5687 mA
[13:59:28.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 23.7688 mA
[13:59:28.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 23.7688 mA
[13:59:28.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 23.7688 mA
[13:59:28.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  86 Ia 24.5687 mA
[13:59:28.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 23.7688 mA
[13:59:28.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.5687 mA
[13:59:28.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  76 Ia 24.5687 mA
[13:59:28.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  74 Ia 23.7688 mA
[13:59:28.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  75 Ia 24.5687 mA
[13:59:29.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  73 Ia 23.7688 mA
[13:59:29.116] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  74 Ia 24.5687 mA
[13:59:29.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  72 Ia 23.7688 mA
[13:59:29.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  73 Ia 23.7688 mA
[13:59:29.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  74 Ia 24.5687 mA
[13:59:29.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  72 Ia 23.7688 mA
[13:59:29.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  73 Ia 23.7688 mA
[13:59:29.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  74 Ia 24.5687 mA
[13:59:29.822] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.3687 mA
[13:59:29.922] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  71 Ia 23.7688 mA
[13:59:30.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  72 Ia 23.7688 mA
[13:59:30.124] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  73 Ia 23.7688 mA
[13:59:30.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  74 Ia 24.5687 mA
[13:59:30.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  72 Ia 23.7688 mA
[13:59:30.427] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  73 Ia 24.5687 mA
[13:59:30.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  71 Ia 23.7688 mA
[13:59:30.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  72 Ia 23.7688 mA
[13:59:30.728] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  73 Ia 24.5687 mA
[13:59:30.829] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  71 Ia 23.7688 mA
[13:59:30.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  72 Ia 23.7688 mA
[13:59:31.031] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[13:59:31.133] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[13:59:31.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 23.7688 mA
[13:59:31.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 24.5687 mA
[13:59:31.435] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[13:59:31.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 23.7688 mA
[13:59:31.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  83 Ia 24.5687 mA
[13:59:31.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  81 Ia 23.7688 mA
[13:59:31.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 23.7688 mA
[13:59:31.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  83 Ia 24.5687 mA
[13:59:32.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  81 Ia 23.7688 mA
[13:59:32.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 24.5687 mA
[13:59:32.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[13:59:32.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[13:59:32.444] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[13:59:32.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.5687 mA
[13:59:32.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.7688 mA
[13:59:32.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 24.5687 mA
[13:59:32.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 23.7688 mA
[13:59:32.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  83 Ia 24.5687 mA
[13:59:33.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 23.7688 mA
[13:59:33.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  82 Ia 23.7688 mA
[13:59:33.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.7688 mA
[13:59:33.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  84 Ia 24.5687 mA
[13:59:33.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[13:59:33.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[13:59:33.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5687 mA
[13:59:33.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.5687 mA
[13:59:33.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 23.7688 mA
[13:59:33.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  84 Ia 23.7688 mA
[13:59:34.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 24.5687 mA
[13:59:34.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 23.7688 mA
[13:59:34.258] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 23.7688 mA
[13:59:34.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.5687 mA
[13:59:34.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 23.7688 mA
[13:59:34.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  84 Ia 24.5687 mA
[13:59:34.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3688 mA
[13:59:34.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 25.3687 mA
[13:59:34.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.7688 mA
[13:59:34.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  88 Ia 23.7688 mA
[13:59:35.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  89 Ia 23.7688 mA
[13:59:35.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  90 Ia 23.7688 mA
[13:59:35.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 24.5687 mA
[13:59:35.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.7688 mA
[13:59:35.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  90 Ia 24.5687 mA
[13:59:35.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  88 Ia 23.7688 mA
[13:59:35.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  89 Ia 23.7688 mA
[13:59:35.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  90 Ia 23.7688 mA
[13:59:35.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3688 mA
[13:59:35.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5687 mA
[13:59:36.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 24.5687 mA
[13:59:36.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  90 Ia 23.7688 mA
[13:59:36.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  91 Ia 24.5687 mA
[13:59:36.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  89 Ia 23.7688 mA
[13:59:36.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  90 Ia 23.7688 mA
[13:59:36.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  91 Ia 23.7688 mA
[13:59:36.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  92 Ia 24.5687 mA
[13:59:36.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  90 Ia 23.7688 mA
[13:59:36.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  91 Ia 24.5687 mA
[13:59:36.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  89 Ia 23.7688 mA
[13:59:37.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[13:59:37.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[13:59:37.284] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[13:59:37.385] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[13:59:37.486] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 24.5687 mA
[13:59:37.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.7688 mA
[13:59:37.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  82 Ia 23.7688 mA
[13:59:37.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  83 Ia 24.5687 mA
[13:59:37.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  81 Ia 23.7688 mA
[13:59:37.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  82 Ia 23.7688 mA
[13:59:38.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 23.7688 mA
[13:59:38.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  84 Ia 23.7688 mA
[13:59:38.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9688 mA
[13:59:38.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.5687 mA
[13:59:38.494] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  82 Ia 24.5687 mA
[13:59:38.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 23.7688 mA
[13:59:38.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  81 Ia 24.5687 mA
[13:59:38.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 22.9688 mA
[13:59:38.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  85 Ia 24.5687 mA
[13:59:38.998] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 24.5687 mA
[13:59:39.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  81 Ia 23.7688 mA
[13:59:39.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  82 Ia 23.7688 mA
[13:59:39.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  83 Ia 24.5687 mA
[13:59:39.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 23.7688 mA
[13:59:39.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9688 mA
[13:59:39.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.5687 mA
[13:59:39.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  82 Ia 24.5687 mA
[13:59:39.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 23.7688 mA
[13:59:39.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  81 Ia 24.5687 mA
[13:59:40.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.7688 mA
[13:59:40.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 23.7688 mA
[13:59:40.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 24.5687 mA
[13:59:40.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 23.7688 mA
[13:59:40.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 23.7688 mA
[13:59:40.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  81 Ia 24.5687 mA
[13:59:40.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  79 Ia 22.9688 mA
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  94
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  94
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  69
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[13:59:40.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  72
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  90
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  89
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  84
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[13:59:40.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[13:59:42.469] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:59:42.469] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  19.3  19.3  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  19.3  19.3
[13:59:42.498] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:42.498] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:42.498] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:42.634] <TB2>     INFO: Expecting 231680 events.
[13:59:50.845] <TB2>     INFO: 231680 events read in total (7493ms).
[13:59:50.994] <TB2>     INFO: Test took 8493ms.
[13:59:51.196] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 125 and Delta(CalDel) = 60
[13:59:51.200] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:59:51.203] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:59:51.208] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 114 and Delta(CalDel) = 58
[13:59:51.211] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:59:51.214] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:59:51.218] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 59
[13:59:51.221] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:59:51.225] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:59:51.229] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:59:51.232] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:59:51.236] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:59:51.240] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:59:51.243] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:59:51.247] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:59:51.251] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 85 and Delta(CalDel) = 60
[13:59:51.291] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:51.326] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:51.326] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:51.326] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:51.463] <TB2>     INFO: Expecting 231680 events.
[13:59:59.730] <TB2>     INFO: 231680 events read in total (7552ms).
[13:59:59.735] <TB2>     INFO: Test took 8404ms.
[13:59:59.759] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 103 +/- 28
[14:00:00.071] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[14:00:00.075] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[14:00:00.079] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[14:00:00.082] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31
[14:00:00.085] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:00:00.089] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[14:00:00.092] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[14:00:00.096] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[14:00:00.099] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:00:00.103] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[14:00:00.106] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[14:00:00.110] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:00:00.113] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 32
[14:00:00.117] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[14:00:00.120] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[14:00:00.156] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:00:00.157] <TB2>     INFO: CalDel:      103   134   144   127   152   143   124   139   125   128   138   134   128   133   142   122
[14:00:00.157] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:00:00.161] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C1.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C2.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C3.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C4.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C5.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C6.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C7.dat
[14:00:00.162] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C8.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C9.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C10.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C11.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C12.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C13.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C14.dat
[14:00:00.163] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[14:00:00.163] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:00:00.163] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:00:00.163] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[14:00:00.163] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:00:00.247] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:00:00.247] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:00:00.247] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:00:00.247] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:00:00.250] <TB2>     INFO: ######################################################################
[14:00:00.250] <TB2>     INFO: PixTestTiming::doTest()
[14:00:00.250] <TB2>     INFO: ######################################################################
[14:00:00.250] <TB2>     INFO:    ----------------------------------------------------------------------
[14:00:00.250] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:00:00.250] <TB2>     INFO:    ----------------------------------------------------------------------
[14:00:00.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:00:02.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:00:04.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:00:06.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:00:08.966] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:11.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:13.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:15.789] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:18.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:20.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:22.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:24.882] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:27.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:29.429] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:31.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:33.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:36.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:39.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:42.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:44.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:46.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:48.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:51.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:53.380] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:55.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:57.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:58.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:01:00.218] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:01:01.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:03.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:04.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:06.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:07.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:09.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:10.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:12.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:13.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:15.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:16.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:18.470] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:19.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:22.265] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:23.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:26.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:28.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:30.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:42.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:45.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:47.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:49.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:52.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:01:54.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:01:56.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:01:58.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:02:01.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:02:03.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:02:05.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:07.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:10.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:12.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:14.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:17.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:19.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:21.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:23.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:02:26.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:02:28.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:02:30.719] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:02:32.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:02:35.265] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:02:37.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:02:39.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:02:42.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:02:44.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:02:46.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:02:48.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:02:51.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:02:53.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:02:55.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:02:57.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:03:00.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:03:12.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:03:14.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:03:15.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:03:17.261] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:03:18.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:03:20.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:03:21.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:03:23.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:03:24.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:03:26.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:03:27.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:03:29.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:03:30.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:03:32.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:03:33.993] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:03:35.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:03:37.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:03:38.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:03:40.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:03:41.596] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:03:43.116] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:03:44.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:03:46.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:03:47.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:03:49.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:03:52.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:03:54.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:03:56.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:03:59.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:04:01.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:04:03.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:04:05.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:04:08.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:04:10.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:04:12.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:04:14.960] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:04:17.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:04:19.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:04:21.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:04:23.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:04:25.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:04:27.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:04:29.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:04:31.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:04:33.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:04:36.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:04:38.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:04:41.119] <TB2>     INFO: TBM Phase Settings: 20
[14:04:41.119] <TB2>     INFO: 400MHz Phase: 5
[14:04:41.119] <TB2>     INFO: 160MHz Phase: 0
[14:04:41.119] <TB2>     INFO: Functional Phase Area: 3
[14:04:41.122] <TB2>     INFO: Test took 280872 ms.
[14:04:41.122] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:04:41.123] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:41.123] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:04:41.123] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:41.123] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:04:42.265] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:04:45.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:04:48.312] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:04:51.336] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:04:54.360] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:04:57.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:05:00.407] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:05:03.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:05:04.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:05:06.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:05:07.993] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:05:09.513] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:05:11.033] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:05:12.553] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:05:14.073] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:05:15.593] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:05:17.112] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:05:19.386] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:05:21.660] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:05:23.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:05:26.207] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:05:28.479] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:05:30.753] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:05:32.274] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:05:33.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:05:36.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:05:38.340] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:05:40.614] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:05:42.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:05:45.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:05:47.435] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:05:48.955] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:05:50.475] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:05:52.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:05:55.022] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:05:57.296] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:05:59.571] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:06:01.844] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:06:04.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:06:06.390] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:06:07.910] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:06:10.184] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:06:12.457] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:06:14.731] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:06:17.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:06:19.277] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:06:21.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:06:23.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:06:25.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:06:27.619] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:06:29.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:06:32.170] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:06:34.444] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:06:36.719] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:06:38.991] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:06:41.267] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:06:42.787] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:06:44.307] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:06:45.827] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:06:47.348] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:06:48.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:06:50.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:06:51.907] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:06:53.810] <TB2>     INFO: ROC Delay Settings: 227
[14:06:53.810] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:06:53.811] <TB2>     INFO: ROC Port 0 Delay: 3
[14:06:53.811] <TB2>     INFO: ROC Port 1 Delay: 4
[14:06:53.811] <TB2>     INFO: Functional ROC Area: 5
[14:06:53.813] <TB2>     INFO: Test took 132690 ms.
[14:06:53.813] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:06:53.814] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:53.814] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:06:53.814] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:54.952] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 a101 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 
[14:06:54.953] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4029 e022 c000 a102 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[14:06:54.953] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4029 4029 4029 4029 e022 c000 a103 8000 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 
[14:06:54.953] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:07:09.142] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:09.142] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:07:23.322] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:23.322] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:07:37.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:37.485] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:07:51.536] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:51.536] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:08:05.574] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:05.574] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:08:19.700] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:19.700] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:08:33.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:33.769] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:08:47.792] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:47.792] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:09:01.844] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:01.844] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:09:15.933] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:16.312] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:16.325] <TB2>     INFO: Decoding statistics:
[14:09:16.325] <TB2>     INFO:   General information:
[14:09:16.333] <TB2>     INFO: 	 16bit words read:         240000000
[14:09:16.333] <TB2>     INFO: 	 valid events total:       20000000
[14:09:16.333] <TB2>     INFO: 	 empty events:             20000000
[14:09:16.333] <TB2>     INFO: 	 valid events with pixels: 0
[14:09:16.333] <TB2>     INFO: 	 valid pixel hits:         0
[14:09:16.333] <TB2>     INFO:   Event errors: 	           0
[14:09:16.333] <TB2>     INFO: 	 start marker:             0
[14:09:16.333] <TB2>     INFO: 	 stop marker:              0
[14:09:16.333] <TB2>     INFO: 	 overflow:                 0
[14:09:16.333] <TB2>     INFO: 	 invalid 5bit words:       0
[14:09:16.333] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:09:16.333] <TB2>     INFO:   TBM errors: 		           0
[14:09:16.333] <TB2>     INFO: 	 flawed TBM headers:       0
[14:09:16.333] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:09:16.333] <TB2>     INFO: 	 event ID mismatches:      0
[14:09:16.333] <TB2>     INFO:   ROC errors: 		           0
[14:09:16.333] <TB2>     INFO: 	 missing ROC header(s):    0
[14:09:16.333] <TB2>     INFO: 	 misplaced readback start: 0
[14:09:16.333] <TB2>     INFO:   Pixel decoding errors:	   0
[14:09:16.333] <TB2>     INFO: 	 pixel data incomplete:    0
[14:09:16.333] <TB2>     INFO: 	 pixel address:            0
[14:09:16.333] <TB2>     INFO: 	 pulse height fill bit:    0
[14:09:16.333] <TB2>     INFO: 	 buffer corruption:        0
[14:09:16.333] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.333] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:09:16.333] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.333] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.333] <TB2>     INFO:    Read back bit status: 1
[14:09:16.333] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.333] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.333] <TB2>     INFO:    Timings are good!
[14:09:16.333] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.333] <TB2>     INFO: Test took 142520 ms.
[14:09:16.333] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:09:16.333] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:16.333] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:16.334] <TB2>     INFO: PixTestTiming::doTest took 556087 ms.
[14:09:16.334] <TB2>     INFO: PixTestTiming::doTest() done
[14:09:16.334] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:09:16.334] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:09:16.334] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:09:16.334] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:09:16.334] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:09:16.335] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:09:16.335] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:09:16.679] <TB2>     INFO: ######################################################################
[14:09:16.679] <TB2>     INFO: PixTestAlive::doTest()
[14:09:16.679] <TB2>     INFO: ######################################################################
[14:09:16.682] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.682] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:09:16.682] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:16.683] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:09:17.030] <TB2>     INFO: Expecting 41600 events.
[14:09:21.108] <TB2>     INFO: 41600 events read in total (3363ms).
[14:09:21.109] <TB2>     INFO: Test took 4425ms.
[14:09:21.116] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:21.116] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:09:21.116] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:09:21.492] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:09:21.492] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0
[14:09:21.492] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0
[14:09:21.495] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:21.495] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:09:21.495] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:21.496] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:09:21.847] <TB2>     INFO: Expecting 41600 events.
[14:09:24.812] <TB2>     INFO: 41600 events read in total (2250ms).
[14:09:24.812] <TB2>     INFO: Test took 3316ms.
[14:09:24.813] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:24.813] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:09:24.813] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:09:24.813] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:09:25.218] <TB2>     INFO: PixTestAlive::maskTest() done
[14:09:25.218] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:09:25.221] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:25.221] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:09:25.221] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:25.222] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:09:25.566] <TB2>     INFO: Expecting 41600 events.
[14:09:29.639] <TB2>     INFO: 41600 events read in total (3358ms).
[14:09:29.641] <TB2>     INFO: Test took 4419ms.
[14:09:29.649] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:29.649] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:09:29.649] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:09:30.025] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:09:30.025] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:09:30.025] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:09:30.025] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:09:30.034] <TB2>     INFO: ######################################################################
[14:09:30.034] <TB2>     INFO: PixTestTrim::doTest()
[14:09:30.034] <TB2>     INFO: ######################################################################
[14:09:30.036] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:30.036] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:09:30.036] <TB2>     INFO:    ----------------------------------------------------------------------
[14:09:30.115] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:09:30.115] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:09:30.146] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:30.146] <TB2>     INFO:     run 1 of 1
[14:09:30.147] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:30.489] <TB2>     INFO: Expecting 5025280 events.
[14:10:15.067] <TB2>     INFO: 1377464 events read in total (43863ms).
[14:10:58.807] <TB2>     INFO: 2740712 events read in total (87604ms).
[14:11:42.616] <TB2>     INFO: 4114664 events read in total (131413ms).
[14:12:11.532] <TB2>     INFO: 5025280 events read in total (160328ms).
[14:12:11.577] <TB2>     INFO: Test took 161431ms.
[14:12:11.645] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:11.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:13.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:14.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:15.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:17.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:18.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:20.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:21.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:22.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:24.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:25.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:27.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:28.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:29.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:31.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:32.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:33.928] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233676800
[14:12:33.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.328 minThrLimit = 98.3048 minThrNLimit = 124.451 -> result = 98.328 -> 98
[14:12:33.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4389 minThrLimit = 97.3953 minThrNLimit = 123.833 -> result = 97.4389 -> 97
[14:12:33.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8501 minThrLimit = 97.8438 minThrNLimit = 122.08 -> result = 97.8501 -> 97
[14:12:33.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.447 minThrLimit = 102.427 minThrNLimit = 128.196 -> result = 102.447 -> 102
[14:12:33.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.756 minThrLimit = 84.6692 minThrNLimit = 104.605 -> result = 84.756 -> 84
[14:12:33.933] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4784 minThrLimit = 93.4745 minThrNLimit = 119.025 -> result = 93.4784 -> 93
[14:12:33.933] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.117 minThrLimit = 102.116 minThrNLimit = 133.102 -> result = 102.117 -> 102
[14:12:33.933] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3374 minThrLimit = 99.3253 minThrNLimit = 125.726 -> result = 99.3374 -> 99
[14:12:33.934] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1042 minThrLimit = 92.0492 minThrNLimit = 116.933 -> result = 92.1042 -> 92
[14:12:33.934] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6627 minThrLimit = 87.6571 minThrNLimit = 119.603 -> result = 87.6627 -> 87
[14:12:33.935] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9161 minThrLimit = 92.8636 minThrNLimit = 121.032 -> result = 92.9161 -> 92
[14:12:33.935] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.617 minThrLimit = 100.596 minThrNLimit = 122.712 -> result = 100.617 -> 100
[14:12:33.935] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7934 minThrLimit = 97.7839 minThrNLimit = 121.717 -> result = 97.7934 -> 97
[14:12:33.936] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7827 minThrLimit = 95.7787 minThrNLimit = 117.713 -> result = 95.7827 -> 95
[14:12:33.936] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7657 minThrLimit = 84.7349 minThrNLimit = 110.318 -> result = 84.7657 -> 84
[14:12:33.936] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8468 minThrLimit = 90.8135 minThrNLimit = 117.476 -> result = 90.8468 -> 90
[14:12:33.936] <TB2>     INFO: ROC 0 VthrComp = 98
[14:12:33.937] <TB2>     INFO: ROC 1 VthrComp = 97
[14:12:33.937] <TB2>     INFO: ROC 2 VthrComp = 97
[14:12:33.937] <TB2>     INFO: ROC 3 VthrComp = 102
[14:12:33.937] <TB2>     INFO: ROC 4 VthrComp = 84
[14:12:33.937] <TB2>     INFO: ROC 5 VthrComp = 93
[14:12:33.938] <TB2>     INFO: ROC 6 VthrComp = 102
[14:12:33.938] <TB2>     INFO: ROC 7 VthrComp = 99
[14:12:33.938] <TB2>     INFO: ROC 8 VthrComp = 92
[14:12:33.938] <TB2>     INFO: ROC 9 VthrComp = 87
[14:12:33.938] <TB2>     INFO: ROC 10 VthrComp = 92
[14:12:33.938] <TB2>     INFO: ROC 11 VthrComp = 100
[14:12:33.938] <TB2>     INFO: ROC 12 VthrComp = 97
[14:12:33.939] <TB2>     INFO: ROC 13 VthrComp = 95
[14:12:33.939] <TB2>     INFO: ROC 14 VthrComp = 84
[14:12:33.939] <TB2>     INFO: ROC 15 VthrComp = 90
[14:12:33.939] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:12:33.939] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:12:33.958] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:33.958] <TB2>     INFO:     run 1 of 1
[14:12:33.958] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:34.306] <TB2>     INFO: Expecting 5025280 events.
[14:13:10.010] <TB2>     INFO: 886128 events read in total (34989ms).
[14:13:45.570] <TB2>     INFO: 1769776 events read in total (70550ms).
[14:14:21.302] <TB2>     INFO: 2651856 events read in total (106281ms).
[14:14:56.677] <TB2>     INFO: 3524864 events read in total (141656ms).
[14:15:31.979] <TB2>     INFO: 4393984 events read in total (176958ms).
[14:15:56.818] <TB2>     INFO: 5025280 events read in total (201797ms).
[14:15:56.894] <TB2>     INFO: Test took 202936ms.
[14:15:57.071] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:57.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:59.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:00.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:02.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:03.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:05.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:06.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:08.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:10.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:11.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:13.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:14.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:16.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:17.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:19.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:21.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:22.700] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270024704
[14:16:22.704] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6512 for pixel 5/79 mean/min/max = 45.225/31.6724/58.7775
[14:16:22.704] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.3633 for pixel 22/0 mean/min/max = 44.7122/32.0435/57.3809
[14:16:22.704] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.7648 for pixel 6/3 mean/min/max = 45.114/32.3894/57.8385
[14:16:22.705] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9469 for pixel 34/2 mean/min/max = 44.2749/32.3853/56.1646
[14:16:22.705] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.5122 for pixel 51/1 mean/min/max = 45.3805/33.2345/57.5265
[14:16:22.705] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.7344 for pixel 6/26 mean/min/max = 45.6555/32.5357/58.7752
[14:16:22.706] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.6946 for pixel 24/68 mean/min/max = 43.4816/31.5804/55.3828
[14:16:22.706] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.6233 for pixel 0/12 mean/min/max = 45.1527/31.6742/58.6312
[14:16:22.706] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.8556 for pixel 41/0 mean/min/max = 44.6527/33.19/56.1155
[14:16:22.707] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.3176 for pixel 0/15 mean/min/max = 43.7317/32.7853/54.678
[14:16:22.707] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.679 for pixel 0/26 mean/min/max = 44.6618/34.3943/54.9293
[14:16:22.707] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.3698 for pixel 16/78 mean/min/max = 45.198/31.855/58.541
[14:16:22.707] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.0246 for pixel 7/17 mean/min/max = 45.3382/32.5846/58.0919
[14:16:22.708] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7739 for pixel 1/11 mean/min/max = 44.8558/32.6005/57.111
[14:16:22.708] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4736 for pixel 5/2 mean/min/max = 44.2299/32.9339/55.5259
[14:16:22.708] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.845 for pixel 8/38 mean/min/max = 45.0361/34.1979/55.8742
[14:16:22.709] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:16:22.841] <TB2>     INFO: Expecting 411648 events.
[14:16:30.431] <TB2>     INFO: 411648 events read in total (6876ms).
[14:16:30.437] <TB2>     INFO: Expecting 411648 events.
[14:16:38.026] <TB2>     INFO: 411648 events read in total (6924ms).
[14:16:38.040] <TB2>     INFO: Expecting 411648 events.
[14:16:45.443] <TB2>     INFO: 411648 events read in total (6751ms).
[14:16:45.454] <TB2>     INFO: Expecting 411648 events.
[14:16:52.923] <TB2>     INFO: 411648 events read in total (6804ms).
[14:16:52.937] <TB2>     INFO: Expecting 411648 events.
[14:17:00.335] <TB2>     INFO: 411648 events read in total (6740ms).
[14:17:00.351] <TB2>     INFO: Expecting 411648 events.
[14:17:07.958] <TB2>     INFO: 411648 events read in total (6941ms).
[14:17:07.976] <TB2>     INFO: Expecting 411648 events.
[14:17:15.606] <TB2>     INFO: 411648 events read in total (6980ms).
[14:17:15.628] <TB2>     INFO: Expecting 411648 events.
[14:17:23.209] <TB2>     INFO: 411648 events read in total (6937ms).
[14:17:23.234] <TB2>     INFO: Expecting 411648 events.
[14:17:30.930] <TB2>     INFO: 411648 events read in total (7054ms).
[14:17:30.957] <TB2>     INFO: Expecting 411648 events.
[14:17:38.562] <TB2>     INFO: 411648 events read in total (6964ms).
[14:17:38.592] <TB2>     INFO: Expecting 411648 events.
[14:17:46.177] <TB2>     INFO: 411648 events read in total (6946ms).
[14:17:46.211] <TB2>     INFO: Expecting 411648 events.
[14:17:53.724] <TB2>     INFO: 411648 events read in total (6873ms).
[14:17:53.758] <TB2>     INFO: Expecting 411648 events.
[14:18:01.204] <TB2>     INFO: 411648 events read in total (6804ms).
[14:18:01.242] <TB2>     INFO: Expecting 411648 events.
[14:18:08.681] <TB2>     INFO: 411648 events read in total (6804ms).
[14:18:08.722] <TB2>     INFO: Expecting 411648 events.
[14:18:16.199] <TB2>     INFO: 411648 events read in total (6848ms).
[14:18:16.243] <TB2>     INFO: Expecting 411648 events.
[14:18:23.793] <TB2>     INFO: 411648 events read in total (6928ms).
[14:18:23.838] <TB2>     INFO: Test took 121129ms.
[14:18:24.334] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4787 < 35 for itrim = 100; old thr = 34.0447 ... break
[14:18:24.377] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0598 < 35 for itrim = 110; old thr = 33.9578 ... break
[14:18:24.410] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5174 < 35 for itrim+1 = 95; old thr = 34.6498 ... break
[14:18:24.452] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7926 < 35 for itrim+1 = 104; old thr = 34.8277 ... break
[14:18:24.478] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1701 < 35 for itrim = 86; old thr = 33.9894 ... break
[14:18:24.520] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5205 < 35 for itrim+1 = 114; old thr = 34.6061 ... break
[14:18:24.569] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4363 < 35 for itrim = 106; old thr = 33.7591 ... break
[14:18:24.607] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0054 < 35 for itrim = 114; old thr = 34.2272 ... break
[14:18:24.649] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6925 < 35 for itrim+1 = 97; old thr = 34.8743 ... break
[14:18:24.693] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2438 < 35 for itrim = 102; old thr = 33.6609 ... break
[14:18:24.734] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7289 < 35 for itrim+1 = 93; old thr = 34.9866 ... break
[14:18:24.765] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6156 < 35 for itrim = 99; old thr = 33.6739 ... break
[14:18:24.806] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8198 < 35 for itrim = 113; old thr = 33.9057 ... break
[14:18:24.847] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.023 < 35 for itrim = 106; old thr = 33.7651 ... break
[14:18:24.892] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1114 < 35 for itrim = 108; old thr = 34.1741 ... break
[14:18:24.935] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1322 < 35 for itrim+1 = 107; old thr = 34.9431 ... break
[14:18:25.011] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:18:25.022] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:25.022] <TB2>     INFO:     run 1 of 1
[14:18:25.023] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:25.365] <TB2>     INFO: Expecting 5025280 events.
[14:19:00.825] <TB2>     INFO: 871224 events read in total (34744ms).
[14:19:35.865] <TB2>     INFO: 1739968 events read in total (69784ms).
[14:20:10.979] <TB2>     INFO: 2607616 events read in total (104898ms).
[14:20:46.069] <TB2>     INFO: 3465984 events read in total (139988ms).
[14:21:21.199] <TB2>     INFO: 4319880 events read in total (175118ms).
[14:21:49.100] <TB2>     INFO: 5025280 events read in total (203019ms).
[14:21:49.186] <TB2>     INFO: Test took 204163ms.
[14:21:49.373] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:49.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:51.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:52.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:54.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:55.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:57.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:58.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:00.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:01.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:03.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:04.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:06.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:08.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:09.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:11.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:12.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:14.192] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314982400
[14:22:14.194] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.635017 .. 51.912944
[14:22:14.268] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:22:14.279] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:14.279] <TB2>     INFO:     run 1 of 1
[14:22:14.279] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:14.621] <TB2>     INFO: Expecting 2063360 events.
[14:22:56.419] <TB2>     INFO: 1152720 events read in total (41076ms).
[14:23:28.666] <TB2>     INFO: 2063360 events read in total (73323ms).
[14:23:28.691] <TB2>     INFO: Test took 74413ms.
[14:23:28.739] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:28.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:29.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:30.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:31.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:32.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:33.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:34.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:35.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:36.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:37.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:38.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:39.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:40.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:41.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:42.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:44.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:45.030] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242462720
[14:23:45.110] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.000835 .. 46.789739
[14:23:45.184] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:23:45.194] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:45.194] <TB2>     INFO:     run 1 of 1
[14:23:45.194] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:45.537] <TB2>     INFO: Expecting 1697280 events.
[14:24:25.925] <TB2>     INFO: 1145328 events read in total (39674ms).
[14:24:45.508] <TB2>     INFO: 1697280 events read in total (59257ms).
[14:24:45.527] <TB2>     INFO: Test took 60334ms.
[14:24:45.564] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:45.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:46.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:47.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:48.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:49.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:50.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:51.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:52.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:53.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:54.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:55.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:56.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:57.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:58.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:59.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:00.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:01.184] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273084416
[14:25:01.268] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.339350 .. 42.648121
[14:25:01.348] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:25:01.360] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:01.361] <TB2>     INFO:     run 1 of 1
[14:25:01.362] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:01.715] <TB2>     INFO: Expecting 1431040 events.
[14:25:42.656] <TB2>     INFO: 1164040 events read in total (40226ms).
[14:25:52.377] <TB2>     INFO: 1431040 events read in total (49948ms).
[14:25:52.392] <TB2>     INFO: Test took 51030ms.
[14:25:52.422] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:52.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:53.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:54.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:55.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:56.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:57.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:58.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:59.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:00.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:02.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:03.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:04.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:05.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:06.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:07.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:08.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:09.406] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333889536
[14:26:09.488] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.458942 .. 42.648121
[14:26:09.565] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:26:09.575] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:09.575] <TB2>     INFO:     run 1 of 1
[14:26:09.575] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:09.923] <TB2>     INFO: Expecting 1364480 events.
[14:26:51.629] <TB2>     INFO: 1144560 events read in total (40991ms).
[14:26:59.838] <TB2>     INFO: 1364480 events read in total (49200ms).
[14:26:59.858] <TB2>     INFO: Test took 50284ms.
[14:26:59.892] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:59.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:00.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:01.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:02.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:03.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:04.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:05.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:06.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:07.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:08.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:09.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:10.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:11.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:12.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:13.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:14.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:15.687] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345079808
[14:27:15.780] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:27:15.780] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:27:15.791] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:15.791] <TB2>     INFO:     run 1 of 1
[14:27:15.791] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:16.144] <TB2>     INFO: Expecting 1364480 events.
[14:27:55.243] <TB2>     INFO: 1076632 events read in total (38384ms).
[14:28:06.042] <TB2>     INFO: 1364480 events read in total (49183ms).
[14:28:06.055] <TB2>     INFO: Test took 50264ms.
[14:28:06.089] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:06.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:07.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:08.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:09.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:10.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:10.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:11.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:12.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:13.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:14.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:15.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:16.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:17.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:18.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:19.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:20.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:21.627] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356130816
[14:28:21.659] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[14:28:21.659] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[14:28:21.659] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[14:28:21.659] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[14:28:21.659] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[14:28:21.659] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[14:28:21.660] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[14:28:21.661] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[14:28:21.661] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C0.dat
[14:28:21.668] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C1.dat
[14:28:21.675] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C2.dat
[14:28:21.681] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C3.dat
[14:28:21.688] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C4.dat
[14:28:21.695] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C5.dat
[14:28:21.702] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C6.dat
[14:28:21.708] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C7.dat
[14:28:21.715] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C8.dat
[14:28:21.722] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C9.dat
[14:28:21.728] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C10.dat
[14:28:21.735] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C11.dat
[14:28:21.742] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C12.dat
[14:28:21.749] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C13.dat
[14:28:21.755] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C14.dat
[14:28:21.762] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C15.dat
[14:28:21.769] <TB2>     INFO: PixTestTrim::trimTest() done
[14:28:21.769] <TB2>     INFO: vtrim:     100 110  95 104  86 114 106 114  97 102  93  99 113 106 108 107 
[14:28:21.769] <TB2>     INFO: vthrcomp:   98  97  97 102  84  93 102  99  92  87  92 100  97  95  84  90 
[14:28:21.769] <TB2>     INFO: vcal mean:  35.04  35.02  35.05  34.96  35.04  35.05  34.97  35.01  35.03  34.98  35.01  35.00  35.03  35.02  35.07  35.06 
[14:28:21.769] <TB2>     INFO: vcal RMS:    0.84   0.86   0.86   0.82   0.81   0.90   0.80   0.82   0.80   1.32   0.75   0.93   0.87   0.84   0.79   0.78 
[14:28:21.769] <TB2>     INFO: bits mean:   9.12   9.82   9.65   9.79   9.13   9.63  10.12   9.27   9.68  10.01   9.13   9.95   9.83   9.62   9.87   9.57 
[14:28:21.769] <TB2>     INFO: bits RMS:    3.03   2.65   2.70   2.59   2.77   2.59   2.62   2.90   2.54   2.51   2.60   2.55   2.56   2.64   2.50   2.41 
[14:28:21.779] <TB2>     INFO:    ----------------------------------------------------------------------
[14:28:21.779] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:28:21.779] <TB2>     INFO:    ----------------------------------------------------------------------
[14:28:21.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:28:21.781] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:28:21.792] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:21.792] <TB2>     INFO:     run 1 of 1
[14:28:21.792] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:22.141] <TB2>     INFO: Expecting 4160000 events.
[14:29:08.099] <TB2>     INFO: 1125975 events read in total (45243ms).
[14:29:52.584] <TB2>     INFO: 2238960 events read in total (89728ms).
[14:30:36.552] <TB2>     INFO: 3339095 events read in total (133696ms).
[14:31:10.372] <TB2>     INFO: 4160000 events read in total (167516ms).
[14:31:10.429] <TB2>     INFO: Test took 168637ms.
[14:31:10.558] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:10.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:12.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:14.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:16.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:18.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:20.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:22.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:24.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:26.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:28.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:30.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:32.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:34.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:36.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:38.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:40.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:42.077] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329519104
[14:31:42.078] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:31:42.152] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:31:42.152] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[14:31:42.163] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:42.163] <TB2>     INFO:     run 1 of 1
[14:31:42.163] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:42.511] <TB2>     INFO: Expecting 3785600 events.
[14:32:29.096] <TB2>     INFO: 1132035 events read in total (45870ms).
[14:33:18.498] <TB2>     INFO: 2249835 events read in total (95272ms).
[14:34:04.080] <TB2>     INFO: 3353945 events read in total (140855ms).
[14:34:22.010] <TB2>     INFO: 3785600 events read in total (158784ms).
[14:34:22.072] <TB2>     INFO: Test took 159910ms.
[14:34:22.193] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:22.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:24.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:26.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:27.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:29.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:31.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:33.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:35.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:37.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:39.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:41.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:42.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:44.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:46.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:48.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:50.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:52.368] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368979968
[14:34:52.369] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:34:52.445] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:34:52.445] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:34:52.457] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:52.457] <TB2>     INFO:     run 1 of 1
[14:34:52.457] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:52.801] <TB2>     INFO: Expecting 3515200 events.
[14:35:40.111] <TB2>     INFO: 1175630 events read in total (46596ms).
[14:36:26.052] <TB2>     INFO: 2330880 events read in total (92537ms).
[14:37:11.924] <TB2>     INFO: 3477115 events read in total (138409ms).
[14:37:13.816] <TB2>     INFO: 3515200 events read in total (140301ms).
[14:37:13.857] <TB2>     INFO: Test took 141400ms.
[14:37:13.952] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:14.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:15.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:17.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:19.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:21.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:22.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:24.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:26.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:28.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:30.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:31.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:33.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:35.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:37.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:38.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:40.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:42.650] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374206464
[14:37:42.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:37:42.725] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:37:42.725] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:37:42.736] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:42.736] <TB2>     INFO:     run 1 of 1
[14:37:42.736] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:43.079] <TB2>     INFO: Expecting 3494400 events.
[14:38:29.976] <TB2>     INFO: 1178295 events read in total (46182ms).
[14:39:16.299] <TB2>     INFO: 2336555 events read in total (92505ms).
[14:40:01.511] <TB2>     INFO: 3487420 events read in total (137717ms).
[14:40:02.175] <TB2>     INFO: 3494400 events read in total (138381ms).
[14:40:02.219] <TB2>     INFO: Test took 139484ms.
[14:40:02.319] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:02.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:04.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:06.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:07.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:09.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:11.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:13.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:14.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:16.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:18.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:20.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:22.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:23.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:25.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:27.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:29.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:30.881] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374460416
[14:40:30.882] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:40:30.956] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:40:30.956] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:40:30.968] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:30.968] <TB2>     INFO:     run 1 of 1
[14:40:30.968] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:31.311] <TB2>     INFO: Expecting 3473600 events.
[14:41:17.602] <TB2>     INFO: 1180950 events read in total (45576ms).
[14:42:04.031] <TB2>     INFO: 2342430 events read in total (92005ms).
[14:42:50.206] <TB2>     INFO: 3473600 events read in total (138180ms).
[14:42:50.250] <TB2>     INFO: Test took 139282ms.
[14:42:50.356] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:50.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:52.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:54.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:55.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:57.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:59.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:01.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:03.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:05.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:07.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:08.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:10.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:12.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:14.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:16.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:18.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:20.030] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387235840
[14:43:20.031] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.41477, thr difference RMS: 1.68895
[14:43:20.031] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.81205, thr difference RMS: 1.69726
[14:43:20.032] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.6549, thr difference RMS: 1.92976
[14:43:20.032] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.45417, thr difference RMS: 1.57916
[14:43:20.032] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.92609, thr difference RMS: 1.3444
[14:43:20.032] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.29302, thr difference RMS: 1.6072
[14:43:20.032] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.57674, thr difference RMS: 1.56635
[14:43:20.033] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.40774, thr difference RMS: 1.52997
[14:43:20.033] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.02134, thr difference RMS: 1.58906
[14:43:20.033] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.08929, thr difference RMS: 1.31548
[14:43:20.033] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.26239, thr difference RMS: 1.32046
[14:43:20.033] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.6528, thr difference RMS: 1.70813
[14:43:20.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.23898, thr difference RMS: 1.79862
[14:43:20.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.93267, thr difference RMS: 1.64362
[14:43:20.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.14728, thr difference RMS: 1.23629
[14:43:20.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.85342, thr difference RMS: 1.28157
[14:43:20.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.48744, thr difference RMS: 1.6859
[14:43:20.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.87921, thr difference RMS: 1.67916
[14:43:20.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.70223, thr difference RMS: 1.92501
[14:43:20.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.50086, thr difference RMS: 1.5784
[14:43:20.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.84529, thr difference RMS: 1.35798
[14:43:20.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.28952, thr difference RMS: 1.61641
[14:43:20.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.61715, thr difference RMS: 1.56902
[14:43:20.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.31706, thr difference RMS: 1.51856
[14:43:20.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.05446, thr difference RMS: 1.5739
[14:43:20.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.97375, thr difference RMS: 1.31641
[14:43:20.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.26607, thr difference RMS: 1.33537
[14:43:20.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.7561, thr difference RMS: 1.74431
[14:43:20.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.26997, thr difference RMS: 1.77591
[14:43:20.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.96195, thr difference RMS: 1.61988
[14:43:20.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.12012, thr difference RMS: 1.22581
[14:43:20.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.86745, thr difference RMS: 1.2635
[14:43:20.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.61686, thr difference RMS: 1.68463
[14:43:20.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.01328, thr difference RMS: 1.6691
[14:43:20.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.76855, thr difference RMS: 1.95258
[14:43:20.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.59223, thr difference RMS: 1.58078
[14:43:20.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.96744, thr difference RMS: 1.32361
[14:43:20.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.3549, thr difference RMS: 1.58086
[14:43:20.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.59659, thr difference RMS: 1.56674
[14:43:20.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.3168, thr difference RMS: 1.51942
[14:43:20.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.21132, thr difference RMS: 1.54252
[14:43:20.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.03914, thr difference RMS: 1.3081
[14:43:20.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.33974, thr difference RMS: 1.32155
[14:43:20.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.9688, thr difference RMS: 1.76357
[14:43:20.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.33954, thr difference RMS: 1.7874
[14:43:20.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.97678, thr difference RMS: 1.65625
[14:43:20.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.10585, thr difference RMS: 1.2342
[14:43:20.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.92301, thr difference RMS: 1.25793
[14:43:20.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.5937, thr difference RMS: 1.72282
[14:43:20.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.09778, thr difference RMS: 1.66434
[14:43:20.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.85855, thr difference RMS: 1.98822
[14:43:20.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.61029, thr difference RMS: 1.59021
[14:43:20.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.92038, thr difference RMS: 1.32475
[14:43:20.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.42313, thr difference RMS: 1.56692
[14:43:20.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.69988, thr difference RMS: 1.55233
[14:43:20.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.41791, thr difference RMS: 1.50693
[14:43:20.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.37067, thr difference RMS: 1.53271
[14:43:20.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.12909, thr difference RMS: 1.30673
[14:43:20.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.42172, thr difference RMS: 1.31171
[14:43:20.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.0943, thr difference RMS: 1.80566
[14:43:20.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.4311, thr difference RMS: 1.79194
[14:43:20.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.064, thr difference RMS: 1.65585
[14:43:20.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.14949, thr difference RMS: 1.24518
[14:43:20.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.0974, thr difference RMS: 1.24334
[14:43:20.158] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:43:20.162] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2030 seconds
[14:43:20.162] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:43:20.895] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:43:20.895] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:43:20.898] <TB2>     INFO: ######################################################################
[14:43:20.898] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:43:20.898] <TB2>     INFO: ######################################################################
[14:43:20.898] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:20.898] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:43:20.898] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:20.898] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:43:20.910] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:43:20.910] <TB2>     INFO:     run 1 of 1
[14:43:20.910] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:21.252] <TB2>     INFO: Expecting 59072000 events.
[14:43:50.565] <TB2>     INFO: 1072400 events read in total (28598ms).
[14:44:18.800] <TB2>     INFO: 2141600 events read in total (56833ms).
[14:44:47.640] <TB2>     INFO: 3212400 events read in total (85673ms).
[14:45:16.253] <TB2>     INFO: 4283800 events read in total (114286ms).
[14:45:44.794] <TB2>     INFO: 5352000 events read in total (142827ms).
[14:46:13.738] <TB2>     INFO: 6422400 events read in total (171771ms).
[14:46:42.621] <TB2>     INFO: 7492800 events read in total (200654ms).
[14:47:11.526] <TB2>     INFO: 8562000 events read in total (229559ms).
[14:47:40.419] <TB2>     INFO: 9634400 events read in total (258452ms).
[14:48:09.304] <TB2>     INFO: 10703000 events read in total (287337ms).
[14:48:38.360] <TB2>     INFO: 11771400 events read in total (316393ms).
[14:49:07.268] <TB2>     INFO: 12843800 events read in total (345301ms).
[14:49:36.214] <TB2>     INFO: 13913000 events read in total (374247ms).
[14:50:05.250] <TB2>     INFO: 14982800 events read in total (403283ms).
[14:50:34.207] <TB2>     INFO: 16054400 events read in total (432240ms).
[14:51:03.331] <TB2>     INFO: 17122600 events read in total (461364ms).
[14:51:32.483] <TB2>     INFO: 18192600 events read in total (490516ms).
[14:52:01.415] <TB2>     INFO: 19265000 events read in total (519448ms).
[14:52:30.390] <TB2>     INFO: 20333600 events read in total (548423ms).
[14:52:59.249] <TB2>     INFO: 21404200 events read in total (577282ms).
[14:53:28.335] <TB2>     INFO: 22473600 events read in total (606368ms).
[14:53:57.171] <TB2>     INFO: 23542600 events read in total (635204ms).
[14:54:26.148] <TB2>     INFO: 24615800 events read in total (664181ms).
[14:54:55.131] <TB2>     INFO: 25685000 events read in total (693164ms).
[14:55:23.999] <TB2>     INFO: 26753400 events read in total (722032ms).
[14:55:52.842] <TB2>     INFO: 27825000 events read in total (750875ms).
[14:56:21.635] <TB2>     INFO: 28894000 events read in total (779668ms).
[14:56:50.487] <TB2>     INFO: 29964600 events read in total (808520ms).
[14:57:19.370] <TB2>     INFO: 31036200 events read in total (837403ms).
[14:57:48.220] <TB2>     INFO: 32104400 events read in total (866253ms).
[14:58:17.190] <TB2>     INFO: 33174000 events read in total (895223ms).
[14:58:46.231] <TB2>     INFO: 34244600 events read in total (924264ms).
[14:59:15.173] <TB2>     INFO: 35313600 events read in total (953206ms).
[14:59:44.113] <TB2>     INFO: 36384200 events read in total (982146ms).
[15:00:13.036] <TB2>     INFO: 37453800 events read in total (1011069ms).
[15:00:41.958] <TB2>     INFO: 38521400 events read in total (1039991ms).
[15:01:10.887] <TB2>     INFO: 39589200 events read in total (1068920ms).
[15:01:39.787] <TB2>     INFO: 40662200 events read in total (1097820ms).
[15:02:08.682] <TB2>     INFO: 41731200 events read in total (1126715ms).
[15:02:37.819] <TB2>     INFO: 42799800 events read in total (1155852ms).
[15:03:06.762] <TB2>     INFO: 43870800 events read in total (1184795ms).
[15:03:35.668] <TB2>     INFO: 44939000 events read in total (1213701ms).
[15:04:04.642] <TB2>     INFO: 46006600 events read in total (1242675ms).
[15:04:33.479] <TB2>     INFO: 47076600 events read in total (1271512ms).
[15:05:02.448] <TB2>     INFO: 48147000 events read in total (1300481ms).
[15:05:31.418] <TB2>     INFO: 49214800 events read in total (1329451ms).
[15:06:00.402] <TB2>     INFO: 50282200 events read in total (1358435ms).
[15:06:29.347] <TB2>     INFO: 51355000 events read in total (1387380ms).
[15:06:58.224] <TB2>     INFO: 52422800 events read in total (1416257ms).
[15:07:26.986] <TB2>     INFO: 53490600 events read in total (1445019ms).
[15:07:55.435] <TB2>     INFO: 54558200 events read in total (1473468ms).
[15:08:24.005] <TB2>     INFO: 55628400 events read in total (1502038ms).
[15:08:52.473] <TB2>     INFO: 56696400 events read in total (1530506ms).
[15:09:21.014] <TB2>     INFO: 57764600 events read in total (1559047ms).
[15:09:49.447] <TB2>     INFO: 58835800 events read in total (1587480ms).
[15:09:56.049] <TB2>     INFO: 59072000 events read in total (1594082ms).
[15:09:56.069] <TB2>     INFO: Test took 1595159ms.
[15:09:56.128] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:56.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:56.268] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:57.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:57.449] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:58.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:58.608] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:59.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:59.771] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:00.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:00.950] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:02.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:02.115] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:03.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:03.260] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:04.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:04.403] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:05.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:05.573] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:06.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:06.759] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:07.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:07.952] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:09.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:09.193] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:10.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:10.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:11.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:11.681] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:12.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:12.879] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:14.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:14.041] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:15.225] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501927936
[15:10:15.256] <TB2>     INFO: PixTestScurves::scurves() done 
[15:10:15.256] <TB2>     INFO: Vcal mean:  35.12  35.04  35.13  35.02  35.11  35.10  35.05  35.12  35.09  35.00  35.14  35.10  35.10  35.12  35.07  35.11 
[15:10:15.256] <TB2>     INFO: Vcal RMS:    0.72   0.74   0.75   0.68   0.67   0.78   0.66   0.69   0.68   1.25   0.61   0.79   0.75   0.72   0.66   0.66 
[15:10:15.256] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:10:15.332] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:10:15.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:10:15.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:10:15.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:10:15.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:10:15.332] <TB2>     INFO: ######################################################################
[15:10:15.332] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:10:15.332] <TB2>     INFO: ######################################################################
[15:10:15.336] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:10:15.679] <TB2>     INFO: Expecting 41600 events.
[15:10:19.763] <TB2>     INFO: 41600 events read in total (3357ms).
[15:10:19.763] <TB2>     INFO: Test took 4427ms.
[15:10:19.771] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:19.771] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:10:19.771] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 42, 21] has eff 0/10
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 42, 21]
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 44, 25] has eff 0/10
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 44, 25]
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 44, 26] has eff 0/10
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 44, 26]
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 45, 26] has eff 0/10
[15:10:19.776] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 45, 26]
[15:10:19.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[15:10:19.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:10:19.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:10:19.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:10:20.118] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:20.466] <TB2>     INFO: Expecting 41600 events.
[15:10:24.620] <TB2>     INFO: 41600 events read in total (3439ms).
[15:10:24.620] <TB2>     INFO: Test took 4502ms.
[15:10:24.628] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:24.628] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:10:24.628] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:10:24.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.096
[15:10:24.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 164
[15:10:24.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.251
[15:10:24.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,9] phvalue 179
[15:10:24.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.129
[15:10:24.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.257
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 172
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.775
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.555
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 178
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.22
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.045
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.087
[15:10:24.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.997
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 188
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.026
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.936
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.016
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.996
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.721
[15:10:24.635] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 177
[15:10:24.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.939
[15:10:24.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 166
[15:10:24.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:10:24.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:10:24.636] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:10:24.724] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:25.145] <TB2>     INFO: Expecting 41600 events.
[15:10:29.180] <TB2>     INFO: 41600 events read in total (3320ms).
[15:10:29.181] <TB2>     INFO: Test took 4456ms.
[15:10:29.189] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:29.189] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:10:29.189] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:10:29.193] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 2
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.6057
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,20] phvalue 57
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7739
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 73
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.8959
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 51
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9316
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 60
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7085
[15:10:29.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 78
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2265
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8105
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 75
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0496
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 63
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9992
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 64
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2989
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 83
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.814
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 60
[15:10:29.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0302
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 68
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5196
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,50] phvalue 71
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8158
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.061
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3585
[15:10:29.196] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 61
[15:10:29.198] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 20, 0 0
[15:10:29.605] <TB2>     INFO: Expecting 2560 events.
[15:10:30.563] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:30.564] <TB2>     INFO: Test took 1366ms.
[15:10:30.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:30.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 1 1
[15:10:31.071] <TB2>     INFO: Expecting 2560 events.
[15:10:32.028] <TB2>     INFO: 2560 events read in total (242ms).
[15:10:32.028] <TB2>     INFO: Test took 1464ms.
[15:10:32.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:32.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 2 2
[15:10:32.536] <TB2>     INFO: Expecting 2560 events.
[15:10:33.493] <TB2>     INFO: 2560 events read in total (242ms).
[15:10:33.493] <TB2>     INFO: Test took 1464ms.
[15:10:33.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:33.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 3 3
[15:10:33.001] <TB2>     INFO: Expecting 2560 events.
[15:10:34.958] <TB2>     INFO: 2560 events read in total (242ms).
[15:10:34.958] <TB2>     INFO: Test took 1465ms.
[15:10:34.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:34.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 4 4
[15:10:35.465] <TB2>     INFO: Expecting 2560 events.
[15:10:36.422] <TB2>     INFO: 2560 events read in total (242ms).
[15:10:36.423] <TB2>     INFO: Test took 1465ms.
[15:10:36.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:36.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[15:10:36.931] <TB2>     INFO: Expecting 2560 events.
[15:10:37.887] <TB2>     INFO: 2560 events read in total (241ms).
[15:10:37.887] <TB2>     INFO: Test took 1464ms.
[15:10:37.887] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:37.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 6 6
[15:10:38.396] <TB2>     INFO: Expecting 2560 events.
[15:10:39.351] <TB2>     INFO: 2560 events read in total (241ms).
[15:10:39.352] <TB2>     INFO: Test took 1464ms.
[15:10:39.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:39.352] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[15:10:39.859] <TB2>     INFO: Expecting 2560 events.
[15:10:40.815] <TB2>     INFO: 2560 events read in total (241ms).
[15:10:40.815] <TB2>     INFO: Test took 1463ms.
[15:10:40.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:40.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 8 8
[15:10:41.324] <TB2>     INFO: Expecting 2560 events.
[15:10:42.283] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:42.283] <TB2>     INFO: Test took 1467ms.
[15:10:42.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:42.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[15:10:42.791] <TB2>     INFO: Expecting 2560 events.
[15:10:43.748] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:43.748] <TB2>     INFO: Test took 1464ms.
[15:10:43.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:43.748] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 10 10
[15:10:44.256] <TB2>     INFO: Expecting 2560 events.
[15:10:45.215] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:45.215] <TB2>     INFO: Test took 1467ms.
[15:10:45.215] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:45.216] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 11 11
[15:10:45.723] <TB2>     INFO: Expecting 2560 events.
[15:10:46.681] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:46.681] <TB2>     INFO: Test took 1465ms.
[15:10:46.682] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:46.682] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 50, 12 12
[15:10:47.189] <TB2>     INFO: Expecting 2560 events.
[15:10:48.148] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:48.148] <TB2>     INFO: Test took 1466ms.
[15:10:48.149] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:48.149] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[15:10:48.655] <TB2>     INFO: Expecting 2560 events.
[15:10:49.614] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:49.615] <TB2>     INFO: Test took 1466ms.
[15:10:49.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:49.615] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:10:50.122] <TB2>     INFO: Expecting 2560 events.
[15:10:51.081] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:51.081] <TB2>     INFO: Test took 1466ms.
[15:10:51.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:51.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[15:10:51.589] <TB2>     INFO: Expecting 2560 events.
[15:10:52.547] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:52.548] <TB2>     INFO: Test took 1466ms.
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:10:52.548] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:10:52.549] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:10:52.554] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:53.057] <TB2>     INFO: Expecting 655360 events.
[15:11:04.821] <TB2>     INFO: 655360 events read in total (11049ms).
[15:11:04.833] <TB2>     INFO: Expecting 655360 events.
[15:11:16.432] <TB2>     INFO: 655360 events read in total (11035ms).
[15:11:16.447] <TB2>     INFO: Expecting 655360 events.
[15:11:28.224] <TB2>     INFO: 655360 events read in total (11210ms).
[15:11:28.244] <TB2>     INFO: Expecting 655360 events.
[15:11:39.811] <TB2>     INFO: 655360 events read in total (11010ms).
[15:11:39.835] <TB2>     INFO: Expecting 655360 events.
[15:11:51.447] <TB2>     INFO: 655360 events read in total (11055ms).
[15:11:51.475] <TB2>     INFO: Expecting 655360 events.
[15:12:03.062] <TB2>     INFO: 655360 events read in total (11035ms).
[15:12:03.094] <TB2>     INFO: Expecting 655360 events.
[15:12:14.651] <TB2>     INFO: 655360 events read in total (11013ms).
[15:12:14.687] <TB2>     INFO: Expecting 655360 events.
[15:12:26.406] <TB2>     INFO: 655360 events read in total (11172ms).
[15:12:26.446] <TB2>     INFO: Expecting 655360 events.
[15:12:38.078] <TB2>     INFO: 655360 events read in total (11090ms).
[15:12:38.123] <TB2>     INFO: Expecting 655360 events.
[15:12:49.781] <TB2>     INFO: 655360 events read in total (11123ms).
[15:12:49.832] <TB2>     INFO: Expecting 655360 events.
[15:13:01.206] <TB2>     INFO: 655360 events read in total (10847ms).
[15:13:01.262] <TB2>     INFO: Expecting 655360 events.
[15:13:12.614] <TB2>     INFO: 655360 events read in total (10826ms).
[15:13:12.674] <TB2>     INFO: Expecting 655360 events.
[15:13:24.415] <TB2>     INFO: 655360 events read in total (11214ms).
[15:13:24.477] <TB2>     INFO: Expecting 655360 events.
[15:13:36.296] <TB2>     INFO: 655360 events read in total (11292ms).
[15:13:36.363] <TB2>     INFO: Expecting 655360 events.
[15:13:48.139] <TB2>     INFO: 655360 events read in total (11250ms).
[15:13:48.208] <TB2>     INFO: Expecting 655360 events.
[15:13:59.897] <TB2>     INFO: 655360 events read in total (11162ms).
[15:13:59.971] <TB2>     INFO: Test took 187417ms.
[15:14:00.066] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:00.371] <TB2>     INFO: Expecting 655360 events.
[15:14:12.175] <TB2>     INFO: 655360 events read in total (11089ms).
[15:14:12.186] <TB2>     INFO: Expecting 655360 events.
[15:14:23.826] <TB2>     INFO: 655360 events read in total (11071ms).
[15:14:23.842] <TB2>     INFO: Expecting 655360 events.
[15:14:35.522] <TB2>     INFO: 655360 events read in total (11115ms).
[15:14:35.542] <TB2>     INFO: Expecting 655360 events.
[15:14:47.236] <TB2>     INFO: 655360 events read in total (11132ms).
[15:14:47.260] <TB2>     INFO: Expecting 655360 events.
[15:14:58.934] <TB2>     INFO: 655360 events read in total (11117ms).
[15:14:58.962] <TB2>     INFO: Expecting 655360 events.
[15:15:10.672] <TB2>     INFO: 655360 events read in total (11154ms).
[15:15:10.705] <TB2>     INFO: Expecting 655360 events.
[15:15:22.358] <TB2>     INFO: 655360 events read in total (11105ms).
[15:15:22.395] <TB2>     INFO: Expecting 655360 events.
[15:15:34.020] <TB2>     INFO: 655360 events read in total (11079ms).
[15:15:34.062] <TB2>     INFO: Expecting 655360 events.
[15:15:45.747] <TB2>     INFO: 655360 events read in total (11146ms).
[15:15:45.792] <TB2>     INFO: Expecting 655360 events.
[15:15:57.463] <TB2>     INFO: 655360 events read in total (11133ms).
[15:15:57.513] <TB2>     INFO: Expecting 655360 events.
[15:16:09.185] <TB2>     INFO: 655360 events read in total (11145ms).
[15:16:09.238] <TB2>     INFO: Expecting 655360 events.
[15:16:20.852] <TB2>     INFO: 655360 events read in total (11085ms).
[15:16:20.910] <TB2>     INFO: Expecting 655360 events.
[15:16:32.586] <TB2>     INFO: 655360 events read in total (11149ms).
[15:16:32.652] <TB2>     INFO: Expecting 655360 events.
[15:16:44.303] <TB2>     INFO: 655360 events read in total (11124ms).
[15:16:44.368] <TB2>     INFO: Expecting 655360 events.
[15:16:56.051] <TB2>     INFO: 655360 events read in total (11156ms).
[15:16:56.124] <TB2>     INFO: Expecting 655360 events.
[15:17:07.802] <TB2>     INFO: 655360 events read in total (11151ms).
[15:17:07.875] <TB2>     INFO: Test took 187809ms.
[15:17:08.057] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.057] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:17:08.057] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:17:08.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:17:08.058] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:17:08.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:17:08.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:17:08.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:17:08.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:17:08.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:17:08.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:17:08.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.062] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:17:08.062] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.062] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:17:08.062] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:17:08.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:17:08.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:17:08.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:08.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:17:08.064] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.071] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.079] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.086] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.094] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.101] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.108] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:17:08.115] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:17:08.122] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:17:08.129] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:17:08.137] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:17:08.144] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:17:08.151] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:17:08.158] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.165] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.172] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.179] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.186] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.193] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.200] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.208] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:17:08.215] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.222] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.229] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:08.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:17:08.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[15:17:08.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[15:17:08.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[15:17:08.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[15:17:08.272] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[15:17:08.273] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[15:17:08.274] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[15:17:08.274] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[15:17:08.274] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[15:17:08.623] <TB2>     INFO: Expecting 41600 events.
[15:17:12.457] <TB2>     INFO: 41600 events read in total (3120ms).
[15:17:12.458] <TB2>     INFO: Test took 4181ms.
[15:17:13.111] <TB2>     INFO: Expecting 41600 events.
[15:17:16.950] <TB2>     INFO: 41600 events read in total (3124ms).
[15:17:16.950] <TB2>     INFO: Test took 4184ms.
[15:17:17.600] <TB2>     INFO: Expecting 41600 events.
[15:17:21.432] <TB2>     INFO: 41600 events read in total (3117ms).
[15:17:21.432] <TB2>     INFO: Test took 4178ms.
[15:17:21.740] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:21.872] <TB2>     INFO: Expecting 2560 events.
[15:17:22.830] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:22.831] <TB2>     INFO: Test took 1091ms.
[15:17:22.833] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:23.340] <TB2>     INFO: Expecting 2560 events.
[15:17:24.298] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:24.298] <TB2>     INFO: Test took 1465ms.
[15:17:24.300] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:24.807] <TB2>     INFO: Expecting 2560 events.
[15:17:25.767] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:25.768] <TB2>     INFO: Test took 1468ms.
[15:17:25.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:26.277] <TB2>     INFO: Expecting 2560 events.
[15:17:27.236] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:27.236] <TB2>     INFO: Test took 1466ms.
[15:17:27.239] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:27.745] <TB2>     INFO: Expecting 2560 events.
[15:17:28.704] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:28.704] <TB2>     INFO: Test took 1465ms.
[15:17:28.706] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:29.213] <TB2>     INFO: Expecting 2560 events.
[15:17:30.172] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:30.173] <TB2>     INFO: Test took 1467ms.
[15:17:30.175] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:30.681] <TB2>     INFO: Expecting 2560 events.
[15:17:31.639] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:31.640] <TB2>     INFO: Test took 1465ms.
[15:17:31.642] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:32.148] <TB2>     INFO: Expecting 2560 events.
[15:17:33.106] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:33.106] <TB2>     INFO: Test took 1464ms.
[15:17:33.108] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:33.615] <TB2>     INFO: Expecting 2560 events.
[15:17:34.571] <TB2>     INFO: 2560 events read in total (241ms).
[15:17:34.572] <TB2>     INFO: Test took 1464ms.
[15:17:34.574] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:35.080] <TB2>     INFO: Expecting 2560 events.
[15:17:36.039] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:36.040] <TB2>     INFO: Test took 1466ms.
[15:17:36.042] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:36.548] <TB2>     INFO: Expecting 2560 events.
[15:17:37.507] <TB2>     INFO: 2560 events read in total (244ms).
[15:17:37.508] <TB2>     INFO: Test took 1466ms.
[15:17:37.511] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:38.017] <TB2>     INFO: Expecting 2560 events.
[15:17:38.974] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:38.974] <TB2>     INFO: Test took 1463ms.
[15:17:38.976] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:39.484] <TB2>     INFO: Expecting 2560 events.
[15:17:40.441] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:40.442] <TB2>     INFO: Test took 1466ms.
[15:17:40.443] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:40.950] <TB2>     INFO: Expecting 2560 events.
[15:17:41.908] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:41.909] <TB2>     INFO: Test took 1466ms.
[15:17:41.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:42.417] <TB2>     INFO: Expecting 2560 events.
[15:17:43.374] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:43.375] <TB2>     INFO: Test took 1464ms.
[15:17:43.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:43.883] <TB2>     INFO: Expecting 2560 events.
[15:17:44.841] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:44.841] <TB2>     INFO: Test took 1464ms.
[15:17:44.843] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:45.350] <TB2>     INFO: Expecting 2560 events.
[15:17:46.306] <TB2>     INFO: 2560 events read in total (241ms).
[15:17:46.306] <TB2>     INFO: Test took 1464ms.
[15:17:46.308] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:46.815] <TB2>     INFO: Expecting 2560 events.
[15:17:47.773] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:47.774] <TB2>     INFO: Test took 1466ms.
[15:17:47.776] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:48.283] <TB2>     INFO: Expecting 2560 events.
[15:17:49.239] <TB2>     INFO: 2560 events read in total (241ms).
[15:17:49.240] <TB2>     INFO: Test took 1464ms.
[15:17:49.242] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:49.748] <TB2>     INFO: Expecting 2560 events.
[15:17:50.709] <TB2>     INFO: 2560 events read in total (246ms).
[15:17:50.709] <TB2>     INFO: Test took 1467ms.
[15:17:50.711] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:51.219] <TB2>     INFO: Expecting 2560 events.
[15:17:52.176] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:52.176] <TB2>     INFO: Test took 1465ms.
[15:17:52.179] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:52.685] <TB2>     INFO: Expecting 2560 events.
[15:17:53.643] <TB2>     INFO: 2560 events read in total (243ms).
[15:17:53.644] <TB2>     INFO: Test took 1465ms.
[15:17:53.645] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:54.153] <TB2>     INFO: Expecting 2560 events.
[15:17:55.110] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:55.111] <TB2>     INFO: Test took 1466ms.
[15:17:55.112] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:55.620] <TB2>     INFO: Expecting 2560 events.
[15:17:56.577] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:56.577] <TB2>     INFO: Test took 1465ms.
[15:17:56.579] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:57.087] <TB2>     INFO: Expecting 2560 events.
[15:17:58.043] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:58.044] <TB2>     INFO: Test took 1465ms.
[15:17:58.046] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:58.552] <TB2>     INFO: Expecting 2560 events.
[15:17:59.509] <TB2>     INFO: 2560 events read in total (242ms).
[15:17:59.509] <TB2>     INFO: Test took 1463ms.
[15:17:59.511] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:00.017] <TB2>     INFO: Expecting 2560 events.
[15:18:00.975] <TB2>     INFO: 2560 events read in total (243ms).
[15:18:00.975] <TB2>     INFO: Test took 1465ms.
[15:18:00.977] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:01.484] <TB2>     INFO: Expecting 2560 events.
[15:18:02.442] <TB2>     INFO: 2560 events read in total (244ms).
[15:18:02.442] <TB2>     INFO: Test took 1465ms.
[15:18:02.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:02.951] <TB2>     INFO: Expecting 2560 events.
[15:18:03.909] <TB2>     INFO: 2560 events read in total (243ms).
[15:18:03.909] <TB2>     INFO: Test took 1464ms.
[15:18:03.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:04.419] <TB2>     INFO: Expecting 2560 events.
[15:18:05.376] <TB2>     INFO: 2560 events read in total (242ms).
[15:18:05.377] <TB2>     INFO: Test took 1466ms.
[15:18:05.379] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:05.886] <TB2>     INFO: Expecting 2560 events.
[15:18:06.843] <TB2>     INFO: 2560 events read in total (242ms).
[15:18:06.844] <TB2>     INFO: Test took 1465ms.
[15:18:06.846] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:07.353] <TB2>     INFO: Expecting 2560 events.
[15:18:08.309] <TB2>     INFO: 2560 events read in total (242ms).
[15:18:08.309] <TB2>     INFO: Test took 1464ms.
[15:18:09.321] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:18:09.321] <TB2>     INFO: PH scale (per ROC):    76  79  79  80  79  82  85  80  80  94  85  79  78  79  90  78
[15:18:09.321] <TB2>     INFO: PH offset (per ROC):  190 175 192 185 173 176 171 180 181 159 181 178 176 175 174 184
[15:18:09.499] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:18:09.502] <TB2>     INFO: ######################################################################
[15:18:09.502] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:18:09.502] <TB2>     INFO: ######################################################################
[15:18:09.502] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:18:09.513] <TB2>     INFO: scanning low vcal = 10
[15:18:09.861] <TB2>     INFO: Expecting 41600 events.
[15:18:13.574] <TB2>     INFO: 41600 events read in total (2998ms).
[15:18:13.574] <TB2>     INFO: Test took 4061ms.
[15:18:13.576] <TB2>     INFO: scanning low vcal = 20
[15:18:14.082] <TB2>     INFO: Expecting 41600 events.
[15:18:17.789] <TB2>     INFO: 41600 events read in total (2991ms).
[15:18:17.790] <TB2>     INFO: Test took 4214ms.
[15:18:17.792] <TB2>     INFO: scanning low vcal = 30
[15:18:18.297] <TB2>     INFO: Expecting 41600 events.
[15:18:22.033] <TB2>     INFO: 41600 events read in total (3021ms).
[15:18:22.034] <TB2>     INFO: Test took 4242ms.
[15:18:22.036] <TB2>     INFO: scanning low vcal = 40
[15:18:22.538] <TB2>     INFO: Expecting 41600 events.
[15:18:26.804] <TB2>     INFO: 41600 events read in total (3551ms).
[15:18:26.805] <TB2>     INFO: Test took 4769ms.
[15:18:26.809] <TB2>     INFO: scanning low vcal = 50
[15:18:27.226] <TB2>     INFO: Expecting 41600 events.
[15:18:31.506] <TB2>     INFO: 41600 events read in total (3565ms).
[15:18:31.507] <TB2>     INFO: Test took 4698ms.
[15:18:31.510] <TB2>     INFO: scanning low vcal = 60
[15:18:31.929] <TB2>     INFO: Expecting 41600 events.
[15:18:36.212] <TB2>     INFO: 41600 events read in total (3568ms).
[15:18:36.212] <TB2>     INFO: Test took 4702ms.
[15:18:36.215] <TB2>     INFO: scanning low vcal = 70
[15:18:36.637] <TB2>     INFO: Expecting 41600 events.
[15:18:40.899] <TB2>     INFO: 41600 events read in total (3546ms).
[15:18:40.900] <TB2>     INFO: Test took 4685ms.
[15:18:40.903] <TB2>     INFO: scanning low vcal = 80
[15:18:41.325] <TB2>     INFO: Expecting 41600 events.
[15:18:45.608] <TB2>     INFO: 41600 events read in total (3568ms).
[15:18:45.608] <TB2>     INFO: Test took 4705ms.
[15:18:45.611] <TB2>     INFO: scanning low vcal = 90
[15:18:46.035] <TB2>     INFO: Expecting 41600 events.
[15:18:50.283] <TB2>     INFO: 41600 events read in total (3533ms).
[15:18:50.284] <TB2>     INFO: Test took 4673ms.
[15:18:50.288] <TB2>     INFO: scanning low vcal = 100
[15:18:50.708] <TB2>     INFO: Expecting 41600 events.
[15:18:55.081] <TB2>     INFO: 41600 events read in total (3659ms).
[15:18:55.081] <TB2>     INFO: Test took 4793ms.
[15:18:55.085] <TB2>     INFO: scanning low vcal = 110
[15:18:55.507] <TB2>     INFO: Expecting 41600 events.
[15:18:59.753] <TB2>     INFO: 41600 events read in total (3531ms).
[15:18:59.754] <TB2>     INFO: Test took 4669ms.
[15:18:59.757] <TB2>     INFO: scanning low vcal = 120
[15:19:00.179] <TB2>     INFO: Expecting 41600 events.
[15:19:04.422] <TB2>     INFO: 41600 events read in total (3528ms).
[15:19:04.423] <TB2>     INFO: Test took 4666ms.
[15:19:04.427] <TB2>     INFO: scanning low vcal = 130
[15:19:04.849] <TB2>     INFO: Expecting 41600 events.
[15:19:09.111] <TB2>     INFO: 41600 events read in total (3547ms).
[15:19:09.112] <TB2>     INFO: Test took 4685ms.
[15:19:09.115] <TB2>     INFO: scanning low vcal = 140
[15:19:09.538] <TB2>     INFO: Expecting 41600 events.
[15:19:13.796] <TB2>     INFO: 41600 events read in total (3543ms).
[15:19:13.797] <TB2>     INFO: Test took 4682ms.
[15:19:13.800] <TB2>     INFO: scanning low vcal = 150
[15:19:14.224] <TB2>     INFO: Expecting 41600 events.
[15:19:18.497] <TB2>     INFO: 41600 events read in total (3558ms).
[15:19:18.498] <TB2>     INFO: Test took 4698ms.
[15:19:18.500] <TB2>     INFO: scanning low vcal = 160
[15:19:18.924] <TB2>     INFO: Expecting 41600 events.
[15:19:23.202] <TB2>     INFO: 41600 events read in total (3563ms).
[15:19:23.203] <TB2>     INFO: Test took 4703ms.
[15:19:23.205] <TB2>     INFO: scanning low vcal = 170
[15:19:23.632] <TB2>     INFO: Expecting 41600 events.
[15:19:27.894] <TB2>     INFO: 41600 events read in total (3547ms).
[15:19:27.895] <TB2>     INFO: Test took 4690ms.
[15:19:27.900] <TB2>     INFO: scanning low vcal = 180
[15:19:28.317] <TB2>     INFO: Expecting 41600 events.
[15:19:32.601] <TB2>     INFO: 41600 events read in total (3569ms).
[15:19:32.601] <TB2>     INFO: Test took 4701ms.
[15:19:32.604] <TB2>     INFO: scanning low vcal = 190
[15:19:33.026] <TB2>     INFO: Expecting 41600 events.
[15:19:37.273] <TB2>     INFO: 41600 events read in total (3532ms).
[15:19:37.274] <TB2>     INFO: Test took 4670ms.
[15:19:37.277] <TB2>     INFO: scanning low vcal = 200
[15:19:37.702] <TB2>     INFO: Expecting 41600 events.
[15:19:41.951] <TB2>     INFO: 41600 events read in total (3535ms).
[15:19:41.952] <TB2>     INFO: Test took 4675ms.
[15:19:41.955] <TB2>     INFO: scanning low vcal = 210
[15:19:42.377] <TB2>     INFO: Expecting 41600 events.
[15:19:46.622] <TB2>     INFO: 41600 events read in total (3530ms).
[15:19:46.623] <TB2>     INFO: Test took 4668ms.
[15:19:46.626] <TB2>     INFO: scanning low vcal = 220
[15:19:47.050] <TB2>     INFO: Expecting 41600 events.
[15:19:51.293] <TB2>     INFO: 41600 events read in total (3528ms).
[15:19:51.294] <TB2>     INFO: Test took 4668ms.
[15:19:51.297] <TB2>     INFO: scanning low vcal = 230
[15:19:51.721] <TB2>     INFO: Expecting 41600 events.
[15:19:55.969] <TB2>     INFO: 41600 events read in total (3533ms).
[15:19:55.969] <TB2>     INFO: Test took 4672ms.
[15:19:55.972] <TB2>     INFO: scanning low vcal = 240
[15:19:56.396] <TB2>     INFO: Expecting 41600 events.
[15:20:00.655] <TB2>     INFO: 41600 events read in total (3544ms).
[15:20:00.656] <TB2>     INFO: Test took 4684ms.
[15:20:00.659] <TB2>     INFO: scanning low vcal = 250
[15:20:01.082] <TB2>     INFO: Expecting 41600 events.
[15:20:05.311] <TB2>     INFO: 41600 events read in total (3515ms).
[15:20:05.312] <TB2>     INFO: Test took 4653ms.
[15:20:05.316] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:20:05.737] <TB2>     INFO: Expecting 41600 events.
[15:20:09.998] <TB2>     INFO: 41600 events read in total (3545ms).
[15:20:09.998] <TB2>     INFO: Test took 4682ms.
[15:20:09.001] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:20:10.421] <TB2>     INFO: Expecting 41600 events.
[15:20:14.666] <TB2>     INFO: 41600 events read in total (3530ms).
[15:20:14.667] <TB2>     INFO: Test took 4666ms.
[15:20:14.670] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:20:15.093] <TB2>     INFO: Expecting 41600 events.
[15:20:19.349] <TB2>     INFO: 41600 events read in total (3540ms).
[15:20:19.350] <TB2>     INFO: Test took 4680ms.
[15:20:19.353] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:20:19.773] <TB2>     INFO: Expecting 41600 events.
[15:20:23.993] <TB2>     INFO: 41600 events read in total (3505ms).
[15:20:23.993] <TB2>     INFO: Test took 4640ms.
[15:20:23.997] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:20:24.421] <TB2>     INFO: Expecting 41600 events.
[15:20:28.636] <TB2>     INFO: 41600 events read in total (3500ms).
[15:20:28.637] <TB2>     INFO: Test took 4640ms.
[15:20:29.174] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:20:29.177] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:20:29.177] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:20:29.177] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:20:29.177] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:20:29.178] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:20:29.178] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:20:29.178] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:20:29.178] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:20:29.178] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:20:29.179] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:20:29.179] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:20:29.179] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:20:29.179] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:20:29.179] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:20:29.179] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:20:29.180] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:21:08.836] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:21:08.836] <TB2>     INFO: non-linearity mean:  0.964 0.967 0.961 0.963 0.963 0.969 0.963 0.959 0.963 0.959 0.965 0.962 0.961 0.953 0.956 0.955
[15:21:08.836] <TB2>     INFO: non-linearity RMS:   0.004 0.006 0.005 0.005 0.005 0.004 0.005 0.007 0.005 0.006 0.006 0.006 0.005 0.006 0.006 0.009
[15:21:08.836] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:21:08.858] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:21:08.880] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:21:08.902] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:21:08.925] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:21:08.947] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:21:08.969] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:21:08.991] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:21:09.013] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:21:09.035] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:21:09.057] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:21:09.079] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:21:09.102] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:21:09.124] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:21:09.146] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:21:09.168] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NQ_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:21:09.190] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:21:09.190] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:21:09.197] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:21:09.197] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:21:09.200] <TB2>     INFO: ######################################################################
[15:21:09.200] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:21:09.200] <TB2>     INFO: ######################################################################
[15:21:09.202] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:21:09.212] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:09.212] <TB2>     INFO:     run 1 of 1
[15:21:09.212] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:09.559] <TB2>     INFO: Expecting 3120000 events.
[15:21:59.180] <TB2>     INFO: 1232765 events read in total (48907ms).
[15:22:47.802] <TB2>     INFO: 2457470 events read in total (97529ms).
[15:23:13.903] <TB2>     INFO: 3120000 events read in total (123630ms).
[15:23:13.947] <TB2>     INFO: Test took 124735ms.
[15:23:14.026] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:14.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:15.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:17.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:18.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:20.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:21.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:23.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:24.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:26.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:27.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:29.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:30.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:32.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:33.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:35.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:36.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:38.168] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337559552
[15:23:38.197] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:23:38.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4528, RMS = 1.29208
[15:23:38.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:23:38.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:23:38.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8767, RMS = 1.39157
[15:23:38.198] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:23:38.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5063, RMS = 1.29015
[15:23:38.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:23:38.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:23:38.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.692, RMS = 1.21455
[15:23:38.199] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:23:38.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8746, RMS = 1.36554
[15:23:38.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:23:38.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:23:38.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1919, RMS = 1.29507
[15:23:38.200] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:23:38.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6828, RMS = 1.5702
[15:23:38.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:23:38.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:23:38.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9825, RMS = 1.78451
[15:23:38.201] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:23:38.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.0289, RMS = 2.15159
[15:23:38.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[15:23:38.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:23:38.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 59.7821, RMS = 2.58186
[15:23:38.202] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[15:23:38.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:23:38.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4154, RMS = 1.35901
[15:23:38.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:23:38.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:23:38.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0657, RMS = 2.08806
[15:23:38.203] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.204] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:23:38.204] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9875, RMS = 1.91028
[15:23:38.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:23:38.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:23:38.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1344, RMS = 1.72714
[15:23:38.205] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:23:38.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:23:38.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2761, RMS = 1.59251
[15:23:38.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:23:38.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:23:38.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7014, RMS = 1.83407
[15:23:38.206] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:23:38.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:23:38.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1448, RMS = 1.40225
[15:23:38.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:23:38.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:23:38.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0281, RMS = 1.6505
[15:23:38.207] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:23:38.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4611, RMS = 1.29637
[15:23:38.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:23:38.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:23:38.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4429, RMS = 1.35742
[15:23:38.208] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:23:38.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:23:38.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4849, RMS = 1.41645
[15:23:38.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:23:38.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:23:38.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2297, RMS = 1.73777
[15:23:38.209] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:23:38.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0964, RMS = 1.56801
[15:23:38.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:23:38.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:23:38.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6507, RMS = 1.53664
[15:23:38.210] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:23:38.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:23:38.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5575, RMS = 1.78577
[15:23:38.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:23:38.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:23:38.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5539, RMS = 1.9573
[15:23:38.211] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:23:38.212] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:23:38.212] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7474, RMS = 1.92659
[15:23:38.212] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:23:38.212] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:23:38.212] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.322, RMS = 1.77271
[15:23:38.212] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:23:38.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:23:38.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5541, RMS = 1.89601
[15:23:38.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:23:38.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:23:38.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4372, RMS = 2.25813
[15:23:38.213] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:23:38.214] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:23:38.214] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.09, RMS = 1.61229
[15:23:38.214] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:23:38.214] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:23:38.214] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7072, RMS = 1.71273
[15:23:38.214] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:23:38.218] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 149 seconds
[15:23:38.218] <TB2>     INFO: number of dead bumps (per ROC):     2    0    2    0    0    0    0    0    0    0    0    0    0    0    0   16
[15:23:38.218] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:23:38.317] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:23:38.317] <TB2>     INFO: enter test to run
[15:23:38.317] <TB2>     INFO:   test:  no parameter change
[15:23:38.318] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:23:38.319] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:23:38.319] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:23:38.319] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:23:38.758] <TB2>    QUIET: Connection to board 141 closed.
[15:23:38.759] <TB2>     INFO: pXar: this is the end, my friend
[15:23:38.759] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
