@W: MT529 :"c:\users\sando_m929gqi\desktop\escom\7mosemestre\arquitecturadecomputadoras\x\arqui_practicas-main\arqui_practicas-main\03-tercerparcial\02-ramebr00\ramebr0\source\div00.vhd":22:2:22:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including RAEBR00.C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
