// Seed: 4198075128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_18 = id_15;
  wire id_19, id_20;
  assign id_2 = 1;
  wire id_21, id_22, id_23, id_24, id_25, id_26;
  id_27 :
  assert property (@(posedge id_18) (id_25))
  else id_4 = 1;
  always @(negedge id_25 or posedge id_24) begin
    #1 id_4 = id_6;
    id_17 = id_25;
  end
endmodule
module module_1 (
    output wor  id_0,
    output wand id_1
);
  wire id_3, id_4;
  module_0(
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4
  );
  wire id_5;
endmodule
