0.7
2020.2
May 22 2025
00:13:55
C:/Users/LENOVO/EDA/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/LENOVO/EDA/full_adder/full_adder.srcs/sim_1/new/stimuli.v,1757972386,verilog,,,,stimuli,,,../../../../../../../../FPGA_Dev/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/LENOVO/EDA/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1757970983,verilog,,C:/Users/LENOVO/EDA/full_adder/full_adder.srcs/sources_1/new/half_adder.v,,full_adder,,,../../../../../../../../FPGA_Dev/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/LENOVO/EDA/full_adder/full_adder.srcs/sources_1/new/half_adder.v,1757970501,verilog,,C:/Users/LENOVO/EDA/full_adder/full_adder.srcs/sim_1/new/stimuli.v,,half_adder,,,../../../../../../../../FPGA_Dev/2025.1/Vivado/data/rsb/busdef,,,,,
