|ogpu_raster_unit
clock => ogpu_raster_control:RC1.clock
clock => ogpu_setup:ST1.clock
clock => ogpu_quad_generator:QG1.clock
clock => ogpu_quad_edge_test:ET1.clock
clock => ogpu_quad_edge_test:ET2.clock
clock => ogpu_quad_edge_test:ET3.clock
clock => ogpu_triangle_edge_test:TE1.clock
clock => ogpu_depth_test:DT1.clock
clock => ogpu_quad_store:QS1.clock
reset => ogpu_raster_control:RC1.reset
reset => ogpu_setup:ST1.reset
reset => ogpu_quad_generator:QG1.reset
reset => ogpu_quad_edge_test:ET1.reset
reset => ogpu_quad_edge_test:ET2.reset
reset => ogpu_quad_edge_test:ET3.reset
reset => ogpu_triangle_edge_test:TE1.reset
reset => ogpu_depth_test:DT1.reset
reset => ogpu_quad_store:QS1.reset
command[0] => Mux0.IN263
command[0] => Mux1.IN263
command[0] => Mux2.IN263
command[0] => Mux3.IN263
command[1] => Mux0.IN262
command[1] => Mux1.IN262
command[1] => Mux2.IN262
command[1] => Mux3.IN262
command[2] => Mux0.IN261
command[2] => Mux1.IN261
command[2] => Mux2.IN261
command[2] => Mux3.IN261
command[3] => Mux0.IN260
command[3] => Mux1.IN260
command[3] => Mux2.IN260
command[3] => Mux3.IN260
command[4] => Mux0.IN259
command[4] => Mux1.IN259
command[4] => Mux2.IN259
command[4] => Mux3.IN259
command[5] => Mux0.IN258
command[5] => Mux1.IN258
command[5] => Mux2.IN258
command[5] => Mux3.IN258
command[6] => Mux0.IN257
command[6] => Mux1.IN257
command[6] => Mux2.IN257
command[6] => Mux3.IN257
command[7] => Mux0.IN256
command[7] => Mux1.IN256
command[7] => Mux2.IN256
command[7] => Mux3.IN256
v0x[0] => ogpu_setup:ST1.d.vx0.int[0]
v0x[1] => ogpu_setup:ST1.d.vx0.int[1]
v0x[2] => ogpu_setup:ST1.d.vx0.int[2]
v0x[3] => ogpu_setup:ST1.d.vx0.int[3]
v0x[4] => ogpu_setup:ST1.d.vx0.int[4]
v0x[5] => ogpu_setup:ST1.d.vx0.int[5]
v0x[6] => ogpu_setup:ST1.d.vx0.int[6]
v0x[7] => ogpu_setup:ST1.d.vx0.int[7]
v0x[8] => ogpu_setup:ST1.d.vx0.int[8]
v0x[9] => ogpu_setup:ST1.d.vx0.int[9]
v0x[10] => ogpu_setup:ST1.d.vx0.int[10]
v0x[11] => ogpu_setup:ST1.d.vx0.int[11]
v0x[12] => ogpu_setup:ST1.d.vx0.int[12]
v0x[13] => ogpu_setup:ST1.d.vx0.int[13]
v0x[14] => ogpu_setup:ST1.d.vx0.int[14]
v0x[15] => ogpu_setup:ST1.d.vx0.int[15]
v0y[0] => ogpu_setup:ST1.d.vy0.int[0]
v0y[1] => ogpu_setup:ST1.d.vy0.int[1]
v0y[2] => ogpu_setup:ST1.d.vy0.int[2]
v0y[3] => ogpu_setup:ST1.d.vy0.int[3]
v0y[4] => ogpu_setup:ST1.d.vy0.int[4]
v0y[5] => ogpu_setup:ST1.d.vy0.int[5]
v0y[6] => ogpu_setup:ST1.d.vy0.int[6]
v0y[7] => ogpu_setup:ST1.d.vy0.int[7]
v0y[8] => ogpu_setup:ST1.d.vy0.int[8]
v0y[9] => ogpu_setup:ST1.d.vy0.int[9]
v0y[10] => ogpu_setup:ST1.d.vy0.int[10]
v0y[11] => ogpu_setup:ST1.d.vy0.int[11]
v0y[12] => ogpu_setup:ST1.d.vy0.int[12]
v0y[13] => ogpu_setup:ST1.d.vy0.int[13]
v0y[14] => ogpu_setup:ST1.d.vy0.int[14]
v0y[15] => ogpu_setup:ST1.d.vy0.int[15]
v0z[0] => ~NO_FANOUT~
v0z[1] => ~NO_FANOUT~
v0z[2] => ~NO_FANOUT~
v0z[3] => ~NO_FANOUT~
v0z[4] => ~NO_FANOUT~
v0z[5] => ~NO_FANOUT~
v0z[6] => ~NO_FANOUT~
v0z[7] => ~NO_FANOUT~
v0z[8] => ~NO_FANOUT~
v0z[9] => ~NO_FANOUT~
v0z[10] => ~NO_FANOUT~
v0z[11] => ~NO_FANOUT~
v0z[12] => ~NO_FANOUT~
v0z[13] => ~NO_FANOUT~
v0z[14] => ~NO_FANOUT~
v0z[15] => ~NO_FANOUT~
v1x[0] => ogpu_setup:ST1.d.vx1.int[0]
v1x[1] => ogpu_setup:ST1.d.vx1.int[1]
v1x[2] => ogpu_setup:ST1.d.vx1.int[2]
v1x[3] => ogpu_setup:ST1.d.vx1.int[3]
v1x[4] => ogpu_setup:ST1.d.vx1.int[4]
v1x[5] => ogpu_setup:ST1.d.vx1.int[5]
v1x[6] => ogpu_setup:ST1.d.vx1.int[6]
v1x[7] => ogpu_setup:ST1.d.vx1.int[7]
v1x[8] => ogpu_setup:ST1.d.vx1.int[8]
v1x[9] => ogpu_setup:ST1.d.vx1.int[9]
v1x[10] => ogpu_setup:ST1.d.vx1.int[10]
v1x[11] => ogpu_setup:ST1.d.vx1.int[11]
v1x[12] => ogpu_setup:ST1.d.vx1.int[12]
v1x[13] => ogpu_setup:ST1.d.vx1.int[13]
v1x[14] => ogpu_setup:ST1.d.vx1.int[14]
v1x[15] => ogpu_setup:ST1.d.vx1.int[15]
v1y[0] => ogpu_setup:ST1.d.vy1.int[0]
v1y[1] => ogpu_setup:ST1.d.vy1.int[1]
v1y[2] => ogpu_setup:ST1.d.vy1.int[2]
v1y[3] => ogpu_setup:ST1.d.vy1.int[3]
v1y[4] => ogpu_setup:ST1.d.vy1.int[4]
v1y[5] => ogpu_setup:ST1.d.vy1.int[5]
v1y[6] => ogpu_setup:ST1.d.vy1.int[6]
v1y[7] => ogpu_setup:ST1.d.vy1.int[7]
v1y[8] => ogpu_setup:ST1.d.vy1.int[8]
v1y[9] => ogpu_setup:ST1.d.vy1.int[9]
v1y[10] => ogpu_setup:ST1.d.vy1.int[10]
v1y[11] => ogpu_setup:ST1.d.vy1.int[11]
v1y[12] => ogpu_setup:ST1.d.vy1.int[12]
v1y[13] => ogpu_setup:ST1.d.vy1.int[13]
v1y[14] => ogpu_setup:ST1.d.vy1.int[14]
v1y[15] => ogpu_setup:ST1.d.vy1.int[15]
v1z[0] => ~NO_FANOUT~
v1z[1] => ~NO_FANOUT~
v1z[2] => ~NO_FANOUT~
v1z[3] => ~NO_FANOUT~
v1z[4] => ~NO_FANOUT~
v1z[5] => ~NO_FANOUT~
v1z[6] => ~NO_FANOUT~
v1z[7] => ~NO_FANOUT~
v1z[8] => ~NO_FANOUT~
v1z[9] => ~NO_FANOUT~
v1z[10] => ~NO_FANOUT~
v1z[11] => ~NO_FANOUT~
v1z[12] => ~NO_FANOUT~
v1z[13] => ~NO_FANOUT~
v1z[14] => ~NO_FANOUT~
v1z[15] => ~NO_FANOUT~
v2x[0] => ogpu_setup:ST1.d.vx2.int[0]
v2x[1] => ogpu_setup:ST1.d.vx2.int[1]
v2x[2] => ogpu_setup:ST1.d.vx2.int[2]
v2x[3] => ogpu_setup:ST1.d.vx2.int[3]
v2x[4] => ogpu_setup:ST1.d.vx2.int[4]
v2x[5] => ogpu_setup:ST1.d.vx2.int[5]
v2x[6] => ogpu_setup:ST1.d.vx2.int[6]
v2x[7] => ogpu_setup:ST1.d.vx2.int[7]
v2x[8] => ogpu_setup:ST1.d.vx2.int[8]
v2x[9] => ogpu_setup:ST1.d.vx2.int[9]
v2x[10] => ogpu_setup:ST1.d.vx2.int[10]
v2x[11] => ogpu_setup:ST1.d.vx2.int[11]
v2x[12] => ogpu_setup:ST1.d.vx2.int[12]
v2x[13] => ogpu_setup:ST1.d.vx2.int[13]
v2x[14] => ogpu_setup:ST1.d.vx2.int[14]
v2x[15] => ogpu_setup:ST1.d.vx2.int[15]
v2y[0] => ogpu_setup:ST1.d.vy2.int[0]
v2y[1] => ogpu_setup:ST1.d.vy2.int[1]
v2y[2] => ogpu_setup:ST1.d.vy2.int[2]
v2y[3] => ogpu_setup:ST1.d.vy2.int[3]
v2y[4] => ogpu_setup:ST1.d.vy2.int[4]
v2y[5] => ogpu_setup:ST1.d.vy2.int[5]
v2y[6] => ogpu_setup:ST1.d.vy2.int[6]
v2y[7] => ogpu_setup:ST1.d.vy2.int[7]
v2y[8] => ogpu_setup:ST1.d.vy2.int[8]
v2y[9] => ogpu_setup:ST1.d.vy2.int[9]
v2y[10] => ogpu_setup:ST1.d.vy2.int[10]
v2y[11] => ogpu_setup:ST1.d.vy2.int[11]
v2y[12] => ogpu_setup:ST1.d.vy2.int[12]
v2y[13] => ogpu_setup:ST1.d.vy2.int[13]
v2y[14] => ogpu_setup:ST1.d.vy2.int[14]
v2y[15] => ogpu_setup:ST1.d.vy2.int[15]
v2z[0] => ~NO_FANOUT~
v2z[1] => ~NO_FANOUT~
v2z[2] => ~NO_FANOUT~
v2z[3] => ~NO_FANOUT~
v2z[4] => ~NO_FANOUT~
v2z[5] => ~NO_FANOUT~
v2z[6] => ~NO_FANOUT~
v2z[7] => ~NO_FANOUT~
v2z[8] => ~NO_FANOUT~
v2z[9] => ~NO_FANOUT~
v2z[10] => ~NO_FANOUT~
v2z[11] => ~NO_FANOUT~
v2z[12] => ~NO_FANOUT~
v2z[13] => ~NO_FANOUT~
v2z[14] => ~NO_FANOUT~
v2z[15] => ~NO_FANOUT~
clip_rect0[0] => ogpu_quad_generator:QG1.d.clip_rect.x0[0]
clip_rect0[1] => ogpu_quad_generator:QG1.d.clip_rect.x0[1]
clip_rect0[2] => ogpu_quad_generator:QG1.d.clip_rect.x0[2]
clip_rect0[3] => ogpu_quad_generator:QG1.d.clip_rect.x0[3]
clip_rect0[4] => ogpu_quad_generator:QG1.d.clip_rect.x0[4]
clip_rect0[5] => ogpu_quad_generator:QG1.d.clip_rect.x0[5]
clip_rect0[6] => ogpu_quad_generator:QG1.d.clip_rect.x0[6]
clip_rect0[7] => ogpu_quad_generator:QG1.d.clip_rect.x0[7]
clip_rect0[8] => ogpu_quad_generator:QG1.d.clip_rect.x0[8]
clip_rect0[9] => ogpu_quad_generator:QG1.d.clip_rect.x0[9]
clip_rect0[10] => ogpu_quad_generator:QG1.d.clip_rect.x0[10]
clip_rect0[11] => ogpu_quad_generator:QG1.d.clip_rect.x0[11]
clip_rect0[12] => ogpu_quad_generator:QG1.d.clip_rect.x0[12]
clip_rect0[13] => ogpu_quad_generator:QG1.d.clip_rect.x0[13]
clip_rect0[14] => ogpu_quad_generator:QG1.d.clip_rect.x0[14]
clip_rect0[15] => ogpu_quad_generator:QG1.d.clip_rect.x0[15]
clip_rect0[16] => ogpu_quad_generator:QG1.d.clip_rect.y0[0]
clip_rect0[17] => ogpu_quad_generator:QG1.d.clip_rect.y0[1]
clip_rect0[18] => ogpu_quad_generator:QG1.d.clip_rect.y0[2]
clip_rect0[19] => ogpu_quad_generator:QG1.d.clip_rect.y0[3]
clip_rect0[20] => ogpu_quad_generator:QG1.d.clip_rect.y0[4]
clip_rect0[21] => ogpu_quad_generator:QG1.d.clip_rect.y0[5]
clip_rect0[22] => ogpu_quad_generator:QG1.d.clip_rect.y0[6]
clip_rect0[23] => ogpu_quad_generator:QG1.d.clip_rect.y0[7]
clip_rect0[24] => ogpu_quad_generator:QG1.d.clip_rect.y0[8]
clip_rect0[25] => ogpu_quad_generator:QG1.d.clip_rect.y0[9]
clip_rect0[26] => ogpu_quad_generator:QG1.d.clip_rect.y0[10]
clip_rect0[27] => ogpu_quad_generator:QG1.d.clip_rect.y0[11]
clip_rect0[28] => ogpu_quad_generator:QG1.d.clip_rect.y0[12]
clip_rect0[29] => ogpu_quad_generator:QG1.d.clip_rect.y0[13]
clip_rect0[30] => ogpu_quad_generator:QG1.d.clip_rect.y0[14]
clip_rect0[31] => ogpu_quad_generator:QG1.d.clip_rect.y0[15]
clip_rect1[0] => ogpu_quad_generator:QG1.d.clip_rect.x1[0]
clip_rect1[1] => ogpu_quad_generator:QG1.d.clip_rect.x1[1]
clip_rect1[2] => ogpu_quad_generator:QG1.d.clip_rect.x1[2]
clip_rect1[3] => ogpu_quad_generator:QG1.d.clip_rect.x1[3]
clip_rect1[4] => ogpu_quad_generator:QG1.d.clip_rect.x1[4]
clip_rect1[5] => ogpu_quad_generator:QG1.d.clip_rect.x1[5]
clip_rect1[6] => ogpu_quad_generator:QG1.d.clip_rect.x1[6]
clip_rect1[7] => ogpu_quad_generator:QG1.d.clip_rect.x1[7]
clip_rect1[8] => ogpu_quad_generator:QG1.d.clip_rect.x1[8]
clip_rect1[9] => ogpu_quad_generator:QG1.d.clip_rect.x1[9]
clip_rect1[10] => ogpu_quad_generator:QG1.d.clip_rect.x1[10]
clip_rect1[11] => ogpu_quad_generator:QG1.d.clip_rect.x1[11]
clip_rect1[12] => ogpu_quad_generator:QG1.d.clip_rect.x1[12]
clip_rect1[13] => ogpu_quad_generator:QG1.d.clip_rect.x1[13]
clip_rect1[14] => ogpu_quad_generator:QG1.d.clip_rect.x1[14]
clip_rect1[15] => ogpu_quad_generator:QG1.d.clip_rect.x1[15]
clip_rect1[16] => ogpu_quad_generator:QG1.d.clip_rect.y1[0]
clip_rect1[17] => ogpu_quad_generator:QG1.d.clip_rect.y1[1]
clip_rect1[18] => ogpu_quad_generator:QG1.d.clip_rect.y1[2]
clip_rect1[19] => ogpu_quad_generator:QG1.d.clip_rect.y1[3]
clip_rect1[20] => ogpu_quad_generator:QG1.d.clip_rect.y1[4]
clip_rect1[21] => ogpu_quad_generator:QG1.d.clip_rect.y1[5]
clip_rect1[22] => ogpu_quad_generator:QG1.d.clip_rect.y1[6]
clip_rect1[23] => ogpu_quad_generator:QG1.d.clip_rect.y1[7]
clip_rect1[24] => ogpu_quad_generator:QG1.d.clip_rect.y1[8]
clip_rect1[25] => ogpu_quad_generator:QG1.d.clip_rect.y1[9]
clip_rect1[26] => ogpu_quad_generator:QG1.d.clip_rect.y1[10]
clip_rect1[27] => ogpu_quad_generator:QG1.d.clip_rect.y1[11]
clip_rect1[28] => ogpu_quad_generator:QG1.d.clip_rect.y1[12]
clip_rect1[29] => ogpu_quad_generator:QG1.d.clip_rect.y1[13]
clip_rect1[30] => ogpu_quad_generator:QG1.d.clip_rect.y1[14]
clip_rect1[31] => ogpu_quad_generator:QG1.d.clip_rect.y1[15]
tile0[0] => ogpu_quad_generator:QG1.d.tile.x0[0]
tile0[1] => ogpu_quad_generator:QG1.d.tile.x0[1]
tile0[2] => ogpu_quad_generator:QG1.d.tile.x0[2]
tile0[3] => ogpu_quad_generator:QG1.d.tile.x0[3]
tile0[4] => ogpu_quad_generator:QG1.d.tile.x0[4]
tile0[5] => ogpu_quad_generator:QG1.d.tile.x0[5]
tile0[6] => ogpu_quad_generator:QG1.d.tile.x0[6]
tile0[7] => ogpu_quad_generator:QG1.d.tile.x0[7]
tile0[8] => ogpu_quad_generator:QG1.d.tile.x0[8]
tile0[9] => ogpu_quad_generator:QG1.d.tile.x0[9]
tile0[10] => ogpu_quad_generator:QG1.d.tile.x0[10]
tile0[11] => ogpu_quad_generator:QG1.d.tile.x0[11]
tile0[12] => ogpu_quad_generator:QG1.d.tile.x0[12]
tile0[13] => ogpu_quad_generator:QG1.d.tile.x0[13]
tile0[14] => ogpu_quad_generator:QG1.d.tile.x0[14]
tile0[15] => ogpu_quad_generator:QG1.d.tile.x0[15]
tile0[16] => ogpu_quad_generator:QG1.d.tile.y0[0]
tile0[17] => ogpu_quad_generator:QG1.d.tile.y0[1]
tile0[18] => ogpu_quad_generator:QG1.d.tile.y0[2]
tile0[19] => ogpu_quad_generator:QG1.d.tile.y0[3]
tile0[20] => ogpu_quad_generator:QG1.d.tile.y0[4]
tile0[21] => ogpu_quad_generator:QG1.d.tile.y0[5]
tile0[22] => ogpu_quad_generator:QG1.d.tile.y0[6]
tile0[23] => ogpu_quad_generator:QG1.d.tile.y0[7]
tile0[24] => ogpu_quad_generator:QG1.d.tile.y0[8]
tile0[25] => ogpu_quad_generator:QG1.d.tile.y0[9]
tile0[26] => ogpu_quad_generator:QG1.d.tile.y0[10]
tile0[27] => ogpu_quad_generator:QG1.d.tile.y0[11]
tile0[28] => ogpu_quad_generator:QG1.d.tile.y0[12]
tile0[29] => ogpu_quad_generator:QG1.d.tile.y0[13]
tile0[30] => ogpu_quad_generator:QG1.d.tile.y0[14]
tile0[31] => ogpu_quad_generator:QG1.d.tile.y0[15]
tile1[0] => ogpu_quad_generator:QG1.d.tile.x1[0]
tile1[1] => ogpu_quad_generator:QG1.d.tile.x1[1]
tile1[2] => ogpu_quad_generator:QG1.d.tile.x1[2]
tile1[3] => ogpu_quad_generator:QG1.d.tile.x1[3]
tile1[4] => ogpu_quad_generator:QG1.d.tile.x1[4]
tile1[5] => ogpu_quad_generator:QG1.d.tile.x1[5]
tile1[6] => ogpu_quad_generator:QG1.d.tile.x1[6]
tile1[7] => ogpu_quad_generator:QG1.d.tile.x1[7]
tile1[8] => ogpu_quad_generator:QG1.d.tile.x1[8]
tile1[9] => ogpu_quad_generator:QG1.d.tile.x1[9]
tile1[10] => ogpu_quad_generator:QG1.d.tile.x1[10]
tile1[11] => ogpu_quad_generator:QG1.d.tile.x1[11]
tile1[12] => ogpu_quad_generator:QG1.d.tile.x1[12]
tile1[13] => ogpu_quad_generator:QG1.d.tile.x1[13]
tile1[14] => ogpu_quad_generator:QG1.d.tile.x1[14]
tile1[15] => ogpu_quad_generator:QG1.d.tile.x1[15]
tile1[16] => ogpu_quad_generator:QG1.d.tile.y1[0]
tile1[17] => ogpu_quad_generator:QG1.d.tile.y1[1]
tile1[18] => ogpu_quad_generator:QG1.d.tile.y1[2]
tile1[19] => ogpu_quad_generator:QG1.d.tile.y1[3]
tile1[20] => ogpu_quad_generator:QG1.d.tile.y1[4]
tile1[21] => ogpu_quad_generator:QG1.d.tile.y1[5]
tile1[22] => ogpu_quad_generator:QG1.d.tile.y1[6]
tile1[23] => ogpu_quad_generator:QG1.d.tile.y1[7]
tile1[24] => ogpu_quad_generator:QG1.d.tile.y1[8]
tile1[25] => ogpu_quad_generator:QG1.d.tile.y1[9]
tile1[26] => ogpu_quad_generator:QG1.d.tile.y1[10]
tile1[27] => ogpu_quad_generator:QG1.d.tile.y1[11]
tile1[28] => ogpu_quad_generator:QG1.d.tile.y1[12]
tile1[29] => ogpu_quad_generator:QG1.d.tile.y1[13]
tile1[30] => ogpu_quad_generator:QG1.d.tile.y1[14]
tile1[31] => ogpu_quad_generator:QG1.d.tile.y1[15]
depth_coef_a[0] => ogpu_depth_test:DT1.d.depth_coef.a[0]
depth_coef_a[1] => ogpu_depth_test:DT1.d.depth_coef.a[1]
depth_coef_a[2] => ogpu_depth_test:DT1.d.depth_coef.a[2]
depth_coef_a[3] => ogpu_depth_test:DT1.d.depth_coef.a[3]
depth_coef_a[4] => ogpu_depth_test:DT1.d.depth_coef.a[4]
depth_coef_a[5] => ogpu_depth_test:DT1.d.depth_coef.a[5]
depth_coef_a[6] => ogpu_depth_test:DT1.d.depth_coef.a[6]
depth_coef_a[7] => ogpu_depth_test:DT1.d.depth_coef.a[7]
depth_coef_a[8] => ogpu_depth_test:DT1.d.depth_coef.a[8]
depth_coef_a[9] => ogpu_depth_test:DT1.d.depth_coef.a[9]
depth_coef_a[10] => ogpu_depth_test:DT1.d.depth_coef.a[10]
depth_coef_a[11] => ogpu_depth_test:DT1.d.depth_coef.a[11]
depth_coef_a[12] => ogpu_depth_test:DT1.d.depth_coef.a[12]
depth_coef_a[13] => ogpu_depth_test:DT1.d.depth_coef.a[13]
depth_coef_a[14] => ogpu_depth_test:DT1.d.depth_coef.a[14]
depth_coef_a[15] => ogpu_depth_test:DT1.d.depth_coef.a[15]
depth_coef_a[16] => ogpu_depth_test:DT1.d.depth_coef.a[16]
depth_coef_a[17] => ogpu_depth_test:DT1.d.depth_coef.a[17]
depth_coef_a[18] => ogpu_depth_test:DT1.d.depth_coef.a[18]
depth_coef_a[19] => ogpu_depth_test:DT1.d.depth_coef.a[19]
depth_coef_a[20] => ogpu_depth_test:DT1.d.depth_coef.a[20]
depth_coef_a[21] => ogpu_depth_test:DT1.d.depth_coef.a[21]
depth_coef_a[22] => ogpu_depth_test:DT1.d.depth_coef.a[22]
depth_coef_a[23] => ogpu_depth_test:DT1.d.depth_coef.a[23]
depth_coef_a[24] => ogpu_depth_test:DT1.d.depth_coef.a[24]
depth_coef_a[25] => ogpu_depth_test:DT1.d.depth_coef.a[25]
depth_coef_a[26] => ogpu_depth_test:DT1.d.depth_coef.a[26]
depth_coef_a[27] => ogpu_depth_test:DT1.d.depth_coef.a[27]
depth_coef_a[28] => ogpu_depth_test:DT1.d.depth_coef.a[28]
depth_coef_a[29] => ogpu_depth_test:DT1.d.depth_coef.a[29]
depth_coef_a[30] => ogpu_depth_test:DT1.d.depth_coef.a[30]
depth_coef_a[31] => ogpu_depth_test:DT1.d.depth_coef.a[31]
depth_coef_b[0] => ogpu_depth_test:DT1.d.depth_coef.b[0]
depth_coef_b[1] => ogpu_depth_test:DT1.d.depth_coef.b[1]
depth_coef_b[2] => ogpu_depth_test:DT1.d.depth_coef.b[2]
depth_coef_b[3] => ogpu_depth_test:DT1.d.depth_coef.b[3]
depth_coef_b[4] => ogpu_depth_test:DT1.d.depth_coef.b[4]
depth_coef_b[5] => ogpu_depth_test:DT1.d.depth_coef.b[5]
depth_coef_b[6] => ogpu_depth_test:DT1.d.depth_coef.b[6]
depth_coef_b[7] => ogpu_depth_test:DT1.d.depth_coef.b[7]
depth_coef_b[8] => ogpu_depth_test:DT1.d.depth_coef.b[8]
depth_coef_b[9] => ogpu_depth_test:DT1.d.depth_coef.b[9]
depth_coef_b[10] => ogpu_depth_test:DT1.d.depth_coef.b[10]
depth_coef_b[11] => ogpu_depth_test:DT1.d.depth_coef.b[11]
depth_coef_b[12] => ogpu_depth_test:DT1.d.depth_coef.b[12]
depth_coef_b[13] => ogpu_depth_test:DT1.d.depth_coef.b[13]
depth_coef_b[14] => ogpu_depth_test:DT1.d.depth_coef.b[14]
depth_coef_b[15] => ogpu_depth_test:DT1.d.depth_coef.b[15]
depth_coef_b[16] => ogpu_depth_test:DT1.d.depth_coef.b[16]
depth_coef_b[17] => ogpu_depth_test:DT1.d.depth_coef.b[17]
depth_coef_b[18] => ogpu_depth_test:DT1.d.depth_coef.b[18]
depth_coef_b[19] => ogpu_depth_test:DT1.d.depth_coef.b[19]
depth_coef_b[20] => ogpu_depth_test:DT1.d.depth_coef.b[20]
depth_coef_b[21] => ogpu_depth_test:DT1.d.depth_coef.b[21]
depth_coef_b[22] => ogpu_depth_test:DT1.d.depth_coef.b[22]
depth_coef_b[23] => ogpu_depth_test:DT1.d.depth_coef.b[23]
depth_coef_b[24] => ogpu_depth_test:DT1.d.depth_coef.b[24]
depth_coef_b[25] => ogpu_depth_test:DT1.d.depth_coef.b[25]
depth_coef_b[26] => ogpu_depth_test:DT1.d.depth_coef.b[26]
depth_coef_b[27] => ogpu_depth_test:DT1.d.depth_coef.b[27]
depth_coef_b[28] => ogpu_depth_test:DT1.d.depth_coef.b[28]
depth_coef_b[29] => ogpu_depth_test:DT1.d.depth_coef.b[29]
depth_coef_b[30] => ogpu_depth_test:DT1.d.depth_coef.b[30]
depth_coef_b[31] => ogpu_depth_test:DT1.d.depth_coef.b[31]
depth_coef_c[0] => ogpu_depth_test:DT1.d.depth_coef.c[0]
depth_coef_c[1] => ogpu_depth_test:DT1.d.depth_coef.c[1]
depth_coef_c[2] => ogpu_depth_test:DT1.d.depth_coef.c[2]
depth_coef_c[3] => ogpu_depth_test:DT1.d.depth_coef.c[3]
depth_coef_c[4] => ogpu_depth_test:DT1.d.depth_coef.c[4]
depth_coef_c[5] => ogpu_depth_test:DT1.d.depth_coef.c[5]
depth_coef_c[6] => ogpu_depth_test:DT1.d.depth_coef.c[6]
depth_coef_c[7] => ogpu_depth_test:DT1.d.depth_coef.c[7]
depth_coef_c[8] => ogpu_depth_test:DT1.d.depth_coef.c[8]
depth_coef_c[9] => ogpu_depth_test:DT1.d.depth_coef.c[9]
depth_coef_c[10] => ogpu_depth_test:DT1.d.depth_coef.c[10]
depth_coef_c[11] => ogpu_depth_test:DT1.d.depth_coef.c[11]
depth_coef_c[12] => ogpu_depth_test:DT1.d.depth_coef.c[12]
depth_coef_c[13] => ogpu_depth_test:DT1.d.depth_coef.c[13]
depth_coef_c[14] => ogpu_depth_test:DT1.d.depth_coef.c[14]
depth_coef_c[15] => ogpu_depth_test:DT1.d.depth_coef.c[15]
depth_coef_c[16] => ogpu_depth_test:DT1.d.depth_coef.c[16]
depth_coef_c[17] => ogpu_depth_test:DT1.d.depth_coef.c[17]
depth_coef_c[18] => ogpu_depth_test:DT1.d.depth_coef.c[18]
depth_coef_c[19] => ogpu_depth_test:DT1.d.depth_coef.c[19]
depth_coef_c[20] => ogpu_depth_test:DT1.d.depth_coef.c[20]
depth_coef_c[21] => ogpu_depth_test:DT1.d.depth_coef.c[21]
depth_coef_c[22] => ogpu_depth_test:DT1.d.depth_coef.c[22]
depth_coef_c[23] => ogpu_depth_test:DT1.d.depth_coef.c[23]
depth_coef_c[24] => ogpu_depth_test:DT1.d.depth_coef.c[24]
depth_coef_c[25] => ogpu_depth_test:DT1.d.depth_coef.c[25]
depth_coef_c[26] => ogpu_depth_test:DT1.d.depth_coef.c[26]
depth_coef_c[27] => ogpu_depth_test:DT1.d.depth_coef.c[27]
depth_coef_c[28] => ogpu_depth_test:DT1.d.depth_coef.c[28]
depth_coef_c[29] => ogpu_depth_test:DT1.d.depth_coef.c[29]
depth_coef_c[30] => ogpu_depth_test:DT1.d.depth_coef.c[30]
depth_coef_c[31] => ogpu_depth_test:DT1.d.depth_coef.c[31]
quad_buffer_addr[0] => ogpu_quad_store:QS1.d.addr[0]
quad_buffer_addr[1] => ogpu_quad_store:QS1.d.addr[1]
quad_buffer_addr[2] => ogpu_quad_store:QS1.d.addr[2]
quad_buffer_addr[3] => ogpu_quad_store:QS1.d.addr[3]
quad_buffer_addr[4] => ogpu_quad_store:QS1.d.addr[4]
quad_buffer_addr[5] => ogpu_quad_store:QS1.d.addr[5]
quad_buffer_addr[6] => ogpu_quad_store:QS1.d.addr[6]
quad_buffer_addr[7] => ogpu_quad_store:QS1.d.addr[7]
quad_buffer_addr[8] => ogpu_quad_store:QS1.d.addr[8]
quad_buffer_addr[9] => ogpu_quad_store:QS1.d.addr[9]
quad_buffer_addr[10] => ogpu_quad_store:QS1.d.addr[10]
quad_buffer_addr[11] => ogpu_quad_store:QS1.d.addr[11]
quad_buffer_addr[12] => ogpu_quad_store:QS1.d.addr[12]
quad_buffer_addr[13] => ogpu_quad_store:QS1.d.addr[13]
quad_buffer_addr[14] => ogpu_quad_store:QS1.d.addr[14]
quad_buffer_addr[15] => ogpu_quad_store:QS1.d.addr[15]
quad_buffer_addr[16] => ogpu_quad_store:QS1.d.addr[16]
quad_buffer_addr[17] => ogpu_quad_store:QS1.d.addr[17]
quad_buffer_addr[18] => ogpu_quad_store:QS1.d.addr[18]
quad_buffer_addr[19] => ogpu_quad_store:QS1.d.addr[19]
quad_buffer_addr[20] => ogpu_quad_store:QS1.d.addr[20]
quad_buffer_addr[21] => ogpu_quad_store:QS1.d.addr[21]
quad_buffer_addr[22] => ogpu_quad_store:QS1.d.addr[22]
quad_buffer_addr[23] => ogpu_quad_store:QS1.d.addr[23]
quad_buffer_addr[24] => ogpu_quad_store:QS1.d.addr[24]
quad_buffer_addr[25] => ogpu_quad_store:QS1.d.addr[25]
quad_buffer_addr[26] => ogpu_quad_store:QS1.d.addr[26]
quad_buffer_addr[27] => ogpu_quad_store:QS1.d.addr[27]
quad_buffer_addr[28] => ogpu_quad_store:QS1.d.addr[28]
quad_buffer_addr[29] => ogpu_quad_store:QS1.d.addr[29]
quad_buffer_addr[30] => ogpu_quad_store:QS1.d.addr[30]
quad_buffer_addr[31] => ogpu_quad_store:QS1.d.addr[31]
quad_buffer_addr[32] => ogpu_quad_store:QS1.d.addr[32]
quad_buffer_addr[33] => ogpu_quad_store:QS1.d.addr[33]
quad_buffer_addr[34] => ogpu_quad_store:QS1.d.addr[34]
quad_buffer_addr[35] => ogpu_quad_store:QS1.d.addr[35]
quad_buffer_addr[36] => ogpu_quad_store:QS1.d.addr[36]
quad_buffer_addr[37] => ogpu_quad_store:QS1.d.addr[37]
quad_buffer_addr[38] => ogpu_quad_store:QS1.d.addr[38]
quad_buffer_addr[39] => ogpu_quad_store:QS1.d.addr[39]
quad_buffer_addr[40] => ogpu_quad_store:QS1.d.addr[40]
quad_buffer_addr[41] => ogpu_quad_store:QS1.d.addr[41]
quad_buffer_addr[42] => ogpu_quad_store:QS1.d.addr[42]
quad_buffer_addr[43] => ogpu_quad_store:QS1.d.addr[43]
quad_buffer_addr[44] => ogpu_quad_store:QS1.d.addr[44]
quad_buffer_addr[45] => ogpu_quad_store:QS1.d.addr[45]
quad_buffer_addr[46] => ogpu_quad_store:QS1.d.addr[46]
quad_buffer_addr[47] => ogpu_quad_store:QS1.d.addr[47]
quad_buffer_addr[48] => ogpu_quad_store:QS1.d.addr[48]
quad_buffer_addr[49] => ogpu_quad_store:QS1.d.addr[49]
quad_buffer_addr[50] => ogpu_quad_store:QS1.d.addr[50]
quad_buffer_addr[51] => ogpu_quad_store:QS1.d.addr[51]
quad_buffer_addr[52] => ogpu_quad_store:QS1.d.addr[52]
quad_buffer_addr[53] => ogpu_quad_store:QS1.d.addr[53]
quad_buffer_addr[54] => ogpu_quad_store:QS1.d.addr[54]
quad_buffer_addr[55] => ogpu_quad_store:QS1.d.addr[55]
quad_buffer_addr[56] => ogpu_quad_store:QS1.d.addr[56]
quad_buffer_addr[57] => ogpu_quad_store:QS1.d.addr[57]
quad_buffer_addr[58] => ogpu_quad_store:QS1.d.addr[58]
quad_buffer_addr[59] => ogpu_quad_store:QS1.d.addr[59]
quad_buffer_addr[60] => ogpu_quad_store:QS1.d.addr[60]
quad_buffer_addr[61] => ogpu_quad_store:QS1.d.addr[61]
quad_buffer_addr[62] => ogpu_quad_store:QS1.d.addr[62]
quad_buffer_addr[63] => ogpu_quad_store:QS1.d.addr[63]
done <= ogpu_raster_control:RC1.q.done
busy <= ogpu_raster_control:RC1.q.busy
quad_buffer_length[0] <= ogpu_quad_store:QS1.q.quad_buffer_length[0]
quad_buffer_length[1] <= ogpu_quad_store:QS1.q.quad_buffer_length[1]
quad_buffer_length[2] <= ogpu_quad_store:QS1.q.quad_buffer_length[2]
quad_buffer_length[3] <= ogpu_quad_store:QS1.q.quad_buffer_length[3]
quad_buffer_length[4] <= ogpu_quad_store:QS1.q.quad_buffer_length[4]
quad_buffer_length[5] <= ogpu_quad_store:QS1.q.quad_buffer_length[5]
quad_buffer_length[6] <= ogpu_quad_store:QS1.q.quad_buffer_length[6]
quad_buffer_length[7] <= ogpu_quad_store:QS1.q.quad_buffer_length[7]
quad_buffer_length[8] <= ogpu_quad_store:QS1.q.quad_buffer_length[8]
quad_buffer_length[9] <= ogpu_quad_store:QS1.q.quad_buffer_length[9]
quad_buffer_length[10] <= ogpu_quad_store:QS1.q.quad_buffer_length[10]
quad_buffer_length[11] <= ogpu_quad_store:QS1.q.quad_buffer_length[11]
quad_buffer_length[12] <= ogpu_quad_store:QS1.q.quad_buffer_length[12]
quad_buffer_length[13] <= ogpu_quad_store:QS1.q.quad_buffer_length[13]
quad_buffer_length[14] <= ogpu_quad_store:QS1.q.quad_buffer_length[14]
quad_buffer_length[15] <= ogpu_quad_store:QS1.q.quad_buffer_length[15]
quad_buffer_length[16] <= ogpu_quad_store:QS1.q.quad_buffer_length[16]
quad_buffer_length[17] <= ogpu_quad_store:QS1.q.quad_buffer_length[17]
quad_buffer_length[18] <= ogpu_quad_store:QS1.q.quad_buffer_length[18]
quad_buffer_length[19] <= ogpu_quad_store:QS1.q.quad_buffer_length[19]
quad_buffer_length[20] <= ogpu_quad_store:QS1.q.quad_buffer_length[20]
quad_buffer_length[21] <= ogpu_quad_store:QS1.q.quad_buffer_length[21]
quad_buffer_length[22] <= ogpu_quad_store:QS1.q.quad_buffer_length[22]
quad_buffer_length[23] <= ogpu_quad_store:QS1.q.quad_buffer_length[23]
ext_buffer_ack => ogpu_quad_store:QS1.d.buffer_ack
ext_buffer_address[0] <= ogpu_quad_store:QS1.q.buffer_address[0]
ext_buffer_address[1] <= ogpu_quad_store:QS1.q.buffer_address[1]
ext_buffer_address[2] <= ogpu_quad_store:QS1.q.buffer_address[2]
ext_buffer_address[3] <= ogpu_quad_store:QS1.q.buffer_address[3]
ext_buffer_address[4] <= ogpu_quad_store:QS1.q.buffer_address[4]
ext_buffer_address[5] <= ogpu_quad_store:QS1.q.buffer_address[5]
ext_buffer_address[6] <= ogpu_quad_store:QS1.q.buffer_address[6]
ext_buffer_address[7] <= ogpu_quad_store:QS1.q.buffer_address[7]
ext_buffer_address[8] <= ogpu_quad_store:QS1.q.buffer_address[8]
ext_buffer_address[9] <= ogpu_quad_store:QS1.q.buffer_address[9]
ext_buffer_address[10] <= ogpu_quad_store:QS1.q.buffer_address[10]
ext_buffer_address[11] <= ogpu_quad_store:QS1.q.buffer_address[11]
ext_buffer_address[12] <= ogpu_quad_store:QS1.q.buffer_address[12]
ext_buffer_address[13] <= ogpu_quad_store:QS1.q.buffer_address[13]
ext_buffer_address[14] <= ogpu_quad_store:QS1.q.buffer_address[14]
ext_buffer_address[15] <= ogpu_quad_store:QS1.q.buffer_address[15]
ext_buffer_byte_enable[0] <= ogpu_quad_store:QS1.q.buffer_byte_enable[0]
ext_buffer_byte_enable[1] <= ogpu_quad_store:QS1.q.buffer_byte_enable[1]
ext_buffer_byte_enable[2] <= ogpu_quad_store:QS1.q.buffer_byte_enable[2]
ext_buffer_byte_enable[3] <= ogpu_quad_store:QS1.q.buffer_byte_enable[3]
ext_buffer_byte_enable[4] <= ogpu_quad_store:QS1.q.buffer_byte_enable[4]
ext_buffer_byte_enable[5] <= ogpu_quad_store:QS1.q.buffer_byte_enable[5]
ext_buffer_byte_enable[6] <= ogpu_quad_store:QS1.q.buffer_byte_enable[6]
ext_buffer_byte_enable[7] <= ogpu_quad_store:QS1.q.buffer_byte_enable[7]
ext_buffer_write <= ogpu_quad_store:QS1.q.buffer_write
ext_buffer_write_data[0] <= ogpu_quad_store:QS1.q.buffer_write_data[0]
ext_buffer_write_data[1] <= ogpu_quad_store:QS1.q.buffer_write_data[1]
ext_buffer_write_data[2] <= ogpu_quad_store:QS1.q.buffer_write_data[2]
ext_buffer_write_data[3] <= ogpu_quad_store:QS1.q.buffer_write_data[3]
ext_buffer_write_data[4] <= ogpu_quad_store:QS1.q.buffer_write_data[4]
ext_buffer_write_data[5] <= ogpu_quad_store:QS1.q.buffer_write_data[5]
ext_buffer_write_data[6] <= ogpu_quad_store:QS1.q.buffer_write_data[6]
ext_buffer_write_data[7] <= ogpu_quad_store:QS1.q.buffer_write_data[7]
ext_buffer_write_data[8] <= ogpu_quad_store:QS1.q.buffer_write_data[8]
ext_buffer_write_data[9] <= ogpu_quad_store:QS1.q.buffer_write_data[9]
ext_buffer_write_data[10] <= ogpu_quad_store:QS1.q.buffer_write_data[10]
ext_buffer_write_data[11] <= ogpu_quad_store:QS1.q.buffer_write_data[11]
ext_buffer_write_data[12] <= ogpu_quad_store:QS1.q.buffer_write_data[12]
ext_buffer_write_data[13] <= ogpu_quad_store:QS1.q.buffer_write_data[13]
ext_buffer_write_data[14] <= ogpu_quad_store:QS1.q.buffer_write_data[14]
ext_buffer_write_data[15] <= ogpu_quad_store:QS1.q.buffer_write_data[15]
ext_buffer_write_data[16] <= ogpu_quad_store:QS1.q.buffer_write_data[16]
ext_buffer_write_data[17] <= ogpu_quad_store:QS1.q.buffer_write_data[17]
ext_buffer_write_data[18] <= ogpu_quad_store:QS1.q.buffer_write_data[18]
ext_buffer_write_data[19] <= ogpu_quad_store:QS1.q.buffer_write_data[19]
ext_buffer_write_data[20] <= ogpu_quad_store:QS1.q.buffer_write_data[20]
ext_buffer_write_data[21] <= ogpu_quad_store:QS1.q.buffer_write_data[21]
ext_buffer_write_data[22] <= ogpu_quad_store:QS1.q.buffer_write_data[22]
ext_buffer_write_data[23] <= ogpu_quad_store:QS1.q.buffer_write_data[23]
ext_buffer_write_data[24] <= ogpu_quad_store:QS1.q.buffer_write_data[24]
ext_buffer_write_data[25] <= ogpu_quad_store:QS1.q.buffer_write_data[25]
ext_buffer_write_data[26] <= ogpu_quad_store:QS1.q.buffer_write_data[26]
ext_buffer_write_data[27] <= ogpu_quad_store:QS1.q.buffer_write_data[27]
ext_buffer_write_data[28] <= ogpu_quad_store:QS1.q.buffer_write_data[28]
ext_buffer_write_data[29] <= ogpu_quad_store:QS1.q.buffer_write_data[29]
ext_buffer_write_data[30] <= ogpu_quad_store:QS1.q.buffer_write_data[30]
ext_buffer_write_data[31] <= ogpu_quad_store:QS1.q.buffer_write_data[31]
ext_buffer_write_data[32] <= ogpu_quad_store:QS1.q.buffer_write_data[32]
ext_buffer_write_data[33] <= ogpu_quad_store:QS1.q.buffer_write_data[33]
ext_buffer_write_data[34] <= ogpu_quad_store:QS1.q.buffer_write_data[34]
ext_buffer_write_data[35] <= ogpu_quad_store:QS1.q.buffer_write_data[35]
ext_buffer_write_data[36] <= ogpu_quad_store:QS1.q.buffer_write_data[36]
ext_buffer_write_data[37] <= ogpu_quad_store:QS1.q.buffer_write_data[37]
ext_buffer_write_data[38] <= ogpu_quad_store:QS1.q.buffer_write_data[38]
ext_buffer_write_data[39] <= ogpu_quad_store:QS1.q.buffer_write_data[39]
ext_buffer_write_data[40] <= ogpu_quad_store:QS1.q.buffer_write_data[40]
ext_buffer_write_data[41] <= ogpu_quad_store:QS1.q.buffer_write_data[41]
ext_buffer_write_data[42] <= ogpu_quad_store:QS1.q.buffer_write_data[42]
ext_buffer_write_data[43] <= ogpu_quad_store:QS1.q.buffer_write_data[43]
ext_buffer_write_data[44] <= ogpu_quad_store:QS1.q.buffer_write_data[44]
ext_buffer_write_data[45] <= ogpu_quad_store:QS1.q.buffer_write_data[45]
ext_buffer_write_data[46] <= ogpu_quad_store:QS1.q.buffer_write_data[46]
ext_buffer_write_data[47] <= ogpu_quad_store:QS1.q.buffer_write_data[47]
ext_buffer_write_data[48] <= ogpu_quad_store:QS1.q.buffer_write_data[48]
ext_buffer_write_data[49] <= ogpu_quad_store:QS1.q.buffer_write_data[49]
ext_buffer_write_data[50] <= ogpu_quad_store:QS1.q.buffer_write_data[50]
ext_buffer_write_data[51] <= ogpu_quad_store:QS1.q.buffer_write_data[51]
ext_buffer_write_data[52] <= ogpu_quad_store:QS1.q.buffer_write_data[52]
ext_buffer_write_data[53] <= ogpu_quad_store:QS1.q.buffer_write_data[53]
ext_buffer_write_data[54] <= ogpu_quad_store:QS1.q.buffer_write_data[54]
ext_buffer_write_data[55] <= ogpu_quad_store:QS1.q.buffer_write_data[55]
ext_buffer_write_data[56] <= ogpu_quad_store:QS1.q.buffer_write_data[56]
ext_buffer_write_data[57] <= ogpu_quad_store:QS1.q.buffer_write_data[57]
ext_buffer_write_data[58] <= ogpu_quad_store:QS1.q.buffer_write_data[58]
ext_buffer_write_data[59] <= ogpu_quad_store:QS1.q.buffer_write_data[59]
ext_buffer_write_data[60] <= ogpu_quad_store:QS1.q.buffer_write_data[60]
ext_buffer_write_data[61] <= ogpu_quad_store:QS1.q.buffer_write_data[61]
ext_buffer_write_data[62] <= ogpu_quad_store:QS1.q.buffer_write_data[62]
ext_buffer_write_data[63] <= ogpu_quad_store:QS1.q.buffer_write_data[63]
dbg[0] <= ogpu_raster_control:RC1.q.start_raster
dbg[1] <= ogpu_raster_control:RC1.q.next_quad
dbg[2] <= ogpu_quad_generator:QG1.q.quad_ready
dbg[3] <= ogpu_raster_control:RC1.q.depth_test
dbg[4] <= ogpu_raster_control:RC1.q.edge_test
dbg[5] <= ogpu_raster_control:RC1.q.store_quad
dbg[6] <= ogpu_setup:ST1.q.setup_done
dbg[7] <= ogpu_quad_generator:QG1.q.end_tile
dbg[8] <= ogpu_triangle_edge_test:TE1.q.draw_quad
dbg[9] <= ogpu_triangle_edge_test:TE1.q.discard_quad
dbg[10] <= ogpu_depth_test:DT1.q.depth_ready
dbg[11] <= ogpu_quad_store:QS1.q.quad_stored


|ogpu_raster_unit|ogpu_raster_control:RC1
clock => r.done.CLK
clock => r.busy.CLK
clock => r.store_quad.CLK
clock => r.depth_test.CLK
clock => r.edge_test.CLK
clock => r.next_quad.CLK
clock => r.start_raster.CLK
clock => r.state~1.DATAIN
reset => \comb:v.start_raster.OUTPUTSELECT
reset => \comb:v.next_quad.OUTPUTSELECT
reset => \comb:v.edge_test.OUTPUTSELECT
reset => \comb:v.depth_test.OUTPUTSELECT
reset => \comb:v.store_quad.OUTPUTSELECT
reset => \comb:v.busy.OUTPUTSELECT
reset => \comb:v.done.OUTPUTSELECT
reset => \comb:v.state.OGPU_RASTER_CONTROL_IDLE.OUTPUTSELECT
reset => \comb:v.state.OGPU_RASTER_CONTROL_DONE.OUTPUTSELECT
reset => \comb:v.state.OGPU_RASTER_CONTROL_SETUP.OUTPUTSELECT
reset => \comb:v.state.OGPU_RASTER_CONTROL_QUAD_GEN.OUTPUTSELECT
reset => \comb:v.state.OGPU_RASTER_CONTROL_QUAD_TEST.OUTPUTSELECT
reset => \comb:v.state.OGPU_RASTER_CONTROL_STORE_QUAD.OUTPUTSELECT
d.discard_quad => comb.IN0
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.discard_quad => v.OUTPUTSELECT
d.draw_quad => comb.IN0
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.quad_stored => v.OUTPUTSELECT
d.depth_ready => comb.IN1
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.quad_ready => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => v.OUTPUTSELECT
d.end_tile => comb.IN1
d.end_tile => v.DATAB
d.end_tile => v.DATAB
d.end_tile => v.DATAB
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.setup_done => v.OUTPUTSELECT
d.command.OGPU_CMD_ERROR => ~NO_FANOUT~
d.command.OGPU_CMD_RASTER => v.OUTPUTSELECT
d.command.OGPU_CMD_RASTER => v.OUTPUTSELECT
d.command.OGPU_CMD_RASTER => v.OUTPUTSELECT
d.command.OGPU_CMD_RASTER => v.OUTPUTSELECT
d.command.OGPU_CMD_RASTER => v.OUTPUTSELECT
d.command.OGPU_CMD_RASTER => v.OUTPUTSELECT
d.command.OGPU_CMD_RASTER => Selector0.IN4
d.command.OGPU_CMD_RASTER => Selector5.IN4
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_PREPARE => v.OUTPUTSELECT
d.command.OGPU_CMD_NOP => ~NO_FANOUT~
q.done <= r.done.DB_MAX_OUTPUT_PORT_TYPE
q.busy <= r.busy.DB_MAX_OUTPUT_PORT_TYPE
q.store_quad <= r.store_quad.DB_MAX_OUTPUT_PORT_TYPE
q.depth_test <= r.depth_test.DB_MAX_OUTPUT_PORT_TYPE
q.edge_test <= r.edge_test.DB_MAX_OUTPUT_PORT_TYPE
q.next_quad <= r.next_quad.DB_MAX_OUTPUT_PORT_TYPE
q.start_raster <= r.start_raster.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_setup:ST1
clock => r.setup_done.CLK
reset => \comb:v.setup_done.OUTPUTSELECT
d.start_raster => \comb:v.setup_done.DATAA
d.vy2.int[0] => q.e2.y0[0].DATAIN
d.vy2.int[0] => q.e1.y1[0].DATAIN
d.vy2.int[1] => q.e2.y0[1].DATAIN
d.vy2.int[1] => q.e1.y1[1].DATAIN
d.vy2.int[2] => q.e2.y0[2].DATAIN
d.vy2.int[2] => q.e1.y1[2].DATAIN
d.vy2.int[3] => q.e2.y0[3].DATAIN
d.vy2.int[3] => q.e1.y1[3].DATAIN
d.vy2.int[4] => q.e2.y0[4].DATAIN
d.vy2.int[4] => q.e1.y1[4].DATAIN
d.vy2.int[5] => q.e2.y0[5].DATAIN
d.vy2.int[5] => q.e1.y1[5].DATAIN
d.vy2.int[6] => q.e2.y0[6].DATAIN
d.vy2.int[6] => q.e1.y1[6].DATAIN
d.vy2.int[7] => q.e2.y0[7].DATAIN
d.vy2.int[7] => q.e1.y1[7].DATAIN
d.vy2.int[8] => q.e2.y0[8].DATAIN
d.vy2.int[8] => q.e1.y1[8].DATAIN
d.vy2.int[9] => q.e2.y0[9].DATAIN
d.vy2.int[9] => q.e1.y1[9].DATAIN
d.vy2.int[10] => q.e2.y0[10].DATAIN
d.vy2.int[10] => q.e1.y1[10].DATAIN
d.vy2.int[11] => q.e2.y0[11].DATAIN
d.vy2.int[11] => q.e1.y1[11].DATAIN
d.vy2.int[12] => q.e2.y0[12].DATAIN
d.vy2.int[12] => q.e1.y1[12].DATAIN
d.vy2.int[13] => q.e2.y0[13].DATAIN
d.vy2.int[13] => q.e1.y1[13].DATAIN
d.vy2.int[14] => q.e2.y0[14].DATAIN
d.vy2.int[14] => q.e1.y1[14].DATAIN
d.vy2.int[15] => q.e2.y0[15].DATAIN
d.vy2.int[15] => q.e1.y1[15].DATAIN
d.vx2.int[0] => q.e2.x0[0].DATAIN
d.vx2.int[0] => q.e1.x1[0].DATAIN
d.vx2.int[1] => q.e2.x0[1].DATAIN
d.vx2.int[1] => q.e1.x1[1].DATAIN
d.vx2.int[2] => q.e2.x0[2].DATAIN
d.vx2.int[2] => q.e1.x1[2].DATAIN
d.vx2.int[3] => q.e2.x0[3].DATAIN
d.vx2.int[3] => q.e1.x1[3].DATAIN
d.vx2.int[4] => q.e2.x0[4].DATAIN
d.vx2.int[4] => q.e1.x1[4].DATAIN
d.vx2.int[5] => q.e2.x0[5].DATAIN
d.vx2.int[5] => q.e1.x1[5].DATAIN
d.vx2.int[6] => q.e2.x0[6].DATAIN
d.vx2.int[6] => q.e1.x1[6].DATAIN
d.vx2.int[7] => q.e2.x0[7].DATAIN
d.vx2.int[7] => q.e1.x1[7].DATAIN
d.vx2.int[8] => q.e2.x0[8].DATAIN
d.vx2.int[8] => q.e1.x1[8].DATAIN
d.vx2.int[9] => q.e2.x0[9].DATAIN
d.vx2.int[9] => q.e1.x1[9].DATAIN
d.vx2.int[10] => q.e2.x0[10].DATAIN
d.vx2.int[10] => q.e1.x1[10].DATAIN
d.vx2.int[11] => q.e2.x0[11].DATAIN
d.vx2.int[11] => q.e1.x1[11].DATAIN
d.vx2.int[12] => q.e2.x0[12].DATAIN
d.vx2.int[12] => q.e1.x1[12].DATAIN
d.vx2.int[13] => q.e2.x0[13].DATAIN
d.vx2.int[13] => q.e1.x1[13].DATAIN
d.vx2.int[14] => q.e2.x0[14].DATAIN
d.vx2.int[14] => q.e1.x1[14].DATAIN
d.vx2.int[15] => q.e2.x0[15].DATAIN
d.vx2.int[15] => q.e1.x1[15].DATAIN
d.vy1.int[0] => q.e1.y0[0].DATAIN
d.vy1.int[0] => q.e0.y1[0].DATAIN
d.vy1.int[1] => q.e1.y0[1].DATAIN
d.vy1.int[1] => q.e0.y1[1].DATAIN
d.vy1.int[2] => q.e1.y0[2].DATAIN
d.vy1.int[2] => q.e0.y1[2].DATAIN
d.vy1.int[3] => q.e1.y0[3].DATAIN
d.vy1.int[3] => q.e0.y1[3].DATAIN
d.vy1.int[4] => q.e1.y0[4].DATAIN
d.vy1.int[4] => q.e0.y1[4].DATAIN
d.vy1.int[5] => q.e1.y0[5].DATAIN
d.vy1.int[5] => q.e0.y1[5].DATAIN
d.vy1.int[6] => q.e1.y0[6].DATAIN
d.vy1.int[6] => q.e0.y1[6].DATAIN
d.vy1.int[7] => q.e1.y0[7].DATAIN
d.vy1.int[7] => q.e0.y1[7].DATAIN
d.vy1.int[8] => q.e1.y0[8].DATAIN
d.vy1.int[8] => q.e0.y1[8].DATAIN
d.vy1.int[9] => q.e1.y0[9].DATAIN
d.vy1.int[9] => q.e0.y1[9].DATAIN
d.vy1.int[10] => q.e1.y0[10].DATAIN
d.vy1.int[10] => q.e0.y1[10].DATAIN
d.vy1.int[11] => q.e1.y0[11].DATAIN
d.vy1.int[11] => q.e0.y1[11].DATAIN
d.vy1.int[12] => q.e1.y0[12].DATAIN
d.vy1.int[12] => q.e0.y1[12].DATAIN
d.vy1.int[13] => q.e1.y0[13].DATAIN
d.vy1.int[13] => q.e0.y1[13].DATAIN
d.vy1.int[14] => q.e1.y0[14].DATAIN
d.vy1.int[14] => q.e0.y1[14].DATAIN
d.vy1.int[15] => q.e1.y0[15].DATAIN
d.vy1.int[15] => q.e0.y1[15].DATAIN
d.vx1.int[0] => q.e1.x0[0].DATAIN
d.vx1.int[0] => q.e0.x1[0].DATAIN
d.vx1.int[1] => q.e1.x0[1].DATAIN
d.vx1.int[1] => q.e0.x1[1].DATAIN
d.vx1.int[2] => q.e1.x0[2].DATAIN
d.vx1.int[2] => q.e0.x1[2].DATAIN
d.vx1.int[3] => q.e1.x0[3].DATAIN
d.vx1.int[3] => q.e0.x1[3].DATAIN
d.vx1.int[4] => q.e1.x0[4].DATAIN
d.vx1.int[4] => q.e0.x1[4].DATAIN
d.vx1.int[5] => q.e1.x0[5].DATAIN
d.vx1.int[5] => q.e0.x1[5].DATAIN
d.vx1.int[6] => q.e1.x0[6].DATAIN
d.vx1.int[6] => q.e0.x1[6].DATAIN
d.vx1.int[7] => q.e1.x0[7].DATAIN
d.vx1.int[7] => q.e0.x1[7].DATAIN
d.vx1.int[8] => q.e1.x0[8].DATAIN
d.vx1.int[8] => q.e0.x1[8].DATAIN
d.vx1.int[9] => q.e1.x0[9].DATAIN
d.vx1.int[9] => q.e0.x1[9].DATAIN
d.vx1.int[10] => q.e1.x0[10].DATAIN
d.vx1.int[10] => q.e0.x1[10].DATAIN
d.vx1.int[11] => q.e1.x0[11].DATAIN
d.vx1.int[11] => q.e0.x1[11].DATAIN
d.vx1.int[12] => q.e1.x0[12].DATAIN
d.vx1.int[12] => q.e0.x1[12].DATAIN
d.vx1.int[13] => q.e1.x0[13].DATAIN
d.vx1.int[13] => q.e0.x1[13].DATAIN
d.vx1.int[14] => q.e1.x0[14].DATAIN
d.vx1.int[14] => q.e0.x1[14].DATAIN
d.vx1.int[15] => q.e1.x0[15].DATAIN
d.vx1.int[15] => q.e0.x1[15].DATAIN
d.vy0.int[0] => q.e2.y1[0].DATAIN
d.vy0.int[0] => q.e0.y0[0].DATAIN
d.vy0.int[1] => q.e2.y1[1].DATAIN
d.vy0.int[1] => q.e0.y0[1].DATAIN
d.vy0.int[2] => q.e2.y1[2].DATAIN
d.vy0.int[2] => q.e0.y0[2].DATAIN
d.vy0.int[3] => q.e2.y1[3].DATAIN
d.vy0.int[3] => q.e0.y0[3].DATAIN
d.vy0.int[4] => q.e2.y1[4].DATAIN
d.vy0.int[4] => q.e0.y0[4].DATAIN
d.vy0.int[5] => q.e2.y1[5].DATAIN
d.vy0.int[5] => q.e0.y0[5].DATAIN
d.vy0.int[6] => q.e2.y1[6].DATAIN
d.vy0.int[6] => q.e0.y0[6].DATAIN
d.vy0.int[7] => q.e2.y1[7].DATAIN
d.vy0.int[7] => q.e0.y0[7].DATAIN
d.vy0.int[8] => q.e2.y1[8].DATAIN
d.vy0.int[8] => q.e0.y0[8].DATAIN
d.vy0.int[9] => q.e2.y1[9].DATAIN
d.vy0.int[9] => q.e0.y0[9].DATAIN
d.vy0.int[10] => q.e2.y1[10].DATAIN
d.vy0.int[10] => q.e0.y0[10].DATAIN
d.vy0.int[11] => q.e2.y1[11].DATAIN
d.vy0.int[11] => q.e0.y0[11].DATAIN
d.vy0.int[12] => q.e2.y1[12].DATAIN
d.vy0.int[12] => q.e0.y0[12].DATAIN
d.vy0.int[13] => q.e2.y1[13].DATAIN
d.vy0.int[13] => q.e0.y0[13].DATAIN
d.vy0.int[14] => q.e2.y1[14].DATAIN
d.vy0.int[14] => q.e0.y0[14].DATAIN
d.vy0.int[15] => q.e2.y1[15].DATAIN
d.vy0.int[15] => q.e0.y0[15].DATAIN
d.vx0.int[0] => q.e2.x1[0].DATAIN
d.vx0.int[0] => q.e0.x0[0].DATAIN
d.vx0.int[1] => q.e2.x1[1].DATAIN
d.vx0.int[1] => q.e0.x0[1].DATAIN
d.vx0.int[2] => q.e2.x1[2].DATAIN
d.vx0.int[2] => q.e0.x0[2].DATAIN
d.vx0.int[3] => q.e2.x1[3].DATAIN
d.vx0.int[3] => q.e0.x0[3].DATAIN
d.vx0.int[4] => q.e2.x1[4].DATAIN
d.vx0.int[4] => q.e0.x0[4].DATAIN
d.vx0.int[5] => q.e2.x1[5].DATAIN
d.vx0.int[5] => q.e0.x0[5].DATAIN
d.vx0.int[6] => q.e2.x1[6].DATAIN
d.vx0.int[6] => q.e0.x0[6].DATAIN
d.vx0.int[7] => q.e2.x1[7].DATAIN
d.vx0.int[7] => q.e0.x0[7].DATAIN
d.vx0.int[8] => q.e2.x1[8].DATAIN
d.vx0.int[8] => q.e0.x0[8].DATAIN
d.vx0.int[9] => q.e2.x1[9].DATAIN
d.vx0.int[9] => q.e0.x0[9].DATAIN
d.vx0.int[10] => q.e2.x1[10].DATAIN
d.vx0.int[10] => q.e0.x0[10].DATAIN
d.vx0.int[11] => q.e2.x1[11].DATAIN
d.vx0.int[11] => q.e0.x0[11].DATAIN
d.vx0.int[12] => q.e2.x1[12].DATAIN
d.vx0.int[12] => q.e0.x0[12].DATAIN
d.vx0.int[13] => q.e2.x1[13].DATAIN
d.vx0.int[13] => q.e0.x0[13].DATAIN
d.vx0.int[14] => q.e2.x1[14].DATAIN
d.vx0.int[14] => q.e0.x0[14].DATAIN
d.vx0.int[15] => q.e2.x1[15].DATAIN
d.vx0.int[15] => q.e0.x0[15].DATAIN
q.e2.y1[0] <= d.vy0.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[1] <= d.vy0.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[2] <= d.vy0.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[3] <= d.vy0.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[4] <= d.vy0.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[5] <= d.vy0.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[6] <= d.vy0.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[7] <= d.vy0.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[8] <= d.vy0.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[9] <= d.vy0.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[10] <= d.vy0.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[11] <= d.vy0.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[12] <= d.vy0.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[13] <= d.vy0.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[14] <= d.vy0.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y1[15] <= d.vy0.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[0] <= d.vx0.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[1] <= d.vx0.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[2] <= d.vx0.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[3] <= d.vx0.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[4] <= d.vx0.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[5] <= d.vx0.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[6] <= d.vx0.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[7] <= d.vx0.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[8] <= d.vx0.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[9] <= d.vx0.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[10] <= d.vx0.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[11] <= d.vx0.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[12] <= d.vx0.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[13] <= d.vx0.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[14] <= d.vx0.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x1[15] <= d.vx0.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[0] <= d.vy2.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[1] <= d.vy2.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[2] <= d.vy2.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[3] <= d.vy2.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[4] <= d.vy2.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[5] <= d.vy2.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[6] <= d.vy2.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[7] <= d.vy2.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[8] <= d.vy2.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[9] <= d.vy2.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[10] <= d.vy2.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[11] <= d.vy2.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[12] <= d.vy2.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[13] <= d.vy2.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[14] <= d.vy2.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e2.y0[15] <= d.vy2.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[0] <= d.vx2.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[1] <= d.vx2.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[2] <= d.vx2.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[3] <= d.vx2.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[4] <= d.vx2.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[5] <= d.vx2.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[6] <= d.vx2.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[7] <= d.vx2.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[8] <= d.vx2.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[9] <= d.vx2.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[10] <= d.vx2.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[11] <= d.vx2.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[12] <= d.vx2.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[13] <= d.vx2.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[14] <= d.vx2.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e2.x0[15] <= d.vx2.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[0] <= d.vy2.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[1] <= d.vy2.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[2] <= d.vy2.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[3] <= d.vy2.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[4] <= d.vy2.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[5] <= d.vy2.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[6] <= d.vy2.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[7] <= d.vy2.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[8] <= d.vy2.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[9] <= d.vy2.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[10] <= d.vy2.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[11] <= d.vy2.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[12] <= d.vy2.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[13] <= d.vy2.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[14] <= d.vy2.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y1[15] <= d.vy2.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[0] <= d.vx2.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[1] <= d.vx2.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[2] <= d.vx2.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[3] <= d.vx2.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[4] <= d.vx2.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[5] <= d.vx2.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[6] <= d.vx2.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[7] <= d.vx2.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[8] <= d.vx2.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[9] <= d.vx2.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[10] <= d.vx2.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[11] <= d.vx2.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[12] <= d.vx2.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[13] <= d.vx2.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[14] <= d.vx2.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x1[15] <= d.vx2.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[0] <= d.vy1.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[1] <= d.vy1.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[2] <= d.vy1.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[3] <= d.vy1.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[4] <= d.vy1.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[5] <= d.vy1.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[6] <= d.vy1.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[7] <= d.vy1.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[8] <= d.vy1.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[9] <= d.vy1.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[10] <= d.vy1.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[11] <= d.vy1.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[12] <= d.vy1.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[13] <= d.vy1.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[14] <= d.vy1.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e1.y0[15] <= d.vy1.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[0] <= d.vx1.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[1] <= d.vx1.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[2] <= d.vx1.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[3] <= d.vx1.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[4] <= d.vx1.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[5] <= d.vx1.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[6] <= d.vx1.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[7] <= d.vx1.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[8] <= d.vx1.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[9] <= d.vx1.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[10] <= d.vx1.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[11] <= d.vx1.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[12] <= d.vx1.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[13] <= d.vx1.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[14] <= d.vx1.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e1.x0[15] <= d.vx1.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[0] <= d.vy1.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[1] <= d.vy1.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[2] <= d.vy1.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[3] <= d.vy1.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[4] <= d.vy1.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[5] <= d.vy1.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[6] <= d.vy1.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[7] <= d.vy1.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[8] <= d.vy1.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[9] <= d.vy1.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[10] <= d.vy1.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[11] <= d.vy1.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[12] <= d.vy1.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[13] <= d.vy1.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[14] <= d.vy1.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y1[15] <= d.vy1.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[0] <= d.vx1.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[1] <= d.vx1.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[2] <= d.vx1.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[3] <= d.vx1.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[4] <= d.vx1.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[5] <= d.vx1.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[6] <= d.vx1.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[7] <= d.vx1.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[8] <= d.vx1.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[9] <= d.vx1.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[10] <= d.vx1.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[11] <= d.vx1.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[12] <= d.vx1.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[13] <= d.vx1.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[14] <= d.vx1.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x1[15] <= d.vx1.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[0] <= d.vy0.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[1] <= d.vy0.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[2] <= d.vy0.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[3] <= d.vy0.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[4] <= d.vy0.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[5] <= d.vy0.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[6] <= d.vy0.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[7] <= d.vy0.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[8] <= d.vy0.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[9] <= d.vy0.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[10] <= d.vy0.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[11] <= d.vy0.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[12] <= d.vy0.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[13] <= d.vy0.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[14] <= d.vy0.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e0.y0[15] <= d.vy0.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[0] <= d.vx0.int[0].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[1] <= d.vx0.int[1].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[2] <= d.vx0.int[2].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[3] <= d.vx0.int[3].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[4] <= d.vx0.int[4].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[5] <= d.vx0.int[5].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[6] <= d.vx0.int[6].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[7] <= d.vx0.int[7].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[8] <= d.vx0.int[8].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[9] <= d.vx0.int[9].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[10] <= d.vx0.int[10].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[11] <= d.vx0.int[11].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[12] <= d.vx0.int[12].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[13] <= d.vx0.int[13].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[14] <= d.vx0.int[14].DB_MAX_OUTPUT_PORT_TYPE
q.e0.x0[15] <= d.vx0.int[15].DB_MAX_OUTPUT_PORT_TYPE
q.setup_done <= r.setup_done.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_quad_generator:QG1
clock => r.y1[0].CLK
clock => r.y1[1].CLK
clock => r.y1[2].CLK
clock => r.y1[3].CLK
clock => r.y1[4].CLK
clock => r.y1[5].CLK
clock => r.y1[6].CLK
clock => r.y1[7].CLK
clock => r.y1[8].CLK
clock => r.y1[9].CLK
clock => r.y1[10].CLK
clock => r.y1[11].CLK
clock => r.y1[12].CLK
clock => r.y1[13].CLK
clock => r.y1[14].CLK
clock => r.y1[15].CLK
clock => r.x1[0].CLK
clock => r.x1[1].CLK
clock => r.x1[2].CLK
clock => r.x1[3].CLK
clock => r.x1[4].CLK
clock => r.x1[5].CLK
clock => r.x1[6].CLK
clock => r.x1[7].CLK
clock => r.x1[8].CLK
clock => r.x1[9].CLK
clock => r.x1[10].CLK
clock => r.x1[11].CLK
clock => r.x1[12].CLK
clock => r.x1[13].CLK
clock => r.x1[14].CLK
clock => r.x1[15].CLK
clock => r.x0[0].CLK
clock => r.x0[1].CLK
clock => r.x0[2].CLK
clock => r.x0[3].CLK
clock => r.x0[4].CLK
clock => r.x0[5].CLK
clock => r.x0[6].CLK
clock => r.x0[7].CLK
clock => r.x0[8].CLK
clock => r.x0[9].CLK
clock => r.x0[10].CLK
clock => r.x0[11].CLK
clock => r.x0[12].CLK
clock => r.x0[13].CLK
clock => r.x0[14].CLK
clock => r.x0[15].CLK
clock => r.j[0].CLK
clock => r.j[1].CLK
clock => r.j[2].CLK
clock => r.j[3].CLK
clock => r.j[4].CLK
clock => r.j[5].CLK
clock => r.j[6].CLK
clock => r.j[7].CLK
clock => r.j[8].CLK
clock => r.j[9].CLK
clock => r.j[10].CLK
clock => r.j[11].CLK
clock => r.j[12].CLK
clock => r.j[13].CLK
clock => r.j[14].CLK
clock => r.j[15].CLK
clock => r.i[0].CLK
clock => r.i[1].CLK
clock => r.i[2].CLK
clock => r.i[3].CLK
clock => r.i[4].CLK
clock => r.i[5].CLK
clock => r.i[6].CLK
clock => r.i[7].CLK
clock => r.i[8].CLK
clock => r.i[9].CLK
clock => r.i[10].CLK
clock => r.i[11].CLK
clock => r.i[12].CLK
clock => r.i[13].CLK
clock => r.i[14].CLK
clock => r.i[15].CLK
clock => r.generate_quads.CLK
clock => r.quad.y3[0].CLK
clock => r.quad.y3[1].CLK
clock => r.quad.y3[2].CLK
clock => r.quad.y3[3].CLK
clock => r.quad.y3[4].CLK
clock => r.quad.y3[5].CLK
clock => r.quad.y3[6].CLK
clock => r.quad.y3[7].CLK
clock => r.quad.y3[8].CLK
clock => r.quad.y3[9].CLK
clock => r.quad.y3[10].CLK
clock => r.quad.y3[11].CLK
clock => r.quad.y3[12].CLK
clock => r.quad.y3[13].CLK
clock => r.quad.y3[14].CLK
clock => r.quad.y3[15].CLK
clock => r.quad.x3[0].CLK
clock => r.quad.x3[1].CLK
clock => r.quad.x3[2].CLK
clock => r.quad.x3[3].CLK
clock => r.quad.x3[4].CLK
clock => r.quad.x3[5].CLK
clock => r.quad.x3[6].CLK
clock => r.quad.x3[7].CLK
clock => r.quad.x3[8].CLK
clock => r.quad.x3[9].CLK
clock => r.quad.x3[10].CLK
clock => r.quad.x3[11].CLK
clock => r.quad.x3[12].CLK
clock => r.quad.x3[13].CLK
clock => r.quad.x3[14].CLK
clock => r.quad.x3[15].CLK
clock => r.quad.y2[0].CLK
clock => r.quad.y2[1].CLK
clock => r.quad.y2[2].CLK
clock => r.quad.y2[3].CLK
clock => r.quad.y2[4].CLK
clock => r.quad.y2[5].CLK
clock => r.quad.y2[6].CLK
clock => r.quad.y2[7].CLK
clock => r.quad.y2[8].CLK
clock => r.quad.y2[9].CLK
clock => r.quad.y2[10].CLK
clock => r.quad.y2[11].CLK
clock => r.quad.y2[12].CLK
clock => r.quad.y2[13].CLK
clock => r.quad.y2[14].CLK
clock => r.quad.y2[15].CLK
clock => r.quad.x2[0].CLK
clock => r.quad.x2[1].CLK
clock => r.quad.x2[2].CLK
clock => r.quad.x2[3].CLK
clock => r.quad.x2[4].CLK
clock => r.quad.x2[5].CLK
clock => r.quad.x2[6].CLK
clock => r.quad.x2[7].CLK
clock => r.quad.x2[8].CLK
clock => r.quad.x2[9].CLK
clock => r.quad.x2[10].CLK
clock => r.quad.x2[11].CLK
clock => r.quad.x2[12].CLK
clock => r.quad.x2[13].CLK
clock => r.quad.x2[14].CLK
clock => r.quad.x2[15].CLK
clock => r.quad.y1[0].CLK
clock => r.quad.y1[1].CLK
clock => r.quad.y1[2].CLK
clock => r.quad.y1[3].CLK
clock => r.quad.y1[4].CLK
clock => r.quad.y1[5].CLK
clock => r.quad.y1[6].CLK
clock => r.quad.y1[7].CLK
clock => r.quad.y1[8].CLK
clock => r.quad.y1[9].CLK
clock => r.quad.y1[10].CLK
clock => r.quad.y1[11].CLK
clock => r.quad.y1[12].CLK
clock => r.quad.y1[13].CLK
clock => r.quad.y1[14].CLK
clock => r.quad.y1[15].CLK
clock => r.quad.x1[0].CLK
clock => r.quad.x1[1].CLK
clock => r.quad.x1[2].CLK
clock => r.quad.x1[3].CLK
clock => r.quad.x1[4].CLK
clock => r.quad.x1[5].CLK
clock => r.quad.x1[6].CLK
clock => r.quad.x1[7].CLK
clock => r.quad.x1[8].CLK
clock => r.quad.x1[9].CLK
clock => r.quad.x1[10].CLK
clock => r.quad.x1[11].CLK
clock => r.quad.x1[12].CLK
clock => r.quad.x1[13].CLK
clock => r.quad.x1[14].CLK
clock => r.quad.x1[15].CLK
clock => r.quad.y0[0].CLK
clock => r.quad.y0[1].CLK
clock => r.quad.y0[2].CLK
clock => r.quad.y0[3].CLK
clock => r.quad.y0[4].CLK
clock => r.quad.y0[5].CLK
clock => r.quad.y0[6].CLK
clock => r.quad.y0[7].CLK
clock => r.quad.y0[8].CLK
clock => r.quad.y0[9].CLK
clock => r.quad.y0[10].CLK
clock => r.quad.y0[11].CLK
clock => r.quad.y0[12].CLK
clock => r.quad.y0[13].CLK
clock => r.quad.y0[14].CLK
clock => r.quad.y0[15].CLK
clock => r.quad.x0[0].CLK
clock => r.quad.x0[1].CLK
clock => r.quad.x0[2].CLK
clock => r.quad.x0[3].CLK
clock => r.quad.x0[4].CLK
clock => r.quad.x0[5].CLK
clock => r.quad.x0[6].CLK
clock => r.quad.x0[7].CLK
clock => r.quad.x0[8].CLK
clock => r.quad.x0[9].CLK
clock => r.quad.x0[10].CLK
clock => r.quad.x0[11].CLK
clock => r.quad.x0[12].CLK
clock => r.quad.x0[13].CLK
clock => r.quad.x0[14].CLK
clock => r.quad.x0[15].CLK
clock => r.quad_ready.CLK
clock => r.end_tile.CLK
clock => r.next_quad.CLK
reset => \comb:v.end_tile.OUTPUTSELECT
reset => \comb:v.quad_ready.OUTPUTSELECT
reset => \comb:v.generate_quads.OUTPUTSELECT
reset => \comb:v.i[15].OUTPUTSELECT
reset => \comb:v.i[14].OUTPUTSELECT
reset => \comb:v.i[13].OUTPUTSELECT
reset => \comb:v.i[12].OUTPUTSELECT
reset => \comb:v.i[11].OUTPUTSELECT
reset => \comb:v.i[10].OUTPUTSELECT
reset => \comb:v.i[9].OUTPUTSELECT
reset => \comb:v.i[8].OUTPUTSELECT
reset => \comb:v.i[7].OUTPUTSELECT
reset => \comb:v.i[6].OUTPUTSELECT
reset => \comb:v.i[5].OUTPUTSELECT
reset => \comb:v.i[4].OUTPUTSELECT
reset => \comb:v.i[3].OUTPUTSELECT
reset => \comb:v.i[2].OUTPUTSELECT
reset => \comb:v.i[1].OUTPUTSELECT
reset => \comb:v.i[0].OUTPUTSELECT
reset => \comb:v.j[15].OUTPUTSELECT
reset => \comb:v.j[14].OUTPUTSELECT
reset => \comb:v.j[13].OUTPUTSELECT
reset => \comb:v.j[12].OUTPUTSELECT
reset => \comb:v.j[11].OUTPUTSELECT
reset => \comb:v.j[10].OUTPUTSELECT
reset => \comb:v.j[9].OUTPUTSELECT
reset => \comb:v.j[8].OUTPUTSELECT
reset => \comb:v.j[7].OUTPUTSELECT
reset => \comb:v.j[6].OUTPUTSELECT
reset => \comb:v.j[5].OUTPUTSELECT
reset => \comb:v.j[4].OUTPUTSELECT
reset => \comb:v.j[3].OUTPUTSELECT
reset => \comb:v.j[2].OUTPUTSELECT
reset => \comb:v.j[1].OUTPUTSELECT
reset => \comb:v.j[0].OUTPUTSELECT
reset => \comb:v.x0[15].OUTPUTSELECT
reset => \comb:v.x0[14].OUTPUTSELECT
reset => \comb:v.x0[13].OUTPUTSELECT
reset => \comb:v.x0[12].OUTPUTSELECT
reset => \comb:v.x0[11].OUTPUTSELECT
reset => \comb:v.x0[10].OUTPUTSELECT
reset => \comb:v.x0[9].OUTPUTSELECT
reset => \comb:v.x0[8].OUTPUTSELECT
reset => \comb:v.x0[7].OUTPUTSELECT
reset => \comb:v.x0[6].OUTPUTSELECT
reset => \comb:v.x0[5].OUTPUTSELECT
reset => \comb:v.x0[4].OUTPUTSELECT
reset => \comb:v.x0[3].OUTPUTSELECT
reset => \comb:v.x0[2].OUTPUTSELECT
reset => \comb:v.x0[1].OUTPUTSELECT
reset => \comb:v.x0[0].OUTPUTSELECT
reset => \comb:v.x1[15].OUTPUTSELECT
reset => \comb:v.x1[14].OUTPUTSELECT
reset => \comb:v.x1[13].OUTPUTSELECT
reset => \comb:v.x1[12].OUTPUTSELECT
reset => \comb:v.x1[11].OUTPUTSELECT
reset => \comb:v.x1[10].OUTPUTSELECT
reset => \comb:v.x1[9].OUTPUTSELECT
reset => \comb:v.x1[8].OUTPUTSELECT
reset => \comb:v.x1[7].OUTPUTSELECT
reset => \comb:v.x1[6].OUTPUTSELECT
reset => \comb:v.x1[5].OUTPUTSELECT
reset => \comb:v.x1[4].OUTPUTSELECT
reset => \comb:v.x1[3].OUTPUTSELECT
reset => \comb:v.x1[2].OUTPUTSELECT
reset => \comb:v.x1[1].OUTPUTSELECT
reset => \comb:v.x1[0].OUTPUTSELECT
reset => \comb:v.y1[15].OUTPUTSELECT
reset => \comb:v.y1[14].OUTPUTSELECT
reset => \comb:v.y1[13].OUTPUTSELECT
reset => \comb:v.y1[12].OUTPUTSELECT
reset => \comb:v.y1[11].OUTPUTSELECT
reset => \comb:v.y1[10].OUTPUTSELECT
reset => \comb:v.y1[9].OUTPUTSELECT
reset => \comb:v.y1[8].OUTPUTSELECT
reset => \comb:v.y1[7].OUTPUTSELECT
reset => \comb:v.y1[6].OUTPUTSELECT
reset => \comb:v.y1[5].OUTPUTSELECT
reset => \comb:v.y1[4].OUTPUTSELECT
reset => \comb:v.y1[3].OUTPUTSELECT
reset => \comb:v.y1[2].OUTPUTSELECT
reset => \comb:v.y1[1].OUTPUTSELECT
reset => \comb:v.y1[0].OUTPUTSELECT
d.next_quad => comb.IN1
d.next_quad => r.next_quad.DATAIN
d.next_quad => v.OUTPUTSELECT
d.start_raster => v.OUTPUTSELECT
d.start_raster => v.OUTPUTSELECT
d.tile.y1[0] => LessThan3.IN32
d.tile.y1[0] => v.DATAA
d.tile.y1[0] => LessThan8.IN32
d.tile.y1[1] => LessThan3.IN31
d.tile.y1[1] => v.DATAA
d.tile.y1[1] => LessThan8.IN31
d.tile.y1[2] => LessThan3.IN30
d.tile.y1[2] => v.DATAA
d.tile.y1[2] => LessThan8.IN30
d.tile.y1[3] => LessThan3.IN29
d.tile.y1[3] => v.DATAA
d.tile.y1[3] => LessThan8.IN29
d.tile.y1[4] => LessThan3.IN28
d.tile.y1[4] => v.DATAA
d.tile.y1[4] => LessThan8.IN28
d.tile.y1[5] => LessThan3.IN27
d.tile.y1[5] => v.DATAA
d.tile.y1[5] => LessThan8.IN27
d.tile.y1[6] => LessThan3.IN26
d.tile.y1[6] => v.DATAA
d.tile.y1[6] => LessThan8.IN26
d.tile.y1[7] => LessThan3.IN25
d.tile.y1[7] => v.DATAA
d.tile.y1[7] => LessThan8.IN25
d.tile.y1[8] => LessThan3.IN24
d.tile.y1[8] => v.DATAA
d.tile.y1[8] => LessThan8.IN24
d.tile.y1[9] => LessThan3.IN23
d.tile.y1[9] => v.DATAA
d.tile.y1[9] => LessThan8.IN23
d.tile.y1[10] => LessThan3.IN22
d.tile.y1[10] => v.DATAA
d.tile.y1[10] => LessThan8.IN22
d.tile.y1[11] => LessThan3.IN21
d.tile.y1[11] => v.DATAA
d.tile.y1[11] => LessThan8.IN21
d.tile.y1[12] => LessThan3.IN20
d.tile.y1[12] => v.DATAA
d.tile.y1[12] => LessThan8.IN20
d.tile.y1[13] => LessThan3.IN19
d.tile.y1[13] => v.DATAA
d.tile.y1[13] => LessThan8.IN19
d.tile.y1[14] => LessThan3.IN18
d.tile.y1[14] => v.DATAA
d.tile.y1[14] => LessThan8.IN18
d.tile.y1[15] => LessThan3.IN17
d.tile.y1[15] => v.DATAA
d.tile.y1[15] => LessThan8.IN17
d.tile.x1[0] => LessThan2.IN32
d.tile.x1[0] => v.DATAA
d.tile.x1[0] => LessThan6.IN32
d.tile.x1[1] => LessThan2.IN31
d.tile.x1[1] => v.DATAA
d.tile.x1[1] => LessThan6.IN31
d.tile.x1[2] => LessThan2.IN30
d.tile.x1[2] => v.DATAA
d.tile.x1[2] => LessThan6.IN30
d.tile.x1[3] => LessThan2.IN29
d.tile.x1[3] => v.DATAA
d.tile.x1[3] => LessThan6.IN29
d.tile.x1[4] => LessThan2.IN28
d.tile.x1[4] => v.DATAA
d.tile.x1[4] => LessThan6.IN28
d.tile.x1[5] => LessThan2.IN27
d.tile.x1[5] => v.DATAA
d.tile.x1[5] => LessThan6.IN27
d.tile.x1[6] => LessThan2.IN26
d.tile.x1[6] => v.DATAA
d.tile.x1[6] => LessThan6.IN26
d.tile.x1[7] => LessThan2.IN25
d.tile.x1[7] => v.DATAA
d.tile.x1[7] => LessThan6.IN25
d.tile.x1[8] => LessThan2.IN24
d.tile.x1[8] => v.DATAA
d.tile.x1[8] => LessThan6.IN24
d.tile.x1[9] => LessThan2.IN23
d.tile.x1[9] => v.DATAA
d.tile.x1[9] => LessThan6.IN23
d.tile.x1[10] => LessThan2.IN22
d.tile.x1[10] => v.DATAA
d.tile.x1[10] => LessThan6.IN22
d.tile.x1[11] => LessThan2.IN21
d.tile.x1[11] => v.DATAA
d.tile.x1[11] => LessThan6.IN21
d.tile.x1[12] => LessThan2.IN20
d.tile.x1[12] => v.DATAA
d.tile.x1[12] => LessThan6.IN20
d.tile.x1[13] => LessThan2.IN19
d.tile.x1[13] => v.DATAA
d.tile.x1[13] => LessThan6.IN19
d.tile.x1[14] => LessThan2.IN18
d.tile.x1[14] => v.DATAA
d.tile.x1[14] => LessThan6.IN18
d.tile.x1[15] => LessThan2.IN17
d.tile.x1[15] => v.DATAA
d.tile.x1[15] => LessThan6.IN17
d.tile.y0[0] => LessThan0.IN32
d.tile.y0[0] => v.DATAA
d.tile.y0[0] => LessThan9.IN32
d.tile.y0[1] => LessThan0.IN31
d.tile.y0[1] => v.DATAA
d.tile.y0[1] => LessThan9.IN31
d.tile.y0[2] => LessThan0.IN30
d.tile.y0[2] => v.DATAA
d.tile.y0[2] => LessThan9.IN30
d.tile.y0[3] => LessThan0.IN29
d.tile.y0[3] => v.DATAA
d.tile.y0[3] => LessThan9.IN29
d.tile.y0[4] => LessThan0.IN28
d.tile.y0[4] => v.DATAA
d.tile.y0[4] => LessThan9.IN28
d.tile.y0[5] => LessThan0.IN27
d.tile.y0[5] => v.DATAA
d.tile.y0[5] => LessThan9.IN27
d.tile.y0[6] => LessThan0.IN26
d.tile.y0[6] => v.DATAA
d.tile.y0[6] => LessThan9.IN26
d.tile.y0[7] => LessThan0.IN25
d.tile.y0[7] => v.DATAA
d.tile.y0[7] => LessThan9.IN25
d.tile.y0[8] => LessThan0.IN24
d.tile.y0[8] => v.DATAA
d.tile.y0[8] => LessThan9.IN24
d.tile.y0[9] => LessThan0.IN23
d.tile.y0[9] => v.DATAA
d.tile.y0[9] => LessThan9.IN23
d.tile.y0[10] => LessThan0.IN22
d.tile.y0[10] => v.DATAA
d.tile.y0[10] => LessThan9.IN22
d.tile.y0[11] => LessThan0.IN21
d.tile.y0[11] => v.DATAA
d.tile.y0[11] => LessThan9.IN21
d.tile.y0[12] => LessThan0.IN20
d.tile.y0[12] => v.DATAA
d.tile.y0[12] => LessThan9.IN20
d.tile.y0[13] => LessThan0.IN19
d.tile.y0[13] => v.DATAA
d.tile.y0[13] => LessThan9.IN19
d.tile.y0[14] => LessThan0.IN18
d.tile.y0[14] => v.DATAA
d.tile.y0[14] => LessThan9.IN18
d.tile.y0[15] => LessThan0.IN17
d.tile.y0[15] => v.DATAA
d.tile.y0[15] => LessThan9.IN17
d.tile.x0[0] => LessThan1.IN32
d.tile.x0[0] => v.DATAA
d.tile.x0[0] => LessThan7.IN32
d.tile.x0[1] => LessThan1.IN31
d.tile.x0[1] => v.DATAA
d.tile.x0[1] => LessThan7.IN31
d.tile.x0[2] => LessThan1.IN30
d.tile.x0[2] => v.DATAA
d.tile.x0[2] => LessThan7.IN30
d.tile.x0[3] => LessThan1.IN29
d.tile.x0[3] => v.DATAA
d.tile.x0[3] => LessThan7.IN29
d.tile.x0[4] => LessThan1.IN28
d.tile.x0[4] => v.DATAA
d.tile.x0[4] => LessThan7.IN28
d.tile.x0[5] => LessThan1.IN27
d.tile.x0[5] => v.DATAA
d.tile.x0[5] => LessThan7.IN27
d.tile.x0[6] => LessThan1.IN26
d.tile.x0[6] => v.DATAA
d.tile.x0[6] => LessThan7.IN26
d.tile.x0[7] => LessThan1.IN25
d.tile.x0[7] => v.DATAA
d.tile.x0[7] => LessThan7.IN25
d.tile.x0[8] => LessThan1.IN24
d.tile.x0[8] => v.DATAA
d.tile.x0[8] => LessThan7.IN24
d.tile.x0[9] => LessThan1.IN23
d.tile.x0[9] => v.DATAA
d.tile.x0[9] => LessThan7.IN23
d.tile.x0[10] => LessThan1.IN22
d.tile.x0[10] => v.DATAA
d.tile.x0[10] => LessThan7.IN22
d.tile.x0[11] => LessThan1.IN21
d.tile.x0[11] => v.DATAA
d.tile.x0[11] => LessThan7.IN21
d.tile.x0[12] => LessThan1.IN20
d.tile.x0[12] => v.DATAA
d.tile.x0[12] => LessThan7.IN20
d.tile.x0[13] => LessThan1.IN19
d.tile.x0[13] => v.DATAA
d.tile.x0[13] => LessThan7.IN19
d.tile.x0[14] => LessThan1.IN18
d.tile.x0[14] => v.DATAA
d.tile.x0[14] => LessThan7.IN18
d.tile.x0[15] => LessThan1.IN17
d.tile.x0[15] => v.DATAA
d.tile.x0[15] => LessThan7.IN17
d.clip_rect.y1[0] => LessThan3.IN16
d.clip_rect.y1[0] => v.DATAB
d.clip_rect.y1[0] => LessThan9.IN16
d.clip_rect.y1[1] => LessThan3.IN15
d.clip_rect.y1[1] => v.DATAB
d.clip_rect.y1[1] => LessThan9.IN15
d.clip_rect.y1[2] => LessThan3.IN14
d.clip_rect.y1[2] => v.DATAB
d.clip_rect.y1[2] => LessThan9.IN14
d.clip_rect.y1[3] => LessThan3.IN13
d.clip_rect.y1[3] => v.DATAB
d.clip_rect.y1[3] => LessThan9.IN13
d.clip_rect.y1[4] => LessThan3.IN12
d.clip_rect.y1[4] => v.DATAB
d.clip_rect.y1[4] => LessThan9.IN12
d.clip_rect.y1[5] => LessThan3.IN11
d.clip_rect.y1[5] => v.DATAB
d.clip_rect.y1[5] => LessThan9.IN11
d.clip_rect.y1[6] => LessThan3.IN10
d.clip_rect.y1[6] => v.DATAB
d.clip_rect.y1[6] => LessThan9.IN10
d.clip_rect.y1[7] => LessThan3.IN9
d.clip_rect.y1[7] => v.DATAB
d.clip_rect.y1[7] => LessThan9.IN9
d.clip_rect.y1[8] => LessThan3.IN8
d.clip_rect.y1[8] => v.DATAB
d.clip_rect.y1[8] => LessThan9.IN8
d.clip_rect.y1[9] => LessThan3.IN7
d.clip_rect.y1[9] => v.DATAB
d.clip_rect.y1[9] => LessThan9.IN7
d.clip_rect.y1[10] => LessThan3.IN6
d.clip_rect.y1[10] => v.DATAB
d.clip_rect.y1[10] => LessThan9.IN6
d.clip_rect.y1[11] => LessThan3.IN5
d.clip_rect.y1[11] => v.DATAB
d.clip_rect.y1[11] => LessThan9.IN5
d.clip_rect.y1[12] => LessThan3.IN4
d.clip_rect.y1[12] => v.DATAB
d.clip_rect.y1[12] => LessThan9.IN4
d.clip_rect.y1[13] => LessThan3.IN3
d.clip_rect.y1[13] => v.DATAB
d.clip_rect.y1[13] => LessThan9.IN3
d.clip_rect.y1[14] => LessThan3.IN2
d.clip_rect.y1[14] => v.DATAB
d.clip_rect.y1[14] => LessThan9.IN2
d.clip_rect.y1[15] => LessThan3.IN1
d.clip_rect.y1[15] => v.DATAB
d.clip_rect.y1[15] => LessThan9.IN1
d.clip_rect.x1[0] => LessThan2.IN16
d.clip_rect.x1[0] => v.DATAB
d.clip_rect.x1[0] => LessThan7.IN16
d.clip_rect.x1[1] => LessThan2.IN15
d.clip_rect.x1[1] => v.DATAB
d.clip_rect.x1[1] => LessThan7.IN15
d.clip_rect.x1[2] => LessThan2.IN14
d.clip_rect.x1[2] => v.DATAB
d.clip_rect.x1[2] => LessThan7.IN14
d.clip_rect.x1[3] => LessThan2.IN13
d.clip_rect.x1[3] => v.DATAB
d.clip_rect.x1[3] => LessThan7.IN13
d.clip_rect.x1[4] => LessThan2.IN12
d.clip_rect.x1[4] => v.DATAB
d.clip_rect.x1[4] => LessThan7.IN12
d.clip_rect.x1[5] => LessThan2.IN11
d.clip_rect.x1[5] => v.DATAB
d.clip_rect.x1[5] => LessThan7.IN11
d.clip_rect.x1[6] => LessThan2.IN10
d.clip_rect.x1[6] => v.DATAB
d.clip_rect.x1[6] => LessThan7.IN10
d.clip_rect.x1[7] => LessThan2.IN9
d.clip_rect.x1[7] => v.DATAB
d.clip_rect.x1[7] => LessThan7.IN9
d.clip_rect.x1[8] => LessThan2.IN8
d.clip_rect.x1[8] => v.DATAB
d.clip_rect.x1[8] => LessThan7.IN8
d.clip_rect.x1[9] => LessThan2.IN7
d.clip_rect.x1[9] => v.DATAB
d.clip_rect.x1[9] => LessThan7.IN7
d.clip_rect.x1[10] => LessThan2.IN6
d.clip_rect.x1[10] => v.DATAB
d.clip_rect.x1[10] => LessThan7.IN6
d.clip_rect.x1[11] => LessThan2.IN5
d.clip_rect.x1[11] => v.DATAB
d.clip_rect.x1[11] => LessThan7.IN5
d.clip_rect.x1[12] => LessThan2.IN4
d.clip_rect.x1[12] => v.DATAB
d.clip_rect.x1[12] => LessThan7.IN4
d.clip_rect.x1[13] => LessThan2.IN3
d.clip_rect.x1[13] => v.DATAB
d.clip_rect.x1[13] => LessThan7.IN3
d.clip_rect.x1[14] => LessThan2.IN2
d.clip_rect.x1[14] => v.DATAB
d.clip_rect.x1[14] => LessThan7.IN2
d.clip_rect.x1[15] => LessThan2.IN1
d.clip_rect.x1[15] => v.DATAB
d.clip_rect.x1[15] => LessThan7.IN1
d.clip_rect.y0[0] => LessThan0.IN16
d.clip_rect.y0[0] => v.DATAB
d.clip_rect.y0[0] => LessThan8.IN16
d.clip_rect.y0[1] => LessThan0.IN15
d.clip_rect.y0[1] => v.DATAB
d.clip_rect.y0[1] => LessThan8.IN15
d.clip_rect.y0[2] => LessThan0.IN14
d.clip_rect.y0[2] => v.DATAB
d.clip_rect.y0[2] => LessThan8.IN14
d.clip_rect.y0[3] => LessThan0.IN13
d.clip_rect.y0[3] => v.DATAB
d.clip_rect.y0[3] => LessThan8.IN13
d.clip_rect.y0[4] => LessThan0.IN12
d.clip_rect.y0[4] => v.DATAB
d.clip_rect.y0[4] => LessThan8.IN12
d.clip_rect.y0[5] => LessThan0.IN11
d.clip_rect.y0[5] => v.DATAB
d.clip_rect.y0[5] => LessThan8.IN11
d.clip_rect.y0[6] => LessThan0.IN10
d.clip_rect.y0[6] => v.DATAB
d.clip_rect.y0[6] => LessThan8.IN10
d.clip_rect.y0[7] => LessThan0.IN9
d.clip_rect.y0[7] => v.DATAB
d.clip_rect.y0[7] => LessThan8.IN9
d.clip_rect.y0[8] => LessThan0.IN8
d.clip_rect.y0[8] => v.DATAB
d.clip_rect.y0[8] => LessThan8.IN8
d.clip_rect.y0[9] => LessThan0.IN7
d.clip_rect.y0[9] => v.DATAB
d.clip_rect.y0[9] => LessThan8.IN7
d.clip_rect.y0[10] => LessThan0.IN6
d.clip_rect.y0[10] => v.DATAB
d.clip_rect.y0[10] => LessThan8.IN6
d.clip_rect.y0[11] => LessThan0.IN5
d.clip_rect.y0[11] => v.DATAB
d.clip_rect.y0[11] => LessThan8.IN5
d.clip_rect.y0[12] => LessThan0.IN4
d.clip_rect.y0[12] => v.DATAB
d.clip_rect.y0[12] => LessThan8.IN4
d.clip_rect.y0[13] => LessThan0.IN3
d.clip_rect.y0[13] => v.DATAB
d.clip_rect.y0[13] => LessThan8.IN3
d.clip_rect.y0[14] => LessThan0.IN2
d.clip_rect.y0[14] => v.DATAB
d.clip_rect.y0[14] => LessThan8.IN2
d.clip_rect.y0[15] => LessThan0.IN1
d.clip_rect.y0[15] => v.DATAB
d.clip_rect.y0[15] => LessThan8.IN1
d.clip_rect.x0[0] => LessThan1.IN16
d.clip_rect.x0[0] => v.DATAB
d.clip_rect.x0[0] => LessThan6.IN16
d.clip_rect.x0[1] => LessThan1.IN15
d.clip_rect.x0[1] => v.DATAB
d.clip_rect.x0[1] => LessThan6.IN15
d.clip_rect.x0[2] => LessThan1.IN14
d.clip_rect.x0[2] => v.DATAB
d.clip_rect.x0[2] => LessThan6.IN14
d.clip_rect.x0[3] => LessThan1.IN13
d.clip_rect.x0[3] => v.DATAB
d.clip_rect.x0[3] => LessThan6.IN13
d.clip_rect.x0[4] => LessThan1.IN12
d.clip_rect.x0[4] => v.DATAB
d.clip_rect.x0[4] => LessThan6.IN12
d.clip_rect.x0[5] => LessThan1.IN11
d.clip_rect.x0[5] => v.DATAB
d.clip_rect.x0[5] => LessThan6.IN11
d.clip_rect.x0[6] => LessThan1.IN10
d.clip_rect.x0[6] => v.DATAB
d.clip_rect.x0[6] => LessThan6.IN10
d.clip_rect.x0[7] => LessThan1.IN9
d.clip_rect.x0[7] => v.DATAB
d.clip_rect.x0[7] => LessThan6.IN9
d.clip_rect.x0[8] => LessThan1.IN8
d.clip_rect.x0[8] => v.DATAB
d.clip_rect.x0[8] => LessThan6.IN8
d.clip_rect.x0[9] => LessThan1.IN7
d.clip_rect.x0[9] => v.DATAB
d.clip_rect.x0[9] => LessThan6.IN7
d.clip_rect.x0[10] => LessThan1.IN6
d.clip_rect.x0[10] => v.DATAB
d.clip_rect.x0[10] => LessThan6.IN6
d.clip_rect.x0[11] => LessThan1.IN5
d.clip_rect.x0[11] => v.DATAB
d.clip_rect.x0[11] => LessThan6.IN5
d.clip_rect.x0[12] => LessThan1.IN4
d.clip_rect.x0[12] => v.DATAB
d.clip_rect.x0[12] => LessThan6.IN4
d.clip_rect.x0[13] => LessThan1.IN3
d.clip_rect.x0[13] => v.DATAB
d.clip_rect.x0[13] => LessThan6.IN3
d.clip_rect.x0[14] => LessThan1.IN2
d.clip_rect.x0[14] => v.DATAB
d.clip_rect.x0[14] => LessThan6.IN2
d.clip_rect.x0[15] => LessThan1.IN1
d.clip_rect.x0[15] => v.DATAB
d.clip_rect.x0[15] => LessThan6.IN1
q.quad.y3[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y3[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x3[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y2[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x2[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y1[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x1[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.y0[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad.x0[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_ready <= r.quad_ready.DB_MAX_OUTPUT_PORT_TYPE
q.end_tile <= r.end_tile.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_quad_edge_test:ET1
clock => r.edge_ready.CLK
clock => r.edge_test.CLK
reset => \comb:v.edge_ready.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
d.e.y1[0] => Add1.IN32
d.e.y1[1] => Add1.IN31
d.e.y1[2] => Add1.IN30
d.e.y1[3] => Add1.IN29
d.e.y1[4] => Add1.IN28
d.e.y1[5] => Add1.IN27
d.e.y1[6] => Add1.IN26
d.e.y1[7] => Add1.IN25
d.e.y1[8] => Add1.IN24
d.e.y1[9] => Add1.IN23
d.e.y1[10] => Add1.IN22
d.e.y1[11] => Add1.IN21
d.e.y1[12] => Add1.IN20
d.e.y1[13] => Add1.IN19
d.e.y1[14] => Add1.IN18
d.e.y1[15] => Add1.IN17
d.e.x1[0] => Add2.IN32
d.e.x1[1] => Add2.IN31
d.e.x1[2] => Add2.IN30
d.e.x1[3] => Add2.IN29
d.e.x1[4] => Add2.IN28
d.e.x1[5] => Add2.IN27
d.e.x1[6] => Add2.IN26
d.e.x1[7] => Add2.IN25
d.e.x1[8] => Add2.IN24
d.e.x1[9] => Add2.IN23
d.e.x1[10] => Add2.IN22
d.e.x1[11] => Add2.IN21
d.e.x1[12] => Add2.IN20
d.e.x1[13] => Add2.IN19
d.e.x1[14] => Add2.IN18
d.e.x1[15] => Add2.IN17
d.e.y0[0] => Add1.IN16
d.e.y0[0] => Add3.IN16
d.e.y0[0] => Add6.IN16
d.e.y0[0] => Add9.IN16
d.e.y0[0] => Add12.IN16
d.e.y0[1] => Add1.IN15
d.e.y0[1] => Add3.IN15
d.e.y0[1] => Add6.IN15
d.e.y0[1] => Add9.IN15
d.e.y0[1] => Add12.IN15
d.e.y0[2] => Add1.IN14
d.e.y0[2] => Add3.IN14
d.e.y0[2] => Add6.IN14
d.e.y0[2] => Add9.IN14
d.e.y0[2] => Add12.IN14
d.e.y0[3] => Add1.IN13
d.e.y0[3] => Add3.IN13
d.e.y0[3] => Add6.IN13
d.e.y0[3] => Add9.IN13
d.e.y0[3] => Add12.IN13
d.e.y0[4] => Add1.IN12
d.e.y0[4] => Add3.IN12
d.e.y0[4] => Add6.IN12
d.e.y0[4] => Add9.IN12
d.e.y0[4] => Add12.IN12
d.e.y0[5] => Add1.IN11
d.e.y0[5] => Add3.IN11
d.e.y0[5] => Add6.IN11
d.e.y0[5] => Add9.IN11
d.e.y0[5] => Add12.IN11
d.e.y0[6] => Add1.IN10
d.e.y0[6] => Add3.IN10
d.e.y0[6] => Add6.IN10
d.e.y0[6] => Add9.IN10
d.e.y0[6] => Add12.IN10
d.e.y0[7] => Add1.IN9
d.e.y0[7] => Add3.IN9
d.e.y0[7] => Add6.IN9
d.e.y0[7] => Add9.IN9
d.e.y0[7] => Add12.IN9
d.e.y0[8] => Add1.IN8
d.e.y0[8] => Add3.IN8
d.e.y0[8] => Add6.IN8
d.e.y0[8] => Add9.IN8
d.e.y0[8] => Add12.IN8
d.e.y0[9] => Add1.IN7
d.e.y0[9] => Add3.IN7
d.e.y0[9] => Add6.IN7
d.e.y0[9] => Add9.IN7
d.e.y0[9] => Add12.IN7
d.e.y0[10] => Add1.IN6
d.e.y0[10] => Add3.IN6
d.e.y0[10] => Add6.IN6
d.e.y0[10] => Add9.IN6
d.e.y0[10] => Add12.IN6
d.e.y0[11] => Add1.IN5
d.e.y0[11] => Add3.IN5
d.e.y0[11] => Add6.IN5
d.e.y0[11] => Add9.IN5
d.e.y0[11] => Add12.IN5
d.e.y0[12] => Add1.IN4
d.e.y0[12] => Add3.IN4
d.e.y0[12] => Add6.IN4
d.e.y0[12] => Add9.IN4
d.e.y0[12] => Add12.IN4
d.e.y0[13] => Add1.IN3
d.e.y0[13] => Add3.IN3
d.e.y0[13] => Add6.IN3
d.e.y0[13] => Add9.IN3
d.e.y0[13] => Add12.IN3
d.e.y0[14] => Add1.IN2
d.e.y0[14] => Add3.IN2
d.e.y0[14] => Add6.IN2
d.e.y0[14] => Add9.IN2
d.e.y0[14] => Add12.IN2
d.e.y0[15] => Add1.IN1
d.e.y0[15] => Add3.IN1
d.e.y0[15] => Add6.IN1
d.e.y0[15] => Add9.IN1
d.e.y0[15] => Add12.IN1
d.e.x0[0] => Add0.IN16
d.e.x0[0] => Add2.IN16
d.e.x0[0] => Add5.IN16
d.e.x0[0] => Add8.IN16
d.e.x0[0] => Add11.IN16
d.e.x0[1] => Add0.IN15
d.e.x0[1] => Add2.IN15
d.e.x0[1] => Add5.IN15
d.e.x0[1] => Add8.IN15
d.e.x0[1] => Add11.IN15
d.e.x0[2] => Add0.IN14
d.e.x0[2] => Add2.IN14
d.e.x0[2] => Add5.IN14
d.e.x0[2] => Add8.IN14
d.e.x0[2] => Add11.IN14
d.e.x0[3] => Add0.IN13
d.e.x0[3] => Add2.IN13
d.e.x0[3] => Add5.IN13
d.e.x0[3] => Add8.IN13
d.e.x0[3] => Add11.IN13
d.e.x0[4] => Add0.IN12
d.e.x0[4] => Add2.IN12
d.e.x0[4] => Add5.IN12
d.e.x0[4] => Add8.IN12
d.e.x0[4] => Add11.IN12
d.e.x0[5] => Add0.IN11
d.e.x0[5] => Add2.IN11
d.e.x0[5] => Add5.IN11
d.e.x0[5] => Add8.IN11
d.e.x0[5] => Add11.IN11
d.e.x0[6] => Add0.IN10
d.e.x0[6] => Add2.IN10
d.e.x0[6] => Add5.IN10
d.e.x0[6] => Add8.IN10
d.e.x0[6] => Add11.IN10
d.e.x0[7] => Add0.IN9
d.e.x0[7] => Add2.IN9
d.e.x0[7] => Add5.IN9
d.e.x0[7] => Add8.IN9
d.e.x0[7] => Add11.IN9
d.e.x0[8] => Add0.IN8
d.e.x0[8] => Add2.IN8
d.e.x0[8] => Add5.IN8
d.e.x0[8] => Add8.IN8
d.e.x0[8] => Add11.IN8
d.e.x0[9] => Add0.IN7
d.e.x0[9] => Add2.IN7
d.e.x0[9] => Add5.IN7
d.e.x0[9] => Add8.IN7
d.e.x0[9] => Add11.IN7
d.e.x0[10] => Add0.IN6
d.e.x0[10] => Add2.IN6
d.e.x0[10] => Add5.IN6
d.e.x0[10] => Add8.IN6
d.e.x0[10] => Add11.IN6
d.e.x0[11] => Add0.IN5
d.e.x0[11] => Add2.IN5
d.e.x0[11] => Add5.IN5
d.e.x0[11] => Add8.IN5
d.e.x0[11] => Add11.IN5
d.e.x0[12] => Add0.IN4
d.e.x0[12] => Add2.IN4
d.e.x0[12] => Add5.IN4
d.e.x0[12] => Add8.IN4
d.e.x0[12] => Add11.IN4
d.e.x0[13] => Add0.IN3
d.e.x0[13] => Add2.IN3
d.e.x0[13] => Add5.IN3
d.e.x0[13] => Add8.IN3
d.e.x0[13] => Add11.IN3
d.e.x0[14] => Add0.IN2
d.e.x0[14] => Add2.IN2
d.e.x0[14] => Add5.IN2
d.e.x0[14] => Add8.IN2
d.e.x0[14] => Add11.IN2
d.e.x0[15] => Add0.IN1
d.e.x0[15] => Add2.IN1
d.e.x0[15] => Add5.IN1
d.e.x0[15] => Add8.IN1
d.e.x0[15] => Add11.IN1
d.quad.y3[0] => Add12.IN32
d.quad.y3[1] => Add12.IN31
d.quad.y3[2] => Add12.IN30
d.quad.y3[3] => Add12.IN29
d.quad.y3[4] => Add12.IN28
d.quad.y3[5] => Add12.IN27
d.quad.y3[6] => Add12.IN26
d.quad.y3[7] => Add12.IN25
d.quad.y3[8] => Add12.IN24
d.quad.y3[9] => Add12.IN23
d.quad.y3[10] => Add12.IN22
d.quad.y3[11] => Add12.IN21
d.quad.y3[12] => Add12.IN20
d.quad.y3[13] => Add12.IN19
d.quad.y3[14] => Add12.IN18
d.quad.y3[15] => Add12.IN17
d.quad.x3[0] => Add11.IN32
d.quad.x3[1] => Add11.IN31
d.quad.x3[2] => Add11.IN30
d.quad.x3[3] => Add11.IN29
d.quad.x3[4] => Add11.IN28
d.quad.x3[5] => Add11.IN27
d.quad.x3[6] => Add11.IN26
d.quad.x3[7] => Add11.IN25
d.quad.x3[8] => Add11.IN24
d.quad.x3[9] => Add11.IN23
d.quad.x3[10] => Add11.IN22
d.quad.x3[11] => Add11.IN21
d.quad.x3[12] => Add11.IN20
d.quad.x3[13] => Add11.IN19
d.quad.x3[14] => Add11.IN18
d.quad.x3[15] => Add11.IN17
d.quad.y2[0] => Add9.IN32
d.quad.y2[1] => Add9.IN31
d.quad.y2[2] => Add9.IN30
d.quad.y2[3] => Add9.IN29
d.quad.y2[4] => Add9.IN28
d.quad.y2[5] => Add9.IN27
d.quad.y2[6] => Add9.IN26
d.quad.y2[7] => Add9.IN25
d.quad.y2[8] => Add9.IN24
d.quad.y2[9] => Add9.IN23
d.quad.y2[10] => Add9.IN22
d.quad.y2[11] => Add9.IN21
d.quad.y2[12] => Add9.IN20
d.quad.y2[13] => Add9.IN19
d.quad.y2[14] => Add9.IN18
d.quad.y2[15] => Add9.IN17
d.quad.x2[0] => Add8.IN32
d.quad.x2[1] => Add8.IN31
d.quad.x2[2] => Add8.IN30
d.quad.x2[3] => Add8.IN29
d.quad.x2[4] => Add8.IN28
d.quad.x2[5] => Add8.IN27
d.quad.x2[6] => Add8.IN26
d.quad.x2[7] => Add8.IN25
d.quad.x2[8] => Add8.IN24
d.quad.x2[9] => Add8.IN23
d.quad.x2[10] => Add8.IN22
d.quad.x2[11] => Add8.IN21
d.quad.x2[12] => Add8.IN20
d.quad.x2[13] => Add8.IN19
d.quad.x2[14] => Add8.IN18
d.quad.x2[15] => Add8.IN17
d.quad.y1[0] => Add6.IN32
d.quad.y1[1] => Add6.IN31
d.quad.y1[2] => Add6.IN30
d.quad.y1[3] => Add6.IN29
d.quad.y1[4] => Add6.IN28
d.quad.y1[5] => Add6.IN27
d.quad.y1[6] => Add6.IN26
d.quad.y1[7] => Add6.IN25
d.quad.y1[8] => Add6.IN24
d.quad.y1[9] => Add6.IN23
d.quad.y1[10] => Add6.IN22
d.quad.y1[11] => Add6.IN21
d.quad.y1[12] => Add6.IN20
d.quad.y1[13] => Add6.IN19
d.quad.y1[14] => Add6.IN18
d.quad.y1[15] => Add6.IN17
d.quad.x1[0] => Add5.IN32
d.quad.x1[1] => Add5.IN31
d.quad.x1[2] => Add5.IN30
d.quad.x1[3] => Add5.IN29
d.quad.x1[4] => Add5.IN28
d.quad.x1[5] => Add5.IN27
d.quad.x1[6] => Add5.IN26
d.quad.x1[7] => Add5.IN25
d.quad.x1[8] => Add5.IN24
d.quad.x1[9] => Add5.IN23
d.quad.x1[10] => Add5.IN22
d.quad.x1[11] => Add5.IN21
d.quad.x1[12] => Add5.IN20
d.quad.x1[13] => Add5.IN19
d.quad.x1[14] => Add5.IN18
d.quad.x1[15] => Add5.IN17
d.quad.y0[0] => Add3.IN32
d.quad.y0[1] => Add3.IN31
d.quad.y0[2] => Add3.IN30
d.quad.y0[3] => Add3.IN29
d.quad.y0[4] => Add3.IN28
d.quad.y0[5] => Add3.IN27
d.quad.y0[6] => Add3.IN26
d.quad.y0[7] => Add3.IN25
d.quad.y0[8] => Add3.IN24
d.quad.y0[9] => Add3.IN23
d.quad.y0[10] => Add3.IN22
d.quad.y0[11] => Add3.IN21
d.quad.y0[12] => Add3.IN20
d.quad.y0[13] => Add3.IN19
d.quad.y0[14] => Add3.IN18
d.quad.y0[15] => Add3.IN17
d.quad.x0[0] => Add0.IN32
d.quad.x0[1] => Add0.IN31
d.quad.x0[2] => Add0.IN30
d.quad.x0[3] => Add0.IN29
d.quad.x0[4] => Add0.IN28
d.quad.x0[5] => Add0.IN27
d.quad.x0[6] => Add0.IN26
d.quad.x0[7] => Add0.IN25
d.quad.x0[8] => Add0.IN24
d.quad.x0[9] => Add0.IN23
d.quad.x0[10] => Add0.IN22
d.quad.x0[11] => Add0.IN21
d.quad.x0[12] => Add0.IN20
d.quad.x0[13] => Add0.IN19
d.quad.x0[14] => Add0.IN18
d.quad.x0[15] => Add0.IN17
d.edge_test => r.edge_test.DATAIN
q.edge_mask[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_ready <= r.edge_ready.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_quad_edge_test:ET2
clock => r.edge_ready.CLK
clock => r.edge_test.CLK
reset => \comb:v.edge_ready.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
d.e.y1[0] => Add1.IN32
d.e.y1[1] => Add1.IN31
d.e.y1[2] => Add1.IN30
d.e.y1[3] => Add1.IN29
d.e.y1[4] => Add1.IN28
d.e.y1[5] => Add1.IN27
d.e.y1[6] => Add1.IN26
d.e.y1[7] => Add1.IN25
d.e.y1[8] => Add1.IN24
d.e.y1[9] => Add1.IN23
d.e.y1[10] => Add1.IN22
d.e.y1[11] => Add1.IN21
d.e.y1[12] => Add1.IN20
d.e.y1[13] => Add1.IN19
d.e.y1[14] => Add1.IN18
d.e.y1[15] => Add1.IN17
d.e.x1[0] => Add2.IN32
d.e.x1[1] => Add2.IN31
d.e.x1[2] => Add2.IN30
d.e.x1[3] => Add2.IN29
d.e.x1[4] => Add2.IN28
d.e.x1[5] => Add2.IN27
d.e.x1[6] => Add2.IN26
d.e.x1[7] => Add2.IN25
d.e.x1[8] => Add2.IN24
d.e.x1[9] => Add2.IN23
d.e.x1[10] => Add2.IN22
d.e.x1[11] => Add2.IN21
d.e.x1[12] => Add2.IN20
d.e.x1[13] => Add2.IN19
d.e.x1[14] => Add2.IN18
d.e.x1[15] => Add2.IN17
d.e.y0[0] => Add1.IN16
d.e.y0[0] => Add3.IN16
d.e.y0[0] => Add6.IN16
d.e.y0[0] => Add9.IN16
d.e.y0[0] => Add12.IN16
d.e.y0[1] => Add1.IN15
d.e.y0[1] => Add3.IN15
d.e.y0[1] => Add6.IN15
d.e.y0[1] => Add9.IN15
d.e.y0[1] => Add12.IN15
d.e.y0[2] => Add1.IN14
d.e.y0[2] => Add3.IN14
d.e.y0[2] => Add6.IN14
d.e.y0[2] => Add9.IN14
d.e.y0[2] => Add12.IN14
d.e.y0[3] => Add1.IN13
d.e.y0[3] => Add3.IN13
d.e.y0[3] => Add6.IN13
d.e.y0[3] => Add9.IN13
d.e.y0[3] => Add12.IN13
d.e.y0[4] => Add1.IN12
d.e.y0[4] => Add3.IN12
d.e.y0[4] => Add6.IN12
d.e.y0[4] => Add9.IN12
d.e.y0[4] => Add12.IN12
d.e.y0[5] => Add1.IN11
d.e.y0[5] => Add3.IN11
d.e.y0[5] => Add6.IN11
d.e.y0[5] => Add9.IN11
d.e.y0[5] => Add12.IN11
d.e.y0[6] => Add1.IN10
d.e.y0[6] => Add3.IN10
d.e.y0[6] => Add6.IN10
d.e.y0[6] => Add9.IN10
d.e.y0[6] => Add12.IN10
d.e.y0[7] => Add1.IN9
d.e.y0[7] => Add3.IN9
d.e.y0[7] => Add6.IN9
d.e.y0[7] => Add9.IN9
d.e.y0[7] => Add12.IN9
d.e.y0[8] => Add1.IN8
d.e.y0[8] => Add3.IN8
d.e.y0[8] => Add6.IN8
d.e.y0[8] => Add9.IN8
d.e.y0[8] => Add12.IN8
d.e.y0[9] => Add1.IN7
d.e.y0[9] => Add3.IN7
d.e.y0[9] => Add6.IN7
d.e.y0[9] => Add9.IN7
d.e.y0[9] => Add12.IN7
d.e.y0[10] => Add1.IN6
d.e.y0[10] => Add3.IN6
d.e.y0[10] => Add6.IN6
d.e.y0[10] => Add9.IN6
d.e.y0[10] => Add12.IN6
d.e.y0[11] => Add1.IN5
d.e.y0[11] => Add3.IN5
d.e.y0[11] => Add6.IN5
d.e.y0[11] => Add9.IN5
d.e.y0[11] => Add12.IN5
d.e.y0[12] => Add1.IN4
d.e.y0[12] => Add3.IN4
d.e.y0[12] => Add6.IN4
d.e.y0[12] => Add9.IN4
d.e.y0[12] => Add12.IN4
d.e.y0[13] => Add1.IN3
d.e.y0[13] => Add3.IN3
d.e.y0[13] => Add6.IN3
d.e.y0[13] => Add9.IN3
d.e.y0[13] => Add12.IN3
d.e.y0[14] => Add1.IN2
d.e.y0[14] => Add3.IN2
d.e.y0[14] => Add6.IN2
d.e.y0[14] => Add9.IN2
d.e.y0[14] => Add12.IN2
d.e.y0[15] => Add1.IN1
d.e.y0[15] => Add3.IN1
d.e.y0[15] => Add6.IN1
d.e.y0[15] => Add9.IN1
d.e.y0[15] => Add12.IN1
d.e.x0[0] => Add0.IN16
d.e.x0[0] => Add2.IN16
d.e.x0[0] => Add5.IN16
d.e.x0[0] => Add8.IN16
d.e.x0[0] => Add11.IN16
d.e.x0[1] => Add0.IN15
d.e.x0[1] => Add2.IN15
d.e.x0[1] => Add5.IN15
d.e.x0[1] => Add8.IN15
d.e.x0[1] => Add11.IN15
d.e.x0[2] => Add0.IN14
d.e.x0[2] => Add2.IN14
d.e.x0[2] => Add5.IN14
d.e.x0[2] => Add8.IN14
d.e.x0[2] => Add11.IN14
d.e.x0[3] => Add0.IN13
d.e.x0[3] => Add2.IN13
d.e.x0[3] => Add5.IN13
d.e.x0[3] => Add8.IN13
d.e.x0[3] => Add11.IN13
d.e.x0[4] => Add0.IN12
d.e.x0[4] => Add2.IN12
d.e.x0[4] => Add5.IN12
d.e.x0[4] => Add8.IN12
d.e.x0[4] => Add11.IN12
d.e.x0[5] => Add0.IN11
d.e.x0[5] => Add2.IN11
d.e.x0[5] => Add5.IN11
d.e.x0[5] => Add8.IN11
d.e.x0[5] => Add11.IN11
d.e.x0[6] => Add0.IN10
d.e.x0[6] => Add2.IN10
d.e.x0[6] => Add5.IN10
d.e.x0[6] => Add8.IN10
d.e.x0[6] => Add11.IN10
d.e.x0[7] => Add0.IN9
d.e.x0[7] => Add2.IN9
d.e.x0[7] => Add5.IN9
d.e.x0[7] => Add8.IN9
d.e.x0[7] => Add11.IN9
d.e.x0[8] => Add0.IN8
d.e.x0[8] => Add2.IN8
d.e.x0[8] => Add5.IN8
d.e.x0[8] => Add8.IN8
d.e.x0[8] => Add11.IN8
d.e.x0[9] => Add0.IN7
d.e.x0[9] => Add2.IN7
d.e.x0[9] => Add5.IN7
d.e.x0[9] => Add8.IN7
d.e.x0[9] => Add11.IN7
d.e.x0[10] => Add0.IN6
d.e.x0[10] => Add2.IN6
d.e.x0[10] => Add5.IN6
d.e.x0[10] => Add8.IN6
d.e.x0[10] => Add11.IN6
d.e.x0[11] => Add0.IN5
d.e.x0[11] => Add2.IN5
d.e.x0[11] => Add5.IN5
d.e.x0[11] => Add8.IN5
d.e.x0[11] => Add11.IN5
d.e.x0[12] => Add0.IN4
d.e.x0[12] => Add2.IN4
d.e.x0[12] => Add5.IN4
d.e.x0[12] => Add8.IN4
d.e.x0[12] => Add11.IN4
d.e.x0[13] => Add0.IN3
d.e.x0[13] => Add2.IN3
d.e.x0[13] => Add5.IN3
d.e.x0[13] => Add8.IN3
d.e.x0[13] => Add11.IN3
d.e.x0[14] => Add0.IN2
d.e.x0[14] => Add2.IN2
d.e.x0[14] => Add5.IN2
d.e.x0[14] => Add8.IN2
d.e.x0[14] => Add11.IN2
d.e.x0[15] => Add0.IN1
d.e.x0[15] => Add2.IN1
d.e.x0[15] => Add5.IN1
d.e.x0[15] => Add8.IN1
d.e.x0[15] => Add11.IN1
d.quad.y3[0] => Add12.IN32
d.quad.y3[1] => Add12.IN31
d.quad.y3[2] => Add12.IN30
d.quad.y3[3] => Add12.IN29
d.quad.y3[4] => Add12.IN28
d.quad.y3[5] => Add12.IN27
d.quad.y3[6] => Add12.IN26
d.quad.y3[7] => Add12.IN25
d.quad.y3[8] => Add12.IN24
d.quad.y3[9] => Add12.IN23
d.quad.y3[10] => Add12.IN22
d.quad.y3[11] => Add12.IN21
d.quad.y3[12] => Add12.IN20
d.quad.y3[13] => Add12.IN19
d.quad.y3[14] => Add12.IN18
d.quad.y3[15] => Add12.IN17
d.quad.x3[0] => Add11.IN32
d.quad.x3[1] => Add11.IN31
d.quad.x3[2] => Add11.IN30
d.quad.x3[3] => Add11.IN29
d.quad.x3[4] => Add11.IN28
d.quad.x3[5] => Add11.IN27
d.quad.x3[6] => Add11.IN26
d.quad.x3[7] => Add11.IN25
d.quad.x3[8] => Add11.IN24
d.quad.x3[9] => Add11.IN23
d.quad.x3[10] => Add11.IN22
d.quad.x3[11] => Add11.IN21
d.quad.x3[12] => Add11.IN20
d.quad.x3[13] => Add11.IN19
d.quad.x3[14] => Add11.IN18
d.quad.x3[15] => Add11.IN17
d.quad.y2[0] => Add9.IN32
d.quad.y2[1] => Add9.IN31
d.quad.y2[2] => Add9.IN30
d.quad.y2[3] => Add9.IN29
d.quad.y2[4] => Add9.IN28
d.quad.y2[5] => Add9.IN27
d.quad.y2[6] => Add9.IN26
d.quad.y2[7] => Add9.IN25
d.quad.y2[8] => Add9.IN24
d.quad.y2[9] => Add9.IN23
d.quad.y2[10] => Add9.IN22
d.quad.y2[11] => Add9.IN21
d.quad.y2[12] => Add9.IN20
d.quad.y2[13] => Add9.IN19
d.quad.y2[14] => Add9.IN18
d.quad.y2[15] => Add9.IN17
d.quad.x2[0] => Add8.IN32
d.quad.x2[1] => Add8.IN31
d.quad.x2[2] => Add8.IN30
d.quad.x2[3] => Add8.IN29
d.quad.x2[4] => Add8.IN28
d.quad.x2[5] => Add8.IN27
d.quad.x2[6] => Add8.IN26
d.quad.x2[7] => Add8.IN25
d.quad.x2[8] => Add8.IN24
d.quad.x2[9] => Add8.IN23
d.quad.x2[10] => Add8.IN22
d.quad.x2[11] => Add8.IN21
d.quad.x2[12] => Add8.IN20
d.quad.x2[13] => Add8.IN19
d.quad.x2[14] => Add8.IN18
d.quad.x2[15] => Add8.IN17
d.quad.y1[0] => Add6.IN32
d.quad.y1[1] => Add6.IN31
d.quad.y1[2] => Add6.IN30
d.quad.y1[3] => Add6.IN29
d.quad.y1[4] => Add6.IN28
d.quad.y1[5] => Add6.IN27
d.quad.y1[6] => Add6.IN26
d.quad.y1[7] => Add6.IN25
d.quad.y1[8] => Add6.IN24
d.quad.y1[9] => Add6.IN23
d.quad.y1[10] => Add6.IN22
d.quad.y1[11] => Add6.IN21
d.quad.y1[12] => Add6.IN20
d.quad.y1[13] => Add6.IN19
d.quad.y1[14] => Add6.IN18
d.quad.y1[15] => Add6.IN17
d.quad.x1[0] => Add5.IN32
d.quad.x1[1] => Add5.IN31
d.quad.x1[2] => Add5.IN30
d.quad.x1[3] => Add5.IN29
d.quad.x1[4] => Add5.IN28
d.quad.x1[5] => Add5.IN27
d.quad.x1[6] => Add5.IN26
d.quad.x1[7] => Add5.IN25
d.quad.x1[8] => Add5.IN24
d.quad.x1[9] => Add5.IN23
d.quad.x1[10] => Add5.IN22
d.quad.x1[11] => Add5.IN21
d.quad.x1[12] => Add5.IN20
d.quad.x1[13] => Add5.IN19
d.quad.x1[14] => Add5.IN18
d.quad.x1[15] => Add5.IN17
d.quad.y0[0] => Add3.IN32
d.quad.y0[1] => Add3.IN31
d.quad.y0[2] => Add3.IN30
d.quad.y0[3] => Add3.IN29
d.quad.y0[4] => Add3.IN28
d.quad.y0[5] => Add3.IN27
d.quad.y0[6] => Add3.IN26
d.quad.y0[7] => Add3.IN25
d.quad.y0[8] => Add3.IN24
d.quad.y0[9] => Add3.IN23
d.quad.y0[10] => Add3.IN22
d.quad.y0[11] => Add3.IN21
d.quad.y0[12] => Add3.IN20
d.quad.y0[13] => Add3.IN19
d.quad.y0[14] => Add3.IN18
d.quad.y0[15] => Add3.IN17
d.quad.x0[0] => Add0.IN32
d.quad.x0[1] => Add0.IN31
d.quad.x0[2] => Add0.IN30
d.quad.x0[3] => Add0.IN29
d.quad.x0[4] => Add0.IN28
d.quad.x0[5] => Add0.IN27
d.quad.x0[6] => Add0.IN26
d.quad.x0[7] => Add0.IN25
d.quad.x0[8] => Add0.IN24
d.quad.x0[9] => Add0.IN23
d.quad.x0[10] => Add0.IN22
d.quad.x0[11] => Add0.IN21
d.quad.x0[12] => Add0.IN20
d.quad.x0[13] => Add0.IN19
d.quad.x0[14] => Add0.IN18
d.quad.x0[15] => Add0.IN17
d.edge_test => r.edge_test.DATAIN
q.edge_mask[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_ready <= r.edge_ready.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_quad_edge_test:ET3
clock => r.edge_ready.CLK
clock => r.edge_test.CLK
reset => \comb:v.edge_ready.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
d.e.y1[0] => Add1.IN32
d.e.y1[1] => Add1.IN31
d.e.y1[2] => Add1.IN30
d.e.y1[3] => Add1.IN29
d.e.y1[4] => Add1.IN28
d.e.y1[5] => Add1.IN27
d.e.y1[6] => Add1.IN26
d.e.y1[7] => Add1.IN25
d.e.y1[8] => Add1.IN24
d.e.y1[9] => Add1.IN23
d.e.y1[10] => Add1.IN22
d.e.y1[11] => Add1.IN21
d.e.y1[12] => Add1.IN20
d.e.y1[13] => Add1.IN19
d.e.y1[14] => Add1.IN18
d.e.y1[15] => Add1.IN17
d.e.x1[0] => Add2.IN32
d.e.x1[1] => Add2.IN31
d.e.x1[2] => Add2.IN30
d.e.x1[3] => Add2.IN29
d.e.x1[4] => Add2.IN28
d.e.x1[5] => Add2.IN27
d.e.x1[6] => Add2.IN26
d.e.x1[7] => Add2.IN25
d.e.x1[8] => Add2.IN24
d.e.x1[9] => Add2.IN23
d.e.x1[10] => Add2.IN22
d.e.x1[11] => Add2.IN21
d.e.x1[12] => Add2.IN20
d.e.x1[13] => Add2.IN19
d.e.x1[14] => Add2.IN18
d.e.x1[15] => Add2.IN17
d.e.y0[0] => Add1.IN16
d.e.y0[0] => Add3.IN16
d.e.y0[0] => Add6.IN16
d.e.y0[0] => Add9.IN16
d.e.y0[0] => Add12.IN16
d.e.y0[1] => Add1.IN15
d.e.y0[1] => Add3.IN15
d.e.y0[1] => Add6.IN15
d.e.y0[1] => Add9.IN15
d.e.y0[1] => Add12.IN15
d.e.y0[2] => Add1.IN14
d.e.y0[2] => Add3.IN14
d.e.y0[2] => Add6.IN14
d.e.y0[2] => Add9.IN14
d.e.y0[2] => Add12.IN14
d.e.y0[3] => Add1.IN13
d.e.y0[3] => Add3.IN13
d.e.y0[3] => Add6.IN13
d.e.y0[3] => Add9.IN13
d.e.y0[3] => Add12.IN13
d.e.y0[4] => Add1.IN12
d.e.y0[4] => Add3.IN12
d.e.y0[4] => Add6.IN12
d.e.y0[4] => Add9.IN12
d.e.y0[4] => Add12.IN12
d.e.y0[5] => Add1.IN11
d.e.y0[5] => Add3.IN11
d.e.y0[5] => Add6.IN11
d.e.y0[5] => Add9.IN11
d.e.y0[5] => Add12.IN11
d.e.y0[6] => Add1.IN10
d.e.y0[6] => Add3.IN10
d.e.y0[6] => Add6.IN10
d.e.y0[6] => Add9.IN10
d.e.y0[6] => Add12.IN10
d.e.y0[7] => Add1.IN9
d.e.y0[7] => Add3.IN9
d.e.y0[7] => Add6.IN9
d.e.y0[7] => Add9.IN9
d.e.y0[7] => Add12.IN9
d.e.y0[8] => Add1.IN8
d.e.y0[8] => Add3.IN8
d.e.y0[8] => Add6.IN8
d.e.y0[8] => Add9.IN8
d.e.y0[8] => Add12.IN8
d.e.y0[9] => Add1.IN7
d.e.y0[9] => Add3.IN7
d.e.y0[9] => Add6.IN7
d.e.y0[9] => Add9.IN7
d.e.y0[9] => Add12.IN7
d.e.y0[10] => Add1.IN6
d.e.y0[10] => Add3.IN6
d.e.y0[10] => Add6.IN6
d.e.y0[10] => Add9.IN6
d.e.y0[10] => Add12.IN6
d.e.y0[11] => Add1.IN5
d.e.y0[11] => Add3.IN5
d.e.y0[11] => Add6.IN5
d.e.y0[11] => Add9.IN5
d.e.y0[11] => Add12.IN5
d.e.y0[12] => Add1.IN4
d.e.y0[12] => Add3.IN4
d.e.y0[12] => Add6.IN4
d.e.y0[12] => Add9.IN4
d.e.y0[12] => Add12.IN4
d.e.y0[13] => Add1.IN3
d.e.y0[13] => Add3.IN3
d.e.y0[13] => Add6.IN3
d.e.y0[13] => Add9.IN3
d.e.y0[13] => Add12.IN3
d.e.y0[14] => Add1.IN2
d.e.y0[14] => Add3.IN2
d.e.y0[14] => Add6.IN2
d.e.y0[14] => Add9.IN2
d.e.y0[14] => Add12.IN2
d.e.y0[15] => Add1.IN1
d.e.y0[15] => Add3.IN1
d.e.y0[15] => Add6.IN1
d.e.y0[15] => Add9.IN1
d.e.y0[15] => Add12.IN1
d.e.x0[0] => Add0.IN16
d.e.x0[0] => Add2.IN16
d.e.x0[0] => Add5.IN16
d.e.x0[0] => Add8.IN16
d.e.x0[0] => Add11.IN16
d.e.x0[1] => Add0.IN15
d.e.x0[1] => Add2.IN15
d.e.x0[1] => Add5.IN15
d.e.x0[1] => Add8.IN15
d.e.x0[1] => Add11.IN15
d.e.x0[2] => Add0.IN14
d.e.x0[2] => Add2.IN14
d.e.x0[2] => Add5.IN14
d.e.x0[2] => Add8.IN14
d.e.x0[2] => Add11.IN14
d.e.x0[3] => Add0.IN13
d.e.x0[3] => Add2.IN13
d.e.x0[3] => Add5.IN13
d.e.x0[3] => Add8.IN13
d.e.x0[3] => Add11.IN13
d.e.x0[4] => Add0.IN12
d.e.x0[4] => Add2.IN12
d.e.x0[4] => Add5.IN12
d.e.x0[4] => Add8.IN12
d.e.x0[4] => Add11.IN12
d.e.x0[5] => Add0.IN11
d.e.x0[5] => Add2.IN11
d.e.x0[5] => Add5.IN11
d.e.x0[5] => Add8.IN11
d.e.x0[5] => Add11.IN11
d.e.x0[6] => Add0.IN10
d.e.x0[6] => Add2.IN10
d.e.x0[6] => Add5.IN10
d.e.x0[6] => Add8.IN10
d.e.x0[6] => Add11.IN10
d.e.x0[7] => Add0.IN9
d.e.x0[7] => Add2.IN9
d.e.x0[7] => Add5.IN9
d.e.x0[7] => Add8.IN9
d.e.x0[7] => Add11.IN9
d.e.x0[8] => Add0.IN8
d.e.x0[8] => Add2.IN8
d.e.x0[8] => Add5.IN8
d.e.x0[8] => Add8.IN8
d.e.x0[8] => Add11.IN8
d.e.x0[9] => Add0.IN7
d.e.x0[9] => Add2.IN7
d.e.x0[9] => Add5.IN7
d.e.x0[9] => Add8.IN7
d.e.x0[9] => Add11.IN7
d.e.x0[10] => Add0.IN6
d.e.x0[10] => Add2.IN6
d.e.x0[10] => Add5.IN6
d.e.x0[10] => Add8.IN6
d.e.x0[10] => Add11.IN6
d.e.x0[11] => Add0.IN5
d.e.x0[11] => Add2.IN5
d.e.x0[11] => Add5.IN5
d.e.x0[11] => Add8.IN5
d.e.x0[11] => Add11.IN5
d.e.x0[12] => Add0.IN4
d.e.x0[12] => Add2.IN4
d.e.x0[12] => Add5.IN4
d.e.x0[12] => Add8.IN4
d.e.x0[12] => Add11.IN4
d.e.x0[13] => Add0.IN3
d.e.x0[13] => Add2.IN3
d.e.x0[13] => Add5.IN3
d.e.x0[13] => Add8.IN3
d.e.x0[13] => Add11.IN3
d.e.x0[14] => Add0.IN2
d.e.x0[14] => Add2.IN2
d.e.x0[14] => Add5.IN2
d.e.x0[14] => Add8.IN2
d.e.x0[14] => Add11.IN2
d.e.x0[15] => Add0.IN1
d.e.x0[15] => Add2.IN1
d.e.x0[15] => Add5.IN1
d.e.x0[15] => Add8.IN1
d.e.x0[15] => Add11.IN1
d.quad.y3[0] => Add12.IN32
d.quad.y3[1] => Add12.IN31
d.quad.y3[2] => Add12.IN30
d.quad.y3[3] => Add12.IN29
d.quad.y3[4] => Add12.IN28
d.quad.y3[5] => Add12.IN27
d.quad.y3[6] => Add12.IN26
d.quad.y3[7] => Add12.IN25
d.quad.y3[8] => Add12.IN24
d.quad.y3[9] => Add12.IN23
d.quad.y3[10] => Add12.IN22
d.quad.y3[11] => Add12.IN21
d.quad.y3[12] => Add12.IN20
d.quad.y3[13] => Add12.IN19
d.quad.y3[14] => Add12.IN18
d.quad.y3[15] => Add12.IN17
d.quad.x3[0] => Add11.IN32
d.quad.x3[1] => Add11.IN31
d.quad.x3[2] => Add11.IN30
d.quad.x3[3] => Add11.IN29
d.quad.x3[4] => Add11.IN28
d.quad.x3[5] => Add11.IN27
d.quad.x3[6] => Add11.IN26
d.quad.x3[7] => Add11.IN25
d.quad.x3[8] => Add11.IN24
d.quad.x3[9] => Add11.IN23
d.quad.x3[10] => Add11.IN22
d.quad.x3[11] => Add11.IN21
d.quad.x3[12] => Add11.IN20
d.quad.x3[13] => Add11.IN19
d.quad.x3[14] => Add11.IN18
d.quad.x3[15] => Add11.IN17
d.quad.y2[0] => Add9.IN32
d.quad.y2[1] => Add9.IN31
d.quad.y2[2] => Add9.IN30
d.quad.y2[3] => Add9.IN29
d.quad.y2[4] => Add9.IN28
d.quad.y2[5] => Add9.IN27
d.quad.y2[6] => Add9.IN26
d.quad.y2[7] => Add9.IN25
d.quad.y2[8] => Add9.IN24
d.quad.y2[9] => Add9.IN23
d.quad.y2[10] => Add9.IN22
d.quad.y2[11] => Add9.IN21
d.quad.y2[12] => Add9.IN20
d.quad.y2[13] => Add9.IN19
d.quad.y2[14] => Add9.IN18
d.quad.y2[15] => Add9.IN17
d.quad.x2[0] => Add8.IN32
d.quad.x2[1] => Add8.IN31
d.quad.x2[2] => Add8.IN30
d.quad.x2[3] => Add8.IN29
d.quad.x2[4] => Add8.IN28
d.quad.x2[5] => Add8.IN27
d.quad.x2[6] => Add8.IN26
d.quad.x2[7] => Add8.IN25
d.quad.x2[8] => Add8.IN24
d.quad.x2[9] => Add8.IN23
d.quad.x2[10] => Add8.IN22
d.quad.x2[11] => Add8.IN21
d.quad.x2[12] => Add8.IN20
d.quad.x2[13] => Add8.IN19
d.quad.x2[14] => Add8.IN18
d.quad.x2[15] => Add8.IN17
d.quad.y1[0] => Add6.IN32
d.quad.y1[1] => Add6.IN31
d.quad.y1[2] => Add6.IN30
d.quad.y1[3] => Add6.IN29
d.quad.y1[4] => Add6.IN28
d.quad.y1[5] => Add6.IN27
d.quad.y1[6] => Add6.IN26
d.quad.y1[7] => Add6.IN25
d.quad.y1[8] => Add6.IN24
d.quad.y1[9] => Add6.IN23
d.quad.y1[10] => Add6.IN22
d.quad.y1[11] => Add6.IN21
d.quad.y1[12] => Add6.IN20
d.quad.y1[13] => Add6.IN19
d.quad.y1[14] => Add6.IN18
d.quad.y1[15] => Add6.IN17
d.quad.x1[0] => Add5.IN32
d.quad.x1[1] => Add5.IN31
d.quad.x1[2] => Add5.IN30
d.quad.x1[3] => Add5.IN29
d.quad.x1[4] => Add5.IN28
d.quad.x1[5] => Add5.IN27
d.quad.x1[6] => Add5.IN26
d.quad.x1[7] => Add5.IN25
d.quad.x1[8] => Add5.IN24
d.quad.x1[9] => Add5.IN23
d.quad.x1[10] => Add5.IN22
d.quad.x1[11] => Add5.IN21
d.quad.x1[12] => Add5.IN20
d.quad.x1[13] => Add5.IN19
d.quad.x1[14] => Add5.IN18
d.quad.x1[15] => Add5.IN17
d.quad.y0[0] => Add3.IN32
d.quad.y0[1] => Add3.IN31
d.quad.y0[2] => Add3.IN30
d.quad.y0[3] => Add3.IN29
d.quad.y0[4] => Add3.IN28
d.quad.y0[5] => Add3.IN27
d.quad.y0[6] => Add3.IN26
d.quad.y0[7] => Add3.IN25
d.quad.y0[8] => Add3.IN24
d.quad.y0[9] => Add3.IN23
d.quad.y0[10] => Add3.IN22
d.quad.y0[11] => Add3.IN21
d.quad.y0[12] => Add3.IN20
d.quad.y0[13] => Add3.IN19
d.quad.y0[14] => Add3.IN18
d.quad.y0[15] => Add3.IN17
d.quad.x0[0] => Add0.IN32
d.quad.x0[1] => Add0.IN31
d.quad.x0[2] => Add0.IN30
d.quad.x0[3] => Add0.IN29
d.quad.x0[4] => Add0.IN28
d.quad.x0[5] => Add0.IN27
d.quad.x0[6] => Add0.IN26
d.quad.x0[7] => Add0.IN25
d.quad.x0[8] => Add0.IN24
d.quad.x0[9] => Add0.IN23
d.quad.x0[10] => Add0.IN22
d.quad.x0[11] => Add0.IN21
d.quad.x0[12] => Add0.IN20
d.quad.x0[13] => Add0.IN19
d.quad.x0[14] => Add0.IN18
d.quad.x0[15] => Add0.IN17
d.edge_test => r.edge_test.DATAIN
q.edge_mask[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_mask[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.edge_ready <= r.edge_ready.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_triangle_edge_test:TE1
clock => r.quad_mask[3].CLK
clock => r.quad_mask[2].CLK
clock => r.quad_mask[1].CLK
clock => r.quad_mask[0].CLK
clock => r.discard_quad.CLK
clock => r.draw_quad.CLK
reset => \comb:v.draw_quad.OUTPUTSELECT
reset => \comb:v.discard_quad.OUTPUTSELECT
d.edge_mask2[3] => et3.IN1
d.edge_mask2[3] => ot3.IN1
d.edge_mask2[2] => et2.IN1
d.edge_mask2[2] => ot2.IN1
d.edge_mask2[1] => et1.IN1
d.edge_mask2[1] => ot1.IN1
d.edge_mask2[0] => et0.IN1
d.edge_mask2[0] => ot0.IN1
d.edge_mask1[3] => et3.IN0
d.edge_mask1[3] => ot3.IN0
d.edge_mask1[2] => et2.IN0
d.edge_mask1[2] => ot2.IN0
d.edge_mask1[1] => et1.IN0
d.edge_mask1[1] => ot1.IN0
d.edge_mask1[0] => et0.IN0
d.edge_mask1[0] => ot0.IN0
d.edge_mask0[3] => et3.IN1
d.edge_mask0[3] => ot3.IN1
d.edge_mask0[2] => et2.IN1
d.edge_mask0[2] => ot2.IN1
d.edge_mask0[1] => et1.IN1
d.edge_mask0[1] => ot1.IN1
d.edge_mask0[0] => et0.IN1
d.edge_mask0[0] => ot0.IN1
d.edge_ready[2] => comb.IN1
d.edge_ready[1] => comb.IN0
d.edge_ready[0] => comb.IN1
q.quad_mask[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_mask[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_mask[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_mask[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.discard_quad <= r.discard_quad.DB_MAX_OUTPUT_PORT_TYPE
q.draw_quad <= r.draw_quad.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_depth_test:DT1
clock => r.depth_ready.CLK
reset => \comb:v.depth_ready.OUTPUTSELECT
d.depth_test => \comb:v.depth_ready.DATAA
d.quad.y3[0] => ~NO_FANOUT~
d.quad.y3[1] => ~NO_FANOUT~
d.quad.y3[2] => ~NO_FANOUT~
d.quad.y3[3] => ~NO_FANOUT~
d.quad.y3[4] => ~NO_FANOUT~
d.quad.y3[5] => ~NO_FANOUT~
d.quad.y3[6] => ~NO_FANOUT~
d.quad.y3[7] => ~NO_FANOUT~
d.quad.y3[8] => ~NO_FANOUT~
d.quad.y3[9] => ~NO_FANOUT~
d.quad.y3[10] => ~NO_FANOUT~
d.quad.y3[11] => ~NO_FANOUT~
d.quad.y3[12] => ~NO_FANOUT~
d.quad.y3[13] => ~NO_FANOUT~
d.quad.y3[14] => ~NO_FANOUT~
d.quad.y3[15] => ~NO_FANOUT~
d.quad.x3[0] => ~NO_FANOUT~
d.quad.x3[1] => ~NO_FANOUT~
d.quad.x3[2] => ~NO_FANOUT~
d.quad.x3[3] => ~NO_FANOUT~
d.quad.x3[4] => ~NO_FANOUT~
d.quad.x3[5] => ~NO_FANOUT~
d.quad.x3[6] => ~NO_FANOUT~
d.quad.x3[7] => ~NO_FANOUT~
d.quad.x3[8] => ~NO_FANOUT~
d.quad.x3[9] => ~NO_FANOUT~
d.quad.x3[10] => ~NO_FANOUT~
d.quad.x3[11] => ~NO_FANOUT~
d.quad.x3[12] => ~NO_FANOUT~
d.quad.x3[13] => ~NO_FANOUT~
d.quad.x3[14] => ~NO_FANOUT~
d.quad.x3[15] => ~NO_FANOUT~
d.quad.y2[0] => ~NO_FANOUT~
d.quad.y2[1] => ~NO_FANOUT~
d.quad.y2[2] => ~NO_FANOUT~
d.quad.y2[3] => ~NO_FANOUT~
d.quad.y2[4] => ~NO_FANOUT~
d.quad.y2[5] => ~NO_FANOUT~
d.quad.y2[6] => ~NO_FANOUT~
d.quad.y2[7] => ~NO_FANOUT~
d.quad.y2[8] => ~NO_FANOUT~
d.quad.y2[9] => ~NO_FANOUT~
d.quad.y2[10] => ~NO_FANOUT~
d.quad.y2[11] => ~NO_FANOUT~
d.quad.y2[12] => ~NO_FANOUT~
d.quad.y2[13] => ~NO_FANOUT~
d.quad.y2[14] => ~NO_FANOUT~
d.quad.y2[15] => ~NO_FANOUT~
d.quad.x2[0] => ~NO_FANOUT~
d.quad.x2[1] => ~NO_FANOUT~
d.quad.x2[2] => ~NO_FANOUT~
d.quad.x2[3] => ~NO_FANOUT~
d.quad.x2[4] => ~NO_FANOUT~
d.quad.x2[5] => ~NO_FANOUT~
d.quad.x2[6] => ~NO_FANOUT~
d.quad.x2[7] => ~NO_FANOUT~
d.quad.x2[8] => ~NO_FANOUT~
d.quad.x2[9] => ~NO_FANOUT~
d.quad.x2[10] => ~NO_FANOUT~
d.quad.x2[11] => ~NO_FANOUT~
d.quad.x2[12] => ~NO_FANOUT~
d.quad.x2[13] => ~NO_FANOUT~
d.quad.x2[14] => ~NO_FANOUT~
d.quad.x2[15] => ~NO_FANOUT~
d.quad.y1[0] => ~NO_FANOUT~
d.quad.y1[1] => ~NO_FANOUT~
d.quad.y1[2] => ~NO_FANOUT~
d.quad.y1[3] => ~NO_FANOUT~
d.quad.y1[4] => ~NO_FANOUT~
d.quad.y1[5] => ~NO_FANOUT~
d.quad.y1[6] => ~NO_FANOUT~
d.quad.y1[7] => ~NO_FANOUT~
d.quad.y1[8] => ~NO_FANOUT~
d.quad.y1[9] => ~NO_FANOUT~
d.quad.y1[10] => ~NO_FANOUT~
d.quad.y1[11] => ~NO_FANOUT~
d.quad.y1[12] => ~NO_FANOUT~
d.quad.y1[13] => ~NO_FANOUT~
d.quad.y1[14] => ~NO_FANOUT~
d.quad.y1[15] => ~NO_FANOUT~
d.quad.x1[0] => ~NO_FANOUT~
d.quad.x1[1] => ~NO_FANOUT~
d.quad.x1[2] => ~NO_FANOUT~
d.quad.x1[3] => ~NO_FANOUT~
d.quad.x1[4] => ~NO_FANOUT~
d.quad.x1[5] => ~NO_FANOUT~
d.quad.x1[6] => ~NO_FANOUT~
d.quad.x1[7] => ~NO_FANOUT~
d.quad.x1[8] => ~NO_FANOUT~
d.quad.x1[9] => ~NO_FANOUT~
d.quad.x1[10] => ~NO_FANOUT~
d.quad.x1[11] => ~NO_FANOUT~
d.quad.x1[12] => ~NO_FANOUT~
d.quad.x1[13] => ~NO_FANOUT~
d.quad.x1[14] => ~NO_FANOUT~
d.quad.x1[15] => ~NO_FANOUT~
d.quad.y0[0] => ~NO_FANOUT~
d.quad.y0[1] => ~NO_FANOUT~
d.quad.y0[2] => ~NO_FANOUT~
d.quad.y0[3] => ~NO_FANOUT~
d.quad.y0[4] => ~NO_FANOUT~
d.quad.y0[5] => ~NO_FANOUT~
d.quad.y0[6] => ~NO_FANOUT~
d.quad.y0[7] => ~NO_FANOUT~
d.quad.y0[8] => ~NO_FANOUT~
d.quad.y0[9] => ~NO_FANOUT~
d.quad.y0[10] => ~NO_FANOUT~
d.quad.y0[11] => ~NO_FANOUT~
d.quad.y0[12] => ~NO_FANOUT~
d.quad.y0[13] => ~NO_FANOUT~
d.quad.y0[14] => ~NO_FANOUT~
d.quad.y0[15] => ~NO_FANOUT~
d.quad.x0[0] => ~NO_FANOUT~
d.quad.x0[1] => ~NO_FANOUT~
d.quad.x0[2] => ~NO_FANOUT~
d.quad.x0[3] => ~NO_FANOUT~
d.quad.x0[4] => ~NO_FANOUT~
d.quad.x0[5] => ~NO_FANOUT~
d.quad.x0[6] => ~NO_FANOUT~
d.quad.x0[7] => ~NO_FANOUT~
d.quad.x0[8] => ~NO_FANOUT~
d.quad.x0[9] => ~NO_FANOUT~
d.quad.x0[10] => ~NO_FANOUT~
d.quad.x0[11] => ~NO_FANOUT~
d.quad.x0[12] => ~NO_FANOUT~
d.quad.x0[13] => ~NO_FANOUT~
d.quad.x0[14] => ~NO_FANOUT~
d.quad.x0[15] => ~NO_FANOUT~
d.depth_coef.c[0] => ~NO_FANOUT~
d.depth_coef.c[1] => ~NO_FANOUT~
d.depth_coef.c[2] => ~NO_FANOUT~
d.depth_coef.c[3] => ~NO_FANOUT~
d.depth_coef.c[4] => ~NO_FANOUT~
d.depth_coef.c[5] => ~NO_FANOUT~
d.depth_coef.c[6] => ~NO_FANOUT~
d.depth_coef.c[7] => ~NO_FANOUT~
d.depth_coef.c[8] => ~NO_FANOUT~
d.depth_coef.c[9] => ~NO_FANOUT~
d.depth_coef.c[10] => ~NO_FANOUT~
d.depth_coef.c[11] => ~NO_FANOUT~
d.depth_coef.c[12] => ~NO_FANOUT~
d.depth_coef.c[13] => ~NO_FANOUT~
d.depth_coef.c[14] => ~NO_FANOUT~
d.depth_coef.c[15] => ~NO_FANOUT~
d.depth_coef.c[16] => ~NO_FANOUT~
d.depth_coef.c[17] => ~NO_FANOUT~
d.depth_coef.c[18] => ~NO_FANOUT~
d.depth_coef.c[19] => ~NO_FANOUT~
d.depth_coef.c[20] => ~NO_FANOUT~
d.depth_coef.c[21] => ~NO_FANOUT~
d.depth_coef.c[22] => ~NO_FANOUT~
d.depth_coef.c[23] => ~NO_FANOUT~
d.depth_coef.c[24] => ~NO_FANOUT~
d.depth_coef.c[25] => ~NO_FANOUT~
d.depth_coef.c[26] => ~NO_FANOUT~
d.depth_coef.c[27] => ~NO_FANOUT~
d.depth_coef.c[28] => ~NO_FANOUT~
d.depth_coef.c[29] => ~NO_FANOUT~
d.depth_coef.c[30] => ~NO_FANOUT~
d.depth_coef.c[31] => ~NO_FANOUT~
d.depth_coef.b[0] => ~NO_FANOUT~
d.depth_coef.b[1] => ~NO_FANOUT~
d.depth_coef.b[2] => ~NO_FANOUT~
d.depth_coef.b[3] => ~NO_FANOUT~
d.depth_coef.b[4] => ~NO_FANOUT~
d.depth_coef.b[5] => ~NO_FANOUT~
d.depth_coef.b[6] => ~NO_FANOUT~
d.depth_coef.b[7] => ~NO_FANOUT~
d.depth_coef.b[8] => ~NO_FANOUT~
d.depth_coef.b[9] => ~NO_FANOUT~
d.depth_coef.b[10] => ~NO_FANOUT~
d.depth_coef.b[11] => ~NO_FANOUT~
d.depth_coef.b[12] => ~NO_FANOUT~
d.depth_coef.b[13] => ~NO_FANOUT~
d.depth_coef.b[14] => ~NO_FANOUT~
d.depth_coef.b[15] => ~NO_FANOUT~
d.depth_coef.b[16] => ~NO_FANOUT~
d.depth_coef.b[17] => ~NO_FANOUT~
d.depth_coef.b[18] => ~NO_FANOUT~
d.depth_coef.b[19] => ~NO_FANOUT~
d.depth_coef.b[20] => ~NO_FANOUT~
d.depth_coef.b[21] => ~NO_FANOUT~
d.depth_coef.b[22] => ~NO_FANOUT~
d.depth_coef.b[23] => ~NO_FANOUT~
d.depth_coef.b[24] => ~NO_FANOUT~
d.depth_coef.b[25] => ~NO_FANOUT~
d.depth_coef.b[26] => ~NO_FANOUT~
d.depth_coef.b[27] => ~NO_FANOUT~
d.depth_coef.b[28] => ~NO_FANOUT~
d.depth_coef.b[29] => ~NO_FANOUT~
d.depth_coef.b[30] => ~NO_FANOUT~
d.depth_coef.b[31] => ~NO_FANOUT~
d.depth_coef.a[0] => ~NO_FANOUT~
d.depth_coef.a[1] => ~NO_FANOUT~
d.depth_coef.a[2] => ~NO_FANOUT~
d.depth_coef.a[3] => ~NO_FANOUT~
d.depth_coef.a[4] => ~NO_FANOUT~
d.depth_coef.a[5] => ~NO_FANOUT~
d.depth_coef.a[6] => ~NO_FANOUT~
d.depth_coef.a[7] => ~NO_FANOUT~
d.depth_coef.a[8] => ~NO_FANOUT~
d.depth_coef.a[9] => ~NO_FANOUT~
d.depth_coef.a[10] => ~NO_FANOUT~
d.depth_coef.a[11] => ~NO_FANOUT~
d.depth_coef.a[12] => ~NO_FANOUT~
d.depth_coef.a[13] => ~NO_FANOUT~
d.depth_coef.a[14] => ~NO_FANOUT~
d.depth_coef.a[15] => ~NO_FANOUT~
d.depth_coef.a[16] => ~NO_FANOUT~
d.depth_coef.a[17] => ~NO_FANOUT~
d.depth_coef.a[18] => ~NO_FANOUT~
d.depth_coef.a[19] => ~NO_FANOUT~
d.depth_coef.a[20] => ~NO_FANOUT~
d.depth_coef.a[21] => ~NO_FANOUT~
d.depth_coef.a[22] => ~NO_FANOUT~
d.depth_coef.a[23] => ~NO_FANOUT~
d.depth_coef.a[24] => ~NO_FANOUT~
d.depth_coef.a[25] => ~NO_FANOUT~
d.depth_coef.a[26] => ~NO_FANOUT~
d.depth_coef.a[27] => ~NO_FANOUT~
d.depth_coef.a[28] => ~NO_FANOUT~
d.depth_coef.a[29] => ~NO_FANOUT~
d.depth_coef.a[30] => ~NO_FANOUT~
d.depth_coef.a[31] => ~NO_FANOUT~
q.depth_quad[3][0] <= <GND>
q.depth_quad[3][1] <= <GND>
q.depth_quad[3][2] <= <GND>
q.depth_quad[3][3] <= <GND>
q.depth_quad[3][4] <= <GND>
q.depth_quad[3][5] <= <GND>
q.depth_quad[3][6] <= <GND>
q.depth_quad[3][7] <= <GND>
q.depth_quad[3][8] <= <GND>
q.depth_quad[3][9] <= <GND>
q.depth_quad[3][10] <= <GND>
q.depth_quad[3][11] <= <GND>
q.depth_quad[3][12] <= <GND>
q.depth_quad[3][13] <= <GND>
q.depth_quad[3][14] <= <GND>
q.depth_quad[3][15] <= <GND>
q.depth_quad[3][16] <= <GND>
q.depth_quad[3][17] <= <GND>
q.depth_quad[3][18] <= <GND>
q.depth_quad[3][19] <= <GND>
q.depth_quad[3][20] <= <GND>
q.depth_quad[3][21] <= <GND>
q.depth_quad[3][22] <= <GND>
q.depth_quad[3][23] <= <GND>
q.depth_quad[3][24] <= <GND>
q.depth_quad[3][25] <= <GND>
q.depth_quad[3][26] <= <GND>
q.depth_quad[3][27] <= <GND>
q.depth_quad[3][28] <= <GND>
q.depth_quad[3][29] <= <GND>
q.depth_quad[3][30] <= <GND>
q.depth_quad[3][31] <= <GND>
q.depth_quad[2][0] <= <GND>
q.depth_quad[2][1] <= <GND>
q.depth_quad[2][2] <= <GND>
q.depth_quad[2][3] <= <GND>
q.depth_quad[2][4] <= <GND>
q.depth_quad[2][5] <= <GND>
q.depth_quad[2][6] <= <GND>
q.depth_quad[2][7] <= <GND>
q.depth_quad[2][8] <= <GND>
q.depth_quad[2][9] <= <GND>
q.depth_quad[2][10] <= <GND>
q.depth_quad[2][11] <= <GND>
q.depth_quad[2][12] <= <GND>
q.depth_quad[2][13] <= <GND>
q.depth_quad[2][14] <= <GND>
q.depth_quad[2][15] <= <GND>
q.depth_quad[2][16] <= <GND>
q.depth_quad[2][17] <= <GND>
q.depth_quad[2][18] <= <GND>
q.depth_quad[2][19] <= <GND>
q.depth_quad[2][20] <= <GND>
q.depth_quad[2][21] <= <GND>
q.depth_quad[2][22] <= <GND>
q.depth_quad[2][23] <= <GND>
q.depth_quad[2][24] <= <GND>
q.depth_quad[2][25] <= <GND>
q.depth_quad[2][26] <= <GND>
q.depth_quad[2][27] <= <GND>
q.depth_quad[2][28] <= <GND>
q.depth_quad[2][29] <= <GND>
q.depth_quad[2][30] <= <GND>
q.depth_quad[2][31] <= <GND>
q.depth_quad[1][0] <= <GND>
q.depth_quad[1][1] <= <GND>
q.depth_quad[1][2] <= <GND>
q.depth_quad[1][3] <= <GND>
q.depth_quad[1][4] <= <GND>
q.depth_quad[1][5] <= <GND>
q.depth_quad[1][6] <= <GND>
q.depth_quad[1][7] <= <GND>
q.depth_quad[1][8] <= <GND>
q.depth_quad[1][9] <= <GND>
q.depth_quad[1][10] <= <GND>
q.depth_quad[1][11] <= <GND>
q.depth_quad[1][12] <= <GND>
q.depth_quad[1][13] <= <GND>
q.depth_quad[1][14] <= <GND>
q.depth_quad[1][15] <= <GND>
q.depth_quad[1][16] <= <GND>
q.depth_quad[1][17] <= <GND>
q.depth_quad[1][18] <= <GND>
q.depth_quad[1][19] <= <GND>
q.depth_quad[1][20] <= <GND>
q.depth_quad[1][21] <= <GND>
q.depth_quad[1][22] <= <GND>
q.depth_quad[1][23] <= <GND>
q.depth_quad[1][24] <= <GND>
q.depth_quad[1][25] <= <GND>
q.depth_quad[1][26] <= <GND>
q.depth_quad[1][27] <= <GND>
q.depth_quad[1][28] <= <GND>
q.depth_quad[1][29] <= <GND>
q.depth_quad[1][30] <= <GND>
q.depth_quad[1][31] <= <GND>
q.depth_quad[0][0] <= <GND>
q.depth_quad[0][1] <= <GND>
q.depth_quad[0][2] <= <GND>
q.depth_quad[0][3] <= <GND>
q.depth_quad[0][4] <= <GND>
q.depth_quad[0][5] <= <GND>
q.depth_quad[0][6] <= <GND>
q.depth_quad[0][7] <= <GND>
q.depth_quad[0][8] <= <GND>
q.depth_quad[0][9] <= <GND>
q.depth_quad[0][10] <= <GND>
q.depth_quad[0][11] <= <GND>
q.depth_quad[0][12] <= <GND>
q.depth_quad[0][13] <= <GND>
q.depth_quad[0][14] <= <GND>
q.depth_quad[0][15] <= <GND>
q.depth_quad[0][16] <= <GND>
q.depth_quad[0][17] <= <GND>
q.depth_quad[0][18] <= <GND>
q.depth_quad[0][19] <= <GND>
q.depth_quad[0][20] <= <GND>
q.depth_quad[0][21] <= <GND>
q.depth_quad[0][22] <= <GND>
q.depth_quad[0][23] <= <GND>
q.depth_quad[0][24] <= <GND>
q.depth_quad[0][25] <= <GND>
q.depth_quad[0][26] <= <GND>
q.depth_quad[0][27] <= <GND>
q.depth_quad[0][28] <= <GND>
q.depth_quad[0][29] <= <GND>
q.depth_quad[0][30] <= <GND>
q.depth_quad[0][31] <= <GND>
q.depth_ready <= r.depth_ready.DB_MAX_OUTPUT_PORT_TYPE


|ogpu_raster_unit|ogpu_quad_store:QS1
clock => r.buffer_pointer[0].CLK
clock => r.buffer_pointer[1].CLK
clock => r.buffer_pointer[2].CLK
clock => r.buffer_pointer[3].CLK
clock => r.buffer_pointer[4].CLK
clock => r.buffer_pointer[5].CLK
clock => r.buffer_pointer[6].CLK
clock => r.buffer_pointer[7].CLK
clock => r.buffer_pointer[8].CLK
clock => r.buffer_pointer[9].CLK
clock => r.buffer_pointer[10].CLK
clock => r.buffer_pointer[11].CLK
clock => r.buffer_pointer[12].CLK
clock => r.buffer_pointer[13].CLK
clock => r.buffer_pointer[14].CLK
clock => r.buffer_pointer[15].CLK
clock => r.buffer_write_data[0].CLK
clock => r.buffer_write_data[1].CLK
clock => r.buffer_write_data[2].CLK
clock => r.buffer_write_data[3].CLK
clock => r.buffer_write_data[4].CLK
clock => r.buffer_write_data[5].CLK
clock => r.buffer_write_data[6].CLK
clock => r.buffer_write_data[7].CLK
clock => r.buffer_write_data[8].CLK
clock => r.buffer_write_data[9].CLK
clock => r.buffer_write_data[10].CLK
clock => r.buffer_write_data[11].CLK
clock => r.buffer_write_data[12].CLK
clock => r.buffer_write_data[13].CLK
clock => r.buffer_write_data[14].CLK
clock => r.buffer_write_data[15].CLK
clock => r.buffer_write_data[16].CLK
clock => r.buffer_write_data[17].CLK
clock => r.buffer_write_data[18].CLK
clock => r.buffer_write_data[19].CLK
clock => r.buffer_write_data[20].CLK
clock => r.buffer_write_data[21].CLK
clock => r.buffer_write_data[22].CLK
clock => r.buffer_write_data[23].CLK
clock => r.buffer_write_data[24].CLK
clock => r.buffer_write_data[25].CLK
clock => r.buffer_write_data[26].CLK
clock => r.buffer_write_data[27].CLK
clock => r.buffer_write_data[28].CLK
clock => r.buffer_write_data[29].CLK
clock => r.buffer_write_data[30].CLK
clock => r.buffer_write_data[31].CLK
clock => r.buffer_write_data[32].CLK
clock => r.buffer_write_data[33].CLK
clock => r.buffer_write_data[34].CLK
clock => r.buffer_write_data[35].CLK
clock => r.buffer_write_data[36].CLK
clock => r.buffer_write_data[37].CLK
clock => r.buffer_write_data[38].CLK
clock => r.buffer_write_data[39].CLK
clock => r.buffer_write_data[40].CLK
clock => r.buffer_write_data[41].CLK
clock => r.buffer_write_data[42].CLK
clock => r.buffer_write_data[43].CLK
clock => r.buffer_write_data[44].CLK
clock => r.buffer_write_data[45].CLK
clock => r.buffer_write_data[46].CLK
clock => r.buffer_write_data[47].CLK
clock => r.buffer_write_data[48].CLK
clock => r.buffer_write_data[49].CLK
clock => r.buffer_write_data[50].CLK
clock => r.buffer_write_data[51].CLK
clock => r.buffer_write_data[52].CLK
clock => r.buffer_write_data[53].CLK
clock => r.buffer_write_data[54].CLK
clock => r.buffer_write_data[55].CLK
clock => r.buffer_write_data[56].CLK
clock => r.buffer_write_data[57].CLK
clock => r.buffer_write_data[58].CLK
clock => r.buffer_write_data[59].CLK
clock => r.buffer_write_data[60].CLK
clock => r.buffer_write_data[61].CLK
clock => r.buffer_write_data[62].CLK
clock => r.buffer_write_data[63].CLK
clock => r.buffer_write.CLK
clock => r.buffer_byte_enable[0].CLK
clock => r.buffer_byte_enable[1].CLK
clock => r.buffer_byte_enable[2].CLK
clock => r.buffer_byte_enable[3].CLK
clock => r.buffer_byte_enable[4].CLK
clock => r.buffer_byte_enable[5].CLK
clock => r.buffer_byte_enable[6].CLK
clock => r.buffer_byte_enable[7].CLK
clock => r.buffer_address[0].CLK
clock => r.buffer_address[1].CLK
clock => r.buffer_address[2].CLK
clock => r.buffer_address[3].CLK
clock => r.buffer_address[4].CLK
clock => r.buffer_address[5].CLK
clock => r.buffer_address[6].CLK
clock => r.buffer_address[7].CLK
clock => r.buffer_address[8].CLK
clock => r.buffer_address[9].CLK
clock => r.buffer_address[10].CLK
clock => r.buffer_address[11].CLK
clock => r.buffer_address[12].CLK
clock => r.buffer_address[13].CLK
clock => r.buffer_address[14].CLK
clock => r.buffer_address[15].CLK
clock => r.quad_buffer_length[0].CLK
clock => r.quad_buffer_length[1].CLK
clock => r.quad_buffer_length[2].CLK
clock => r.quad_buffer_length[3].CLK
clock => r.quad_buffer_length[4].CLK
clock => r.quad_buffer_length[5].CLK
clock => r.quad_buffer_length[6].CLK
clock => r.quad_buffer_length[7].CLK
clock => r.quad_buffer_length[8].CLK
clock => r.quad_buffer_length[9].CLK
clock => r.quad_buffer_length[10].CLK
clock => r.quad_buffer_length[11].CLK
clock => r.quad_buffer_length[12].CLK
clock => r.quad_buffer_length[13].CLK
clock => r.quad_buffer_length[14].CLK
clock => r.quad_buffer_length[15].CLK
clock => r.quad_buffer_length[16].CLK
clock => r.quad_buffer_length[17].CLK
clock => r.quad_buffer_length[18].CLK
clock => r.quad_buffer_length[19].CLK
clock => r.quad_buffer_length[20].CLK
clock => r.quad_buffer_length[21].CLK
clock => r.quad_buffer_length[22].CLK
clock => r.quad_buffer_length[23].CLK
clock => r.quad_stored.CLK
clock => r.buffer_ready.CLK
clock => r.buffer_ack.CLK
clock => r.store_quad.CLK
clock => r.start_raster.CLK
reset => \comb:v.start_raster.OUTPUTSELECT
reset => \comb:v.store_quad.OUTPUTSELECT
reset => \comb:v.buffer_ack.OUTPUTSELECT
reset => \comb:v.buffer_ready.OUTPUTSELECT
reset => \comb:v.quad_stored.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => \comb:v.buffer_write.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => v.OUTPUTSELECT
reset => \comb:v.buffer_pointer[15].OUTPUTSELECT
reset => \comb:v.buffer_pointer[14].OUTPUTSELECT
reset => \comb:v.buffer_pointer[13].OUTPUTSELECT
reset => \comb:v.buffer_pointer[12].OUTPUTSELECT
reset => \comb:v.buffer_pointer[11].OUTPUTSELECT
reset => \comb:v.buffer_pointer[10].OUTPUTSELECT
reset => \comb:v.buffer_pointer[9].OUTPUTSELECT
reset => \comb:v.buffer_pointer[8].OUTPUTSELECT
reset => \comb:v.buffer_pointer[7].OUTPUTSELECT
reset => \comb:v.buffer_pointer[6].OUTPUTSELECT
reset => \comb:v.buffer_pointer[5].OUTPUTSELECT
reset => \comb:v.buffer_pointer[4].OUTPUTSELECT
reset => \comb:v.buffer_pointer[3].OUTPUTSELECT
reset => \comb:v.buffer_pointer[2].OUTPUTSELECT
reset => \comb:v.buffer_pointer[1].OUTPUTSELECT
reset => \comb:v.buffer_pointer[0].OUTPUTSELECT
d.addr[0] => ~NO_FANOUT~
d.addr[1] => ~NO_FANOUT~
d.addr[2] => ~NO_FANOUT~
d.addr[3] => ~NO_FANOUT~
d.addr[4] => ~NO_FANOUT~
d.addr[5] => ~NO_FANOUT~
d.addr[6] => ~NO_FANOUT~
d.addr[7] => ~NO_FANOUT~
d.addr[8] => ~NO_FANOUT~
d.addr[9] => ~NO_FANOUT~
d.addr[10] => ~NO_FANOUT~
d.addr[11] => ~NO_FANOUT~
d.addr[12] => ~NO_FANOUT~
d.addr[13] => ~NO_FANOUT~
d.addr[14] => ~NO_FANOUT~
d.addr[15] => ~NO_FANOUT~
d.addr[16] => ~NO_FANOUT~
d.addr[17] => ~NO_FANOUT~
d.addr[18] => ~NO_FANOUT~
d.addr[19] => ~NO_FANOUT~
d.addr[20] => ~NO_FANOUT~
d.addr[21] => ~NO_FANOUT~
d.addr[22] => ~NO_FANOUT~
d.addr[23] => ~NO_FANOUT~
d.addr[24] => ~NO_FANOUT~
d.addr[25] => ~NO_FANOUT~
d.addr[26] => ~NO_FANOUT~
d.addr[27] => ~NO_FANOUT~
d.addr[28] => ~NO_FANOUT~
d.addr[29] => ~NO_FANOUT~
d.addr[30] => ~NO_FANOUT~
d.addr[31] => ~NO_FANOUT~
d.addr[32] => ~NO_FANOUT~
d.addr[33] => ~NO_FANOUT~
d.addr[34] => ~NO_FANOUT~
d.addr[35] => ~NO_FANOUT~
d.addr[36] => ~NO_FANOUT~
d.addr[37] => ~NO_FANOUT~
d.addr[38] => ~NO_FANOUT~
d.addr[39] => ~NO_FANOUT~
d.addr[40] => ~NO_FANOUT~
d.addr[41] => ~NO_FANOUT~
d.addr[42] => ~NO_FANOUT~
d.addr[43] => ~NO_FANOUT~
d.addr[44] => ~NO_FANOUT~
d.addr[45] => ~NO_FANOUT~
d.addr[46] => ~NO_FANOUT~
d.addr[47] => ~NO_FANOUT~
d.addr[48] => ~NO_FANOUT~
d.addr[49] => ~NO_FANOUT~
d.addr[50] => ~NO_FANOUT~
d.addr[51] => ~NO_FANOUT~
d.addr[52] => ~NO_FANOUT~
d.addr[53] => ~NO_FANOUT~
d.addr[54] => ~NO_FANOUT~
d.addr[55] => ~NO_FANOUT~
d.addr[56] => ~NO_FANOUT~
d.addr[57] => ~NO_FANOUT~
d.addr[58] => ~NO_FANOUT~
d.addr[59] => ~NO_FANOUT~
d.addr[60] => ~NO_FANOUT~
d.addr[61] => ~NO_FANOUT~
d.addr[62] => ~NO_FANOUT~
d.addr[63] => ~NO_FANOUT~
d.buffer_ack => comb.IN1
d.buffer_ack => \comb:v.buffer_ack.DATAA
d.buffer_ack => comb.IN1
d.store_quad => \comb:v.store_quad.DATAA
d.store_quad => comb.IN1
d.start_raster => \comb:v.start_raster.DATAA
d.depth_quad[3][0] => ~NO_FANOUT~
d.depth_quad[3][1] => ~NO_FANOUT~
d.depth_quad[3][2] => ~NO_FANOUT~
d.depth_quad[3][3] => ~NO_FANOUT~
d.depth_quad[3][4] => ~NO_FANOUT~
d.depth_quad[3][5] => ~NO_FANOUT~
d.depth_quad[3][6] => ~NO_FANOUT~
d.depth_quad[3][7] => ~NO_FANOUT~
d.depth_quad[3][8] => ~NO_FANOUT~
d.depth_quad[3][9] => ~NO_FANOUT~
d.depth_quad[3][10] => ~NO_FANOUT~
d.depth_quad[3][11] => ~NO_FANOUT~
d.depth_quad[3][12] => ~NO_FANOUT~
d.depth_quad[3][13] => ~NO_FANOUT~
d.depth_quad[3][14] => ~NO_FANOUT~
d.depth_quad[3][15] => ~NO_FANOUT~
d.depth_quad[3][16] => ~NO_FANOUT~
d.depth_quad[3][17] => ~NO_FANOUT~
d.depth_quad[3][18] => ~NO_FANOUT~
d.depth_quad[3][19] => ~NO_FANOUT~
d.depth_quad[3][20] => ~NO_FANOUT~
d.depth_quad[3][21] => ~NO_FANOUT~
d.depth_quad[3][22] => ~NO_FANOUT~
d.depth_quad[3][23] => ~NO_FANOUT~
d.depth_quad[3][24] => ~NO_FANOUT~
d.depth_quad[3][25] => ~NO_FANOUT~
d.depth_quad[3][26] => ~NO_FANOUT~
d.depth_quad[3][27] => ~NO_FANOUT~
d.depth_quad[3][28] => ~NO_FANOUT~
d.depth_quad[3][29] => ~NO_FANOUT~
d.depth_quad[3][30] => ~NO_FANOUT~
d.depth_quad[3][31] => ~NO_FANOUT~
d.depth_quad[2][0] => ~NO_FANOUT~
d.depth_quad[2][1] => ~NO_FANOUT~
d.depth_quad[2][2] => ~NO_FANOUT~
d.depth_quad[2][3] => ~NO_FANOUT~
d.depth_quad[2][4] => ~NO_FANOUT~
d.depth_quad[2][5] => ~NO_FANOUT~
d.depth_quad[2][6] => ~NO_FANOUT~
d.depth_quad[2][7] => ~NO_FANOUT~
d.depth_quad[2][8] => ~NO_FANOUT~
d.depth_quad[2][9] => ~NO_FANOUT~
d.depth_quad[2][10] => ~NO_FANOUT~
d.depth_quad[2][11] => ~NO_FANOUT~
d.depth_quad[2][12] => ~NO_FANOUT~
d.depth_quad[2][13] => ~NO_FANOUT~
d.depth_quad[2][14] => ~NO_FANOUT~
d.depth_quad[2][15] => ~NO_FANOUT~
d.depth_quad[2][16] => ~NO_FANOUT~
d.depth_quad[2][17] => ~NO_FANOUT~
d.depth_quad[2][18] => ~NO_FANOUT~
d.depth_quad[2][19] => ~NO_FANOUT~
d.depth_quad[2][20] => ~NO_FANOUT~
d.depth_quad[2][21] => ~NO_FANOUT~
d.depth_quad[2][22] => ~NO_FANOUT~
d.depth_quad[2][23] => ~NO_FANOUT~
d.depth_quad[2][24] => ~NO_FANOUT~
d.depth_quad[2][25] => ~NO_FANOUT~
d.depth_quad[2][26] => ~NO_FANOUT~
d.depth_quad[2][27] => ~NO_FANOUT~
d.depth_quad[2][28] => ~NO_FANOUT~
d.depth_quad[2][29] => ~NO_FANOUT~
d.depth_quad[2][30] => ~NO_FANOUT~
d.depth_quad[2][31] => ~NO_FANOUT~
d.depth_quad[1][0] => ~NO_FANOUT~
d.depth_quad[1][1] => ~NO_FANOUT~
d.depth_quad[1][2] => ~NO_FANOUT~
d.depth_quad[1][3] => ~NO_FANOUT~
d.depth_quad[1][4] => ~NO_FANOUT~
d.depth_quad[1][5] => ~NO_FANOUT~
d.depth_quad[1][6] => ~NO_FANOUT~
d.depth_quad[1][7] => ~NO_FANOUT~
d.depth_quad[1][8] => ~NO_FANOUT~
d.depth_quad[1][9] => ~NO_FANOUT~
d.depth_quad[1][10] => ~NO_FANOUT~
d.depth_quad[1][11] => ~NO_FANOUT~
d.depth_quad[1][12] => ~NO_FANOUT~
d.depth_quad[1][13] => ~NO_FANOUT~
d.depth_quad[1][14] => ~NO_FANOUT~
d.depth_quad[1][15] => ~NO_FANOUT~
d.depth_quad[1][16] => ~NO_FANOUT~
d.depth_quad[1][17] => ~NO_FANOUT~
d.depth_quad[1][18] => ~NO_FANOUT~
d.depth_quad[1][19] => ~NO_FANOUT~
d.depth_quad[1][20] => ~NO_FANOUT~
d.depth_quad[1][21] => ~NO_FANOUT~
d.depth_quad[1][22] => ~NO_FANOUT~
d.depth_quad[1][23] => ~NO_FANOUT~
d.depth_quad[1][24] => ~NO_FANOUT~
d.depth_quad[1][25] => ~NO_FANOUT~
d.depth_quad[1][26] => ~NO_FANOUT~
d.depth_quad[1][27] => ~NO_FANOUT~
d.depth_quad[1][28] => ~NO_FANOUT~
d.depth_quad[1][29] => ~NO_FANOUT~
d.depth_quad[1][30] => ~NO_FANOUT~
d.depth_quad[1][31] => ~NO_FANOUT~
d.depth_quad[0][0] => ~NO_FANOUT~
d.depth_quad[0][1] => ~NO_FANOUT~
d.depth_quad[0][2] => ~NO_FANOUT~
d.depth_quad[0][3] => ~NO_FANOUT~
d.depth_quad[0][4] => ~NO_FANOUT~
d.depth_quad[0][5] => ~NO_FANOUT~
d.depth_quad[0][6] => ~NO_FANOUT~
d.depth_quad[0][7] => ~NO_FANOUT~
d.depth_quad[0][8] => ~NO_FANOUT~
d.depth_quad[0][9] => ~NO_FANOUT~
d.depth_quad[0][10] => ~NO_FANOUT~
d.depth_quad[0][11] => ~NO_FANOUT~
d.depth_quad[0][12] => ~NO_FANOUT~
d.depth_quad[0][13] => ~NO_FANOUT~
d.depth_quad[0][14] => ~NO_FANOUT~
d.depth_quad[0][15] => ~NO_FANOUT~
d.depth_quad[0][16] => ~NO_FANOUT~
d.depth_quad[0][17] => ~NO_FANOUT~
d.depth_quad[0][18] => ~NO_FANOUT~
d.depth_quad[0][19] => ~NO_FANOUT~
d.depth_quad[0][20] => ~NO_FANOUT~
d.depth_quad[0][21] => ~NO_FANOUT~
d.depth_quad[0][22] => ~NO_FANOUT~
d.depth_quad[0][23] => ~NO_FANOUT~
d.depth_quad[0][24] => ~NO_FANOUT~
d.depth_quad[0][25] => ~NO_FANOUT~
d.depth_quad[0][26] => ~NO_FANOUT~
d.depth_quad[0][27] => ~NO_FANOUT~
d.depth_quad[0][28] => ~NO_FANOUT~
d.depth_quad[0][29] => ~NO_FANOUT~
d.depth_quad[0][30] => ~NO_FANOUT~
d.depth_quad[0][31] => ~NO_FANOUT~
d.quad.y3[0] => ~NO_FANOUT~
d.quad.y3[1] => ~NO_FANOUT~
d.quad.y3[2] => ~NO_FANOUT~
d.quad.y3[3] => ~NO_FANOUT~
d.quad.y3[4] => ~NO_FANOUT~
d.quad.y3[5] => ~NO_FANOUT~
d.quad.y3[6] => ~NO_FANOUT~
d.quad.y3[7] => ~NO_FANOUT~
d.quad.y3[8] => ~NO_FANOUT~
d.quad.y3[9] => ~NO_FANOUT~
d.quad.y3[10] => ~NO_FANOUT~
d.quad.y3[11] => ~NO_FANOUT~
d.quad.y3[12] => ~NO_FANOUT~
d.quad.y3[13] => ~NO_FANOUT~
d.quad.y3[14] => ~NO_FANOUT~
d.quad.y3[15] => ~NO_FANOUT~
d.quad.x3[0] => ~NO_FANOUT~
d.quad.x3[1] => ~NO_FANOUT~
d.quad.x3[2] => ~NO_FANOUT~
d.quad.x3[3] => ~NO_FANOUT~
d.quad.x3[4] => ~NO_FANOUT~
d.quad.x3[5] => ~NO_FANOUT~
d.quad.x3[6] => ~NO_FANOUT~
d.quad.x3[7] => ~NO_FANOUT~
d.quad.x3[8] => ~NO_FANOUT~
d.quad.x3[9] => ~NO_FANOUT~
d.quad.x3[10] => ~NO_FANOUT~
d.quad.x3[11] => ~NO_FANOUT~
d.quad.x3[12] => ~NO_FANOUT~
d.quad.x3[13] => ~NO_FANOUT~
d.quad.x3[14] => ~NO_FANOUT~
d.quad.x3[15] => ~NO_FANOUT~
d.quad.y2[0] => ~NO_FANOUT~
d.quad.y2[1] => ~NO_FANOUT~
d.quad.y2[2] => ~NO_FANOUT~
d.quad.y2[3] => ~NO_FANOUT~
d.quad.y2[4] => ~NO_FANOUT~
d.quad.y2[5] => ~NO_FANOUT~
d.quad.y2[6] => ~NO_FANOUT~
d.quad.y2[7] => ~NO_FANOUT~
d.quad.y2[8] => ~NO_FANOUT~
d.quad.y2[9] => ~NO_FANOUT~
d.quad.y2[10] => ~NO_FANOUT~
d.quad.y2[11] => ~NO_FANOUT~
d.quad.y2[12] => ~NO_FANOUT~
d.quad.y2[13] => ~NO_FANOUT~
d.quad.y2[14] => ~NO_FANOUT~
d.quad.y2[15] => ~NO_FANOUT~
d.quad.x2[0] => ~NO_FANOUT~
d.quad.x2[1] => ~NO_FANOUT~
d.quad.x2[2] => ~NO_FANOUT~
d.quad.x2[3] => ~NO_FANOUT~
d.quad.x2[4] => ~NO_FANOUT~
d.quad.x2[5] => ~NO_FANOUT~
d.quad.x2[6] => ~NO_FANOUT~
d.quad.x2[7] => ~NO_FANOUT~
d.quad.x2[8] => ~NO_FANOUT~
d.quad.x2[9] => ~NO_FANOUT~
d.quad.x2[10] => ~NO_FANOUT~
d.quad.x2[11] => ~NO_FANOUT~
d.quad.x2[12] => ~NO_FANOUT~
d.quad.x2[13] => ~NO_FANOUT~
d.quad.x2[14] => ~NO_FANOUT~
d.quad.x2[15] => ~NO_FANOUT~
d.quad.y1[0] => ~NO_FANOUT~
d.quad.y1[1] => ~NO_FANOUT~
d.quad.y1[2] => ~NO_FANOUT~
d.quad.y1[3] => ~NO_FANOUT~
d.quad.y1[4] => ~NO_FANOUT~
d.quad.y1[5] => ~NO_FANOUT~
d.quad.y1[6] => ~NO_FANOUT~
d.quad.y1[7] => ~NO_FANOUT~
d.quad.y1[8] => ~NO_FANOUT~
d.quad.y1[9] => ~NO_FANOUT~
d.quad.y1[10] => ~NO_FANOUT~
d.quad.y1[11] => ~NO_FANOUT~
d.quad.y1[12] => ~NO_FANOUT~
d.quad.y1[13] => ~NO_FANOUT~
d.quad.y1[14] => ~NO_FANOUT~
d.quad.y1[15] => ~NO_FANOUT~
d.quad.x1[0] => ~NO_FANOUT~
d.quad.x1[1] => ~NO_FANOUT~
d.quad.x1[2] => ~NO_FANOUT~
d.quad.x1[3] => ~NO_FANOUT~
d.quad.x1[4] => ~NO_FANOUT~
d.quad.x1[5] => ~NO_FANOUT~
d.quad.x1[6] => ~NO_FANOUT~
d.quad.x1[7] => ~NO_FANOUT~
d.quad.x1[8] => ~NO_FANOUT~
d.quad.x1[9] => ~NO_FANOUT~
d.quad.x1[10] => ~NO_FANOUT~
d.quad.x1[11] => ~NO_FANOUT~
d.quad.x1[12] => ~NO_FANOUT~
d.quad.x1[13] => ~NO_FANOUT~
d.quad.x1[14] => ~NO_FANOUT~
d.quad.x1[15] => ~NO_FANOUT~
d.quad.y0[0] => v.DATAB
d.quad.y0[1] => v.DATAB
d.quad.y0[2] => v.DATAB
d.quad.y0[3] => v.DATAB
d.quad.y0[4] => v.DATAB
d.quad.y0[5] => v.DATAB
d.quad.y0[6] => v.DATAB
d.quad.y0[7] => v.DATAB
d.quad.y0[8] => v.DATAB
d.quad.y0[9] => v.DATAB
d.quad.y0[10] => v.DATAB
d.quad.y0[11] => v.DATAB
d.quad.y0[12] => v.DATAB
d.quad.y0[13] => v.DATAB
d.quad.y0[14] => v.DATAB
d.quad.y0[15] => v.DATAB
d.quad.x0[0] => v.DATAB
d.quad.x0[1] => v.DATAB
d.quad.x0[2] => v.DATAB
d.quad.x0[3] => v.DATAB
d.quad.x0[4] => v.DATAB
d.quad.x0[5] => v.DATAB
d.quad.x0[6] => v.DATAB
d.quad.x0[7] => v.DATAB
d.quad.x0[8] => v.DATAB
d.quad.x0[9] => v.DATAB
d.quad.x0[10] => v.DATAB
d.quad.x0[11] => v.DATAB
d.quad.x0[12] => v.DATAB
d.quad.x0[13] => v.DATAB
d.quad.x0[14] => v.DATAB
d.quad.x0[15] => v.DATAB
d.quad_mask[3] => v.DATAB
d.quad_mask[2] => v.DATAB
d.quad_mask[1] => v.DATAB
d.quad_mask[0] => v.DATAB
q.buffer_write_data[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[16] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[17] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[18] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[19] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[20] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[21] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[22] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[23] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[24] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[25] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[26] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[27] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[28] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[29] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[30] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[31] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[32] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[33] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[34] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[35] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[36] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[37] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[38] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[39] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[40] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[41] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[42] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[43] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[44] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[45] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[46] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[47] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[48] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[49] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[50] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[51] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[52] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[53] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[54] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[55] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[56] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[57] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[58] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[59] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[60] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[61] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[62] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write_data[63] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_write <= r.buffer_write.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_byte_enable[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.buffer_address[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[0] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[1] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[2] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[3] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[4] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[5] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[6] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[7] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[8] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[9] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[10] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[11] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[12] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[13] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[14] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[15] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[16] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[17] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[18] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[19] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[20] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[21] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[22] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_buffer_length[23] <= v.DB_MAX_OUTPUT_PORT_TYPE
q.quad_stored <= r.quad_stored.DB_MAX_OUTPUT_PORT_TYPE


