# Isle System Hardware

| Module                           | Reference                    | Book Chapter    | Description                              |
| -------------------------------- | ---------------------------- | --------------- | ---------------------------------------- |
| [xd](xd.v)                       | [doc](docs/xd.md)            | 2D Drawing       | Clock domain crossing (CDC) for flags    |

See [Verilog Tests](../../docs/verilog-tests.md) for advice on setting up the test environment and running tests.
