{
    "results": "no elfs found", 
    "metadata": {
        "spec_data": {
            "Group": " Development/Libraries", 
            "Name": " perl-Verilog-CodeGen", 
            "License": " GPL+ or Artistic", 
            "URL": " http://search.cpan.org/dist/Verilog-CodeGen/", 
            "Relocations": " (not relocatable)", 
            "Install Date": " (not installed)", 
            "Build Host": " buildvm-05.phx2.fedoraproject.org", 
            "Description": "\nProvides an object-oriented environment to generate Verilog code for\nmodules and testbenches. The Verilog::CodeGen module provides two\nfunctions, one to create a code template and another to create a Perl\nmodule which contains the device library. This module ,\nDeviceLibs::YourDesign, provides the class methods and contains the objects\nfor every Verilog module; the objects are created based on a fixed\ntemplate. The purpose of this module is to allow the generation of\ncustomized Verilog modules. A Verilog module can have a large number of\nparameters like input and output bus width, buffer depth, signal delay etc.\nThe code generator allows to create an object that will generate the\nVerilog module code for arbitraty values of the parameters.\n", 
            "Build Date": " Fri 28 Jul 2017 07:16:53 AM EDT", 
            "Source RPM": " perl-Verilog-CodeGen-0.9.4-24.fc27.src.rpm", 
            "Version": " 0.9.4", 
            "Architecture": " noarch", 
            "Signature": " RSA/SHA256, Fri 28 Jul 2017 06:11:54 PM EDT, Key ID f55e7430f5282ee4", 
            "Release": " 24.fc27", 
            "Vendor": " Fedora Project", 
            "Packager": " Fedora Project", 
            "Summary": " Verilog code generator", 
            "Size": " 73275"
        }
    }
}