.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
001000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011110000000000

.logic_tile 18 1
000000000000000001100000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000110100000011010001100111100000000
000000000000000000000000000000011000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110100101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000001001100110000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
011000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100110100000000
000000000000000001000000000000000000110011000000000010
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000010001000000000000000
000000010000000000000010011011000000000000
011000000000000000000000000000000000000000
000000000000001001000000001111000000000000
010000000000000000000000000000000000000000
010000000000000000000010010011000000000000
000000000000001001000000000000000000000000
000000000000000111100000001001000000000000
000000000000001000000111001000000000000010
000000000000000011000000000101000000000000
000000000000001011100000000000000000000000
000000000000000011100011111011001011000000
000000000000000011100000010000000001000000
000000000000000000000011010111001100000000
010000000000000000000000001000000001000000
010000000000000000000000000101001100000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010010000000000000000
000000000000000000000000000000000000000000
000000000000001001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000010000000010000000011100000000000000000
000000010100000000000100000101000000000000
011000000000000011100000010000000000000000
000000000000001111100011101101000000000000
110011000100000111100000011000000000000000
010000000100000000000011111001000000000000
000000000000001111100000000000000000000000
000000000000001011100010001111000000000000
000000000000000000000000011000000000000000
000000000000001111000011110101000000000000
000000000000000000000000000000000001000000
000000000000000111000000001001001011000000
000001000000000000000000000000000001000000
000000000100000000000011110011001000000000
110000000000000000000000001000000001000000
010000000000000000000000000101001000000000

.logic_tile 7 13
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000010011100000000111100001111001110000000000
000000000100000000000000000101101000010000100000000001
000000000000000000000000001000011101111001000000000000
000000000000000000000000000111001111110110000000000001
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000011000000000000000
000000010000000000000011100001000000000000
011000000000000000000011100000000000000000
000000000000001111000100001011000000000000
010000000110100000000000001000000000000000
010000000000000111000000001011000000000000
000000000000000111000000001000000000000000
000000000000000000100000001111000000000000
000000001000001000000111100000000000001000
000000000000000111000000000011000000000000
000000000000000001000000000000000001000000
000000000000000000000011110111001001000000
000000000010000111100000000000000001000000
000000000000001111000000000111001110000000
010000000000000111100000010000000001000000
110000000000000000000011110101001100000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000010100000000000000000000000000000000000
000000011000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000010000000000000000
000000010000000000000011100000000000000000
000000010000000000000000000000000000000000
000000010000001001000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000010000000000000000000000000000000000
010000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000001000000000000000000000000000000
110000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000111100000000000000000
000000010000000000000000000000000000000000
110000010000000111000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 20 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000010000000000000010010111000000000000
011000000000000000000010000000000000000000
000000000000001001000100001111000000000000
010000000000001000000000000000000000000000
010000000000001111000000000011000000000000
000000000000000001000000001000000000000000
000000000000000000100010011001000000000000
000000010000001111000111001000000000000000
000000010000000011000000000101000000010000
000000010000001000000000000000000001000000
000000010000000011000000001011001011000000
000000010000000011100111010000000001000000
000000010000000000100111011111001100000000
010000010000000000000000000000000000000000
010000010000000000000000000101001100000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011101100010000000000
000010100000000001000000000011001110011100100000000001
000000000000001000000000001000011111101000110000000010
000000000000001001000000000111001010010100110000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000010000000000000010010011000000000000
011000000000000111100000011000000000000000
000000000000000000100011110011000000000000
110000000000000000000000000000000000000000
010000000000000000000000001001000000000000
000000000000000000000000010000000000000000
000000000000000000000011101111000000000000
000000010000001011100000010000000000000000
000000010000000011100011000111000000000000
000000010000000011000000000000000001000000
000000010000000000000000000011001110000000
000000010000000011100000011000000001000000
000000010000000000000011011111001001000000
110000010000001011100111001000000001000000
110000010000000011000000000001001011000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000010000000000000010000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000010
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000001000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011011110001000000000000000
000000000000000000000000001011001111000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000000001011000111010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100000000011111100000000000000000100
000000000000000000100000001011101001000000100001000101

.logic_tile 8 16
000000000100000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010000011000000000000001000000000
000000000010000000000100000000100000000000000000000000
000000000000000011100000010011100000000000001000000000
000000000000010000000011010000000000000000000000000000
000000000001010001000010000000000001000000001000000000
000000000000001001100100000000001101000000000000000000
000000000010001011100000000000000001000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000000000111000111100000000000001000000000
000000000110000111000100000000101100000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000111100000000111100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000001011100111000000000001000000001000000000
000000000000001011100000000000001100000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000011100111000011100000000000001000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000001001000011110000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000000000011100000000000001000000000
000010000000000111100000000000001100000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000001000111100001000000000
000000000000000000100011100000000000111100000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000000010000001111000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000111111110000000000
000000000000000111000010000111000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011001010111110100000000000
000000000000000000000000000000010000111110100000000000
000000000000000000000000000000011110010101010000000000
000000000000000000000000000101000000101010100000000000
000000000000000000000000001000000000101111010000000000
000000000000000000000000001111001001011111100000000000
000000000000000011100111000001011110010101010000000000
000000000000000000100100000000110000010101010000000000

.logic_tile 4 17
000000000001010001000000000111000000001001001000000000
000000000000000001000000001111001101010000100010000001
000000000000000000000000000001101000001100111000000000
000000000000000000000011110000101101110011000000000000
000000000100000000000000000101101001001100111000000000
000000000000000000000010010000001100110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000001111000000000000001111110011000000000000
000001000000000000000010100001001000001100111000000000
000000000000000111000010100000001100110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000101000011100000101111110011000000000000
000000000000000000000111100111101000001100111000000000
000000000000000001000111100000001000110011000000000000
000000000000000101000010110011101000001100111000000000
000000000000000111000011010000101011110011000000000000

.logic_tile 5 17
000000000000000101100110100011000000000000000000000000
000000000000000000000010110101101011110000110000000001
000000000000010101100000001111001011100000000000000000
000000000000100000000000000101111111110100000000000001
000000000000000101000111110001001100100001010000000000
000000000000000000100010101101011001000100000001000000
000000000000001011100111010101011011101000000000000000
000000001110000101100110101011101000100000010000000001
000000000000000000000010100001001101100001010000000001
000000000000000000000100001101111101010000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000010100101101101100001010000000001
000000000000010000000110001101111011010000000000000000
000001000000000000000000000101001110101000010000000000
000010100000000000000010001111111011000000010000000001

.ramb_tile 6 17
000010000001000101100000001000000000000000
000000010100000000000000001011000000000000
011000000000001000000110101000000000000000
000000000000000101000000000111000000000000
110010000000001000000110111000000000000000
110000000010000101000010101101000000000000
000100000001010000000111011000000000000000
000100001100100000000110101101000000000000
000000000000000000000000000000000000100001
000000000000001111000000001101000000000000
000000100000001000000000000000000000000000
000000000000000111000010000001001010000000
000010000001000000000011101000000000000000
000000000110100000000000000001001100000000
110100000001010000000000001000000000000000
010100000000100001000000001001001011000000

.logic_tile 7 17
000000000000000101000010100001000000000000000110000001
000000000100000000100110110000000000000001000010100000
011000001100000000000010100000000000000000100100000001
000000000000000000000110110000001001000000000011000000
000000000001000000000000001111101101100000000110000000
000000001010100000000000001111101100000000000000000000
000000000000000101000000000001011100100000000000000000
000000000000101101100000001001111000000000000000000000
000000100000000101100000011001000000010000100000000000
000010000110000000000010100101101101000000000000000000
000000000001011000000000010000001000000100000110000000
000000000000100001000011000000010000000000000010000001
000010100000000000000010101111011001000010000000000000
000000000000000000000010101011111001000000000000000000
000000000000000000000110011001001110000010000000000000
000000001100000000000010000101111000000000000000000000

.logic_tile 8 17
000010000001010101000000000000001000111100001000000000
000000000000000000100010010000000000111100000000010000
011000000000000101000000000001011110000100000000000000
000000000000000000100010110000111000000100000000000000
000000000010000101100010100111001110000010000000000000
000000000000000000000110111111101110000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110001101000100000000000000000000000000000000
000000000000101001100000000111001010000000000000000000
000000000000000011000000000011111011100000000000000000
000000000000001000000000000011100000100000010000000000
000000000000000001000000000000001100100000010010000000
000000000000001011100111010000000000000000000111000000
000000000000000011000011000101000000000010000010000000
000000000000000000000110001001111011000010000000000000
000000000000000000000000000001111010000000000000000000

.logic_tile 9 17
000000000100000000000000000111100000000000001000000000
000000000000000000000000000000101111000000000000010000
011000000000000000000000000000001000110011110000000000
000000000000000000000000000000001010110011110010000000
000001000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000010100000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000101000001
000000000000000000000011110000000000000000000011000001

.logic_tile 10 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000111100000001001111111000000000000
000000000000000000000100000000001001111111000000000001
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000010101000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000110100000000000000000011011111000000000000000
000000000000010000000000000101001011110100000010000000
111000000000000000000000001101011010010110100100000000
100000000000000000000000000101010000000010100000000000
000000000111100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001011100110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000101100001000000000100000000
000010000000000000000000000101001011011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000001101011010010100000100000000
110000000000000000000000000101010000000001010000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000001001000000000000000000000000000000000000000000000
000010000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000010100000000000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000010100110010111000000000000000000000000
000001010101110000100011111001000000000000
011000000000000000000111001000000000000000
000000000000000000000100000011000000000000
010001000110110000000011100000000000000000
110010001100110000000100000111000000000000
000000000000000111000000000000000000000000
000000000000001111100000000001000000000000
000000000001010000000000001000000000000100
000000001100101111000000000011000000000000
000000100000000111000000000000000001000000
000000000000001111100000001111001010000000
000010000000000111100000000000000001000000
000001001100000000000011110011001111000000
010000000000000000000111101000000001000000
110000000000000001000000001001001110000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000101000000001111101110010101011000000000
000000000000000000100010101011011100101010100000000000
000000000000000101000010100001101001001100111010000000
000000000000000101000010110000001000110011000000000000
000000000001000000000010100001101000001100111010000000
000000000000000000000110110000101001110011000000000000
000000000000000101000010100101001001001100111010000000
000000000000001101100110100000101011110011000000000000
000000000000001000000000000101101001001100111010000000
000000000010000001000000000000001001110011000000000000
000000000000000101000000000111001000001100111010000000
000000000000000000100011110000001000110011000000000000
000000000000000101000000010011101001001100111000000000
000000000000000000100011100000001011110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000001011110011000000000000

.logic_tile 4 18
000000000000000001100110000011001001001100111000000000
000000000000000000000000000000101110110011000000010000
111000000000000000000010111000001000001100110000000000
000000000000000000000010101011001101110011000000000000
010000000000000000000111101111001000100000010010000000
110000000000000000000011111101011111010000010000100000
000000000000000001000110100000000000000000100100000000
000000000000000000000000000000001011000000001000000000
000000000000000000000010100111000001110110110000000000
000000000000001101000000000000101010110110110000000000
000000000000000000000111000001101111111000000010000000
000000000000001001000100001001111001100000000000000000
000000000000001000000010010000011110000011110000000000
000000000000010001000110100000000000000011110000000000
110000000000001011100000000111001100101000000000000000
010000000000000011100000001001101000100000010010100000

.logic_tile 5 18
000010000000010111100111100101111000000011111000000000
000001000000100000100011100000101100000011110000001100
000000000000000101000010110011001000001100111000000000
000000000000000000100110100000101111110011000000000000
000000000001000111000111100101101001001100111000000000
000000000000100001000100000000001111110011000000000000
000000000000000000000011100101001001001100111000000000
000000000000001101000110110000101001110011000010000100
000000000000001000000000010101001001001100111010000000
000000000000000001000011000000001001110011000000000000
000000000000000011100000000001001000001100111010000000
000000100000000000000000000000101001110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000011100000001010110011000000100010
000000001100000000000111000101101001001100111000000000
000000000000000000000100000000101100110011000000000010

.ramt_tile 6 18
000000100010010000000000000000000000000000
000000010000100000000000000000000000000000
101000010000000000000000000000000000000000
000000010000100000000000000000000000000000
110010100000000000000000000000000000000000
010001000010000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000001
000000001100000000000011110000000000000000
000000000000000000000000000000000000000000
000000000000001001000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
110000000000010000000000000000000000000000
010000000000100000000000000000000000000000

.logic_tile 7 18
000000000001100000000000010000000000000000001000000000
000000000001010000000010000000001011000000000000001000
011010000001010000000000010000001010001100111100000000
000001000000101001000010000000011100110011000000000000
000010000000000000000010100000001000001100111100000000
000001000000000000000100000000001001110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000001000000000001100000000101101000001100111100000001
000000100000000000000000000000000000110011000000100010
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010100000
000010000000000000000110000000001001001100111110000001
000001000000000000000000000000001001110011000000100001
010010100010000000000110000111101000001100111100000000
010000001110000000000000000000100000110011000010100000

.logic_tile 8 18
000001000000000000000000010101100000000000001000000000
000010100110000000000010000000000000000000000000001000
011000000000010001100000000000011000001100111100000000
000000000001111101000000000000001100110011000010000010
010000001100100000000111100000001000001100111100000000
110000000000000000000100000000001001110011000000100010
000000000110000101000000000000001000001100111100000000
000000000000001101000000000000001101110011000000000010
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000100010
000001000000001000000110000000001001001100111100000010
000000000000000001000000000000001000110011000000100011
000001000011000000000000000111101000001100111100000010
000000100000100000000000000000100000110011000000000011
010000000000000000000000010000001001001100111100000000
110000000000000000000010000000001101110011000000000011

.logic_tile 9 18
000000000000000000000000000000011010000100000100000001
000010100000000000000000000000010000000000000001100011
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000010000000000000010000101
000000001100000000000000000001100000000000000100000001
000000000000000000000000000000000000000001000001000101
000000000000000000000000010101000000000000000110000001
000000000000000000000011100000000000000001000011000000
000010000001110000000000001000000000000000000100000001
000000000000110000000000000101000000000010000011000011

.logic_tile 10 18
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001101100010100011100001000000001000000000
000000000000000101000111100000001100000000000000000000
000000000110000001000000000001100001000000001000000000
000000000000000000100000000000101111000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000001111000010100000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001111000000000000001111000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000001111000000000000001110000000000000000000
000010100000000000000110110101100001000000001000000000
000001000000000000000010100000101110000000000000000000
000000000000001101100010010001100001000000001000000000
000000000000000101000110100000101111000000000000000000

.logic_tile 11 18
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000111100001000000001000000000
000000001110000000100000000000101010000000000000000000
000000000000000000000000000011101001110011001000000000
000000001110000000000000000000101111001100110000000000
000000000000000000000000000000001000110011001000000000
000000000000001101000000000000001100110011000000000000
000000000001010101000000000111001000110011001000000000
000000000000100101000000000000001100001100110000000000
000000000000000000000010100111001000101010101000000000
000000000000000101000000000000100000101010100000000000
000000000000101000000010100000001001110011001000000000
000000000000011111000000000000001100110011000000000000
000000000000000101000111100111101000101010101000000000
000010100000000000000100000000000000101010100000000000

.logic_tile 12 18
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001101000001000000000010000000
000000000000000000000100001001001010100110010000000000
000000000000000001100000000101111000101010100000000000
000000000000000000100000000101010000111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000101111000010001010000000000
000010000000000000000000000000011010010001010001000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000001111010000100100000000100
000000001000000000000000000000101010000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000010000000000000000000000000000
000000010000100000000000000000000000000000
101000010000000000000000000000000000000000
000000010000100000000000000000000000000000
110010100000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000001000000000000000000000000000
000000000000000111000000000000000000000000
000000000000000000000111100000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000111111110000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000000000000000000
000000000000000101000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000011101101001001100110000000000
000000000000000000000011101001001011100101100000010000
000000000000000000000111100101000001001001000000000000
000000000000000000000010110000101001001001000000000000
000000000000001000000010100000000001010000100000000000
000000000000001111000110111001001010100000010000000000
000000000000001101000010100000000000100110010000000000
000000000000000111100100000101001011011001100000000000
000000000000000000000000000101001010000001010000000000
000000000000000000000000000000100000000001010000000000
000000000000000000000000001000011000010101010000000000
000000000000000000000000000101010000101010100000000000
000000000000000000000000000001100000111111110000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000000001011010101010100000000000
000000000000000000000000000000100000101010100000000000

.logic_tile 4 19
000000000000000101000010100000000001000000001000000000
000000000000000000100110110000001001000000000000001000
000000000000000000000111000101111001110011001000000000
000000000000001101000110110000111011001100110000000000
000001000000000111000000000001101000110011001000000000
000000100000000000000000000000101010001100110000000000
000000000000000000000111000001101001110011001000000000
000000000000000000000111110000001001001100110000000000
000000000000000000000000000001001000101010101000000000
000010000000000000000011100000100000101010100000000000
000000000000000000000000000001001000101010101000000000
000000000000000000000000000000100000101010100000000000
000001000000000000000000000001001000101010101000000000
000000100000000000000000000000000000101010100000000001
000000000000000000000000000011001000101010101000000001
000000000000000000000000000000100000101010100000000000

.logic_tile 5 19
000000000000000000000111100101101001001100111000100000
000000000000000000000100000000001110110011000010010000
011000000000000000000000000101001001001100111000100000
000000000000000000000000000000101101110011000001000000
000000000000000000000111110000001000111100001000000000
000000001010000000000011110000001111111100000001000100
000001000000000000000000000000001000000011110000000000
000010000000001111000000000000000000000011110000000000
000000000000000000000000000000000001001111000000000000
000000000110000000000000000000001101001111000000000000
000000000000000000000010100000001110000100000100000000
000000000000000000000110110000000000000000000000000000
000001000000000111000011100101000000000000000100000000
000000100000000000000100000000100000000001000000100001
000000000000000101000000000000000000010110100000000000
000000001110000000100000001001000000101001010000000000

.ramb_tile 6 19
000000000000000011100111000000000000000000
000000010000000000100100001111000000000000
011000000000101011100011100000000000000000
000000001110001111000000000011000000000000
010000000000000011100011101000000000000000
110000000000000000000000001111000000000000
000010100000000001000111001000000000000000
000001000000010000000100000001000000000000
000000000000000111100000001000000000000001
000000000000000000000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001001000000000
000000000000000000000011100000000001000000
000000000000000000000100000101001000000000
010000000000000000000111011000000001000000
110000001110000000000111001001001111000000

.logic_tile 7 19
000000000000001000000000000000001000001100111110100000
000000000000000001000000000000001000110011000000010010
011000000000000000000000000111001000001100110100100000
000000000000000000000000000000000000110011000000100011
000000000001110000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000111000000000101000000010110100100100000
000010100000000000100000000000100000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000010111001000001100111100100001
000000000000000000000011010000000000110011000000010010
011010000000000000000000000101001000001100110100100001
000001000000000000000011110000000000110011000000000110
010001000000000001100000000000000000000000000000000000
010000100100000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000011
000000000101001000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000001000000000000111100001100000010000000000
000000000000000001000000000000101001100000010000000000
110000000000001000000000010000000000000000000000000000
010000001110000001000010100000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
011000000000000000000000000101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000111000000000011110000001000111100001000000010
000000000000100000000011100000000000111100000000000001
000000000000000000000110000101100000000000000110000101
000000000000000000000100000000100000000001000010000100
000000000000001000000000000111000000000000000110000100
000000000000000101000000000000000000000001000001000010
000000000000001111100000000011000000000000000100000010
000000000000001111000000000000100000000001000001000110
000000000000100000000000000000011100000100000100000000
000000000000010000000000000000000000000000000000000001

.logic_tile 10 19
000000001010100000000000000001100001000000001000000000
000000000001000000000000000000101101000000000000010000
011000000000001000000110000011000001000000001000000000
000000000000001011000100000000001010000000000000000000
000000001100010111000000000111001100000011111000000000
000000000000100000100000000000100000000011110000000000
000000000100001111000000000001101000111100001000000000
000000000000000101000000000000000000111100000000000100
000000000000001101100000001111101000000001000100000000
000000000000000101000011100101001101000000000000000000
000000000000001101100000010000000001001111000000000000
000000000000000101000010000000001100001111000000000000
000000000000000000000000010000000000000000000100000001
000000000000000000000010000101000000000010000010000010
000000000000000000000000000011111001110011000000000000
000000000000000111000000000000001100001100110000000000

.logic_tile 11 19
000000000000000000000000000000001000110011001000000000
000000000000000000000010110000001001110011000000010000
011000000000001000000000010000001000111100001000000000
000000000000000001000010010000000000111100000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010010000001000001111000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000101100011100011000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000101000110100000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000001100000111111110000000000
000000000000000000000000001101100000101001010000000001

.logic_tile 12 19
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
011001000000000000000000000000011110000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010100000001101000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000101100010100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100011000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 13 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010100111000001000000001000000000
000000000000000000100110110000001110000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010110000101101000000000000000000
000001000000000000000000000011100001000000001000000000
000010100000001101000000000000101001000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000010000000001010000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000001111000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000001111001110000000000
000000000000000000000000000111001110010000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001000011100101100010010000000
000000000000000101000000000101001100011100100000000000

.ramb_tile 19 19
000000000000000000000000001000000000000000
000000010000000000000000001111000000000000
011000000000000000000111101000000000000000
000000000000000000000100000011000000000000
110000000000000000000000010000000000000000
110000000000000000000011111011000000000000
000000000000000000000010000000000000000000
000000000000000000000100000111000000000000
000000000000000000000000000000000000000000
000000000000000000000010010111000000000000
000000000000000101100000001000000001000000
000000000000000001100000000111001111000000
000000000000001011100010001000000001000000
000000000000001011000000000111001011000000
110000000000001011100111010000000001000000
010000000000000011000011001101001001000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000010100111100000001100111000100001
000000000000000000000100000000001101110011000000000000
000000000000000011100000000101101001001100111000100000
000000000000000000100000000000001011110011000000000010
000000000000000101000000000101001001001100111000000000
000000000000001101100010110000001011110011000000000010
000000000000000101000010100111001000001100111000000000
000000000000001101100110110000001011110011000000000010
000000000000000000000000000101101000001100111000000000
000000000000000101000010100000001100110011000000000010
000000000000000000000011100111101001001100111000000000
000000000000000001000100000000101111110011000000000010
000000000000000101000000000001001001001100111000000000
000000000000000000000000000000101100110011000000000010
000000000000000000000010101101001001110011000000000000
000000000000000101000010101011001000001100110000000010

.logic_tile 4 20
000000000001000000000011100000001000111100001000000000
000000000000000000000100000000000000111100000000010000
011000000000000000000000000101100000010110100000000000
000000000000000111000000000000000000010110100000000000
000001000000000000000000000000001000000011110000000000
000000001010000000000000000000010000000011110000000000
000000000000000001100011100000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000111000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010000000000011100011100000000001001111000000000000
000001000000000000100000000000001101001111000000000000

.logic_tile 5 20
000000001100001000000000000101100000000000001000000000
000000000000001011000000000000101000000000000000001000
000000000000000000000111010111011111000011111000100000
000000000000000000000110100000001111000011110000000000
000000000001000111000010000001100001000000001000000000
000000000000101111000111110000101001000000000000000000
000100000000000000000000000101000000000000001000000000
000100001100000000000010100000001100000000000000000000
000000000000000001100000010101000000000000001000000000
000000000000000000100010010000101101000000000000000000
000000001100000001100000000111000000000000001000000000
000000000000001001100000000000101010000000000000000000
000000000000000001100110000111100000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000001111000000000011100001000000001000000000
000000000000001001000010000000001100000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101010010000000000000000000000000000000000
000001011100000000000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000100000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000010
000000000000000000000000000000000000000001
000000000000000000000000000000000000000000
000000001110000001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000001100000000000001000000000
000000000000001111000000000000000000000000000000001000
000010100000000111000000010101100001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001010111100111110101100000000000001000000000
000000000000000000100110000000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000011000001000010101011000101
000000000000000011000000000000101001000001010011100000
000000000000000111000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000

.logic_tile 8 20
000001000000000000000000000111100001001100111000000000
000010100000000000000000000000001001110011000000000000
000000000000000000000000000111001001001100111000000000
000000001010000000000010100000101111110011000000000000
000010100000000000000000000011001001001100111000000000
000001000001010000000000000000001011110011000000000000
000000000000000000000110000011001001001100111000000000
000000000110000000000000000000101101110011000000000000
000000000000000101100000010011101001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000101100110100000001000001100111000000100
000000000000001001000000000000001111110011000000000000
000000000000000000000110100000001000111100001000000000
000000100000000000000010000000000000111100000000000001
000000000000001000000111010011111110010101010000000000
000001000000000101000110100000010000010101010000000000

.logic_tile 9 20
000000000000000000000000000111011010010101010000000000
000000000000000000000000000000110000010101010000000000
000001000000100000000000001000000000100000010000000000
000000000000000000000000001011001111010000100000000000
000000000000000000000000000111100001100000010000000000
000000000000000000000011100000001101100000010000000000
000000000000000000000000001000001100101000000000000000
000000001000000000000010100111010000010100000000000000
000000000000000000000000010000011110001100110000000000
000000000000000000000011010000001101001100110000000000
000000000000000000000010011000000000100000010000000000
000000001010000000000111011011001011010000100000000000
000000000000000000000000000011101110010101010000000000
000010101110000000000011100000110000010101010000000000
000000100000001000000000000000000001011001100000000000
000001000000001011000000001101001101100110010000000000

.logic_tile 10 20
000000001000000111000011100111001101000011111000000000
000000001100000000000000000000001000000011110000001010
000000000000001011100000010101101001001100111000000000
000010001000001111000010010000001100110011000000000000
000000000000000000000110010101001000001100111000000000
000000000000000000000110010000101100110011000000000000
000000000000000101000000000011101001001100111000000000
000010000000000000000000000000101101110011000000000000
000000000001000101100110100001001000001100111000000000
000000000000101111000000000000101011110011000000000000
000000000001011001000010010011101000001100111000000000
000000000100010101000010100000001000110011000000000000
000000000000001000000000000001101001001100111000000000
000010100000000001000000000000001001110011000000000000
000010000010000001100000000111101000001100111000000000
000000000000000000100000000000001101110011000000000000

.logic_tile 11 20
000000000000101000000000010000000000000000000000000000
000000000001011001000010000000000000000000000000000000
011001000000001000000110000000000001000000100100000000
000000000000001001000100000000001100000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000001100000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000000101000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000101000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 12 20
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000000000000000001101011010111100001100000000
000000000000001001000000000101000000000011110000000000
010000000000000001100010100011001001001100111000000000
110000000000000000000100000000001000110011000000000001
000000000000000101000000000000001000001100111000000000
000000000000001101100000000000001111110011000000000000
000000000000000111100000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001101100000010000001001001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000000000000000010000001001001100111000000000
000000100000000000000010100000001100110011000000000000
000000000000000000000110100011101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 13 20
000000000000000000000110100011000000000000001000000000
000000000000000000000000000000000000000000000000010000
111000000000000101100110110000001000111100001000000000
000000000000001101000010100000000000111100000000000000
110000000000000000000010100111101000110100010100000000
110000000000000000000100000000011011110100010000000000
000000000000001101000010100000000000000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000101000000000111111011111000100100000000
000000000000000000100000000000011001111000100000000000
000000000000000000000000001101100001101001010100000000
000000000000000000000000000001001110100110010000000000
000000000000000000000010100111111001110100010100000000
000000000000000000000100000000011011110100010000000000
000000000000000000000000001001100001101001010100000000
000000000000001101000000000101001110100110010000000000

.logic_tile 14 20
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000100000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000001111100000111111110000000000
000001000000000101000000001101000000000000000000000000
000000000000000000000000001000001100010110110000000000
000000000000000000000000001011001111101001110000000000
000000000000000000000000001111100001001111000000000000
000000000000000111000000001101001110011111100000000000
000000000000000000000111000000001100110011000000000000
000000000000000000000111100000001111110011000000000000
000000000000000000000000000011111010101010100000000000
000000000000000101000000000000010000101010100000000000
000000000000001101100010100001000000011001100000000000
000000001110000101000000000000001010011001100000000000
000000000000000001000110110000000000100000010000000000
000000000000000000000011101111001110010000100000000000
000000000000000101000000000001011100110100010000000000
000000000000000101000000000000001010110100010000000000

.logic_tile 4 21
000000000000000101000000001001000000011111100000000000
000000001000000000100010111011001011010110100000000000
000000000000000000000000000011101010101010100000000000
000000000000000000000000000000110000101010100000000000
000000000000000000000010100111000000101001010000000000
000000000000001001000100000111100000000000000000000000
000000000000000001100000000111000000000000000000100001
000000000000000000000000001111000000111111110000000000
000000000000000000000000000111000000110000110000000000
000000000000000000000000001111101110001111000000000000
000000000000000101000010101111011101110011000000000000
000000000000000000000010100111111100010101010000000000
000000100000000101000010101000011100011111000000000000
000001000110000000000010100101011001101111000000000000
000000000000000000000110100000011110101010100000000000
000000000000000101000000000101010000010101010000000000

.logic_tile 5 21
000000000000000000000000000001100000000000001000000000
000000000110000000000000000000001101000000000000010000
000000000000000111000010100101100000000000001000000000
000000000000001101000100000000101010000000000000000000
000000000000000000000000010101001110000011111000000000
000000000000001111000010000000100000000011110000000000
000010100000001101000111001011101001000001000000100000
000001000000001011100010110101001111000000000000000001
000000000000001000000000011101111000011101110010000000
000000000000000011000011010011111100100010000000000000
000000000000001000000110001101111001001111100000000000
000000000000000011000000001001001011110111110000000000
000000000000001000000000001011100000010110100000000000
000000000000001001000000000111101100111001110010000000
000000001100000001100000001101111001110111010000000000
000000000000000000000011111001001011001000100000000000

.ramb_tile 6 21
000000000000001000000111000000000000000000
000001010010100111000010010101000000000000
011000000000001000000000000000000000000000
000000000110000111000000001101000000000000
010000100000000011100000000000000000000000
010000000000000111100011110011000000000000
000000000000001011100000011000000000000000
000000000100000011000011101101000000000000
000000000000001000000000001000000000000010
000000000000100111000000000001000000000000
000010100001011000000010000000000001000000
000001000000100111000000001001001010000000
000000100000000000000000000000000001000000
000000000000000000000000000001001010000000
110000000000000000000000001000000000000000
010000001100000000000000001011001010000000

.logic_tile 7 21
000000000001001000000000010101000000000000001000000000
000000000000001011000011100000100000000000000000001000
000000000100000000000000000001000001000000001000000000
000000000100000000000010100000001011000000000000000000
000000000000000000000111110101100000000000001000000000
000000000000000000000111010000101011000000000000000000
000010100000011011100011100101100000000000001000000000
000001000100100111100010100000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001011000000000000000000
000001000001000000000000000011000001000000001000000000
000000101110100000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000100000000000000000101001000000000000000000
000010100000010000000000000001100001000000001000000000
000000000000100000000000000000101010000000000000000000

.logic_tile 8 21
000000000000001101000000000111000001001100111110100000
000000000000001001000000000000101100110011000011000011
011000000000000000000000000101101001001100111110000000
000000000000000000000000000000101100110011000001000011
000000000000000000000010100111001000001100111110000000
000000000000000101000010100000001000110011000011000010
000000000000000000000111100000001000001100111110100000
000000000000000101000100000000001010110011000001000000
000000000000000000000000000001001000001100111110000000
000000000000000000000000000000000000110011000010000010
000010100000001101000000000000001000001100111111000000
000000000001001111000000000000001011110011000010000010
000000000000000000000000000000001000001100111110000000
000000000000000001000010000000001011110011000010000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001010110011000000000000

.logic_tile 9 21
000000000000000001100000000111000001000000001000000000
000000000000000000000000000000001101000000000000001000
000001000000001000000111100111111000000011111000000000
000000000000000011000010110000011000000011110000000100
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001101000010100001100001000000001000000000
000000000100001111100100000000001001000000000000000000
000000000000000011100010100111000001000000001000000000
000000000110000000000000000000101010000000000000000000
000000000000010101000000000111100000000000001000000000
000000000000000101000010110000101101000000000000000000
000000000000001000000010100011000001000000001000000000
000000000000000011000110100000001100000000000000000000
000000100000000101000111000101100001000000001000000000
000011000100000000100000000000101100000000000000000000

.logic_tile 10 21
000000000000000001000000000001101001001100111000000000
000000000000000000100000000000101010110011000000010000
000000000100000001100110000101001001001100111000000000
000000000000000000100100000000001000110011000000000000
000000001110000011100000010000001001111100001000000000
000000000000001001000010000000001100111100000000100000
000000000000000001000000010000001000000011110000000000
000000000000000000000011010000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000001000000000000000011100110011000010000000
000000000000001011000000000001001010001100110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011001111111110110010000001
000000000000000000000000001101011011111111110000000011

.logic_tile 11 21
000000001000001000000000000011000000001100111000000001
000000000000000101000000000000001110110011000010000000
000010000000011000000000000111101000001100111000000000
000001000000101011000000000000101111110011000010000001
000000000110000000000000000011001001001100111000000000
000000000001010000000000000000101111110011000000000001
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001110110011000000000101
000000000000100001000110000011001001001100111000000001
000000000000010000000100000000001110110011000000000001
000010100000000000000110000001101001001100111000000110
000001000000000000000100000000001111110011000000000000
000000000110000001100000010011101000001100111000000110
000000000001000000100010010000100000110011000000000000
000000000010001001100010010001001000001100111000000110
000000000000001001100010010000000000110011000000000000

.logic_tile 12 21
000000000001010101000000010000001000001100111000000000
000000000000101101000010010000001000110011000000010000
111000000000001001100110011111001000101101110100000000
000000000000001001100110000111001100001000010000000000
110001000000000001100000011011011010000010000000000000
110010000000000000100010000001011000000000000000000000
000000000000000000000110011000001010101011010000000000
000000000000000000000010010111001111010111100001000000
000000000110000001100011100011000001000110000000000000
000000000001000000000010100000101001000110000001000000
000000000000000000000000000000011110000011110100000000
000001000000000000000000000000000000000011110000000000
000000001000000101000110001001001011000000000000000000
000000000000000000000011101101011110000100000000000000
000001000000001001100000001001001101000010000000000000
000010100000000001000000001001111000000000000000000000

.logic_tile 13 21
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101100000000111000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000101000010100001001001001100111000000000
000001000000100101000010100000101101110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000010000101101001001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000001100010000101101000001100111000000000
000000000000000000100100000000001111110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101011110011000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000001011110000000000000000000000000000000000000000
000000001100110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000110000111000000000000000000000000
000000011100000000100000000101000000000000
011000000000000111000111001000000000000000
000000000000000000100100000111000000000000
110000000001110111100000010000000000000000
010000001110110000000011110111000000000000
000000000000000000000010011000000000000000
000000000000000000000011000001000000000000
000000000001010000000000011000000000001000
000100001100100000000011001111000000000000
000000000000000000000000000000000001000000
000000000000000001000000000001001011000000
000000000000000111100111100000000001000000
000000100000000000100100001111001011000000
110000000000001000000111101000000000000000
010000000000000111000100001001001011000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000001011111100100110010000000000
000000000000000000000000001011101100001100110000000000
011000000000000000000000000111011101011110110000000000
000000000000000000000000001111101100011011110000000000
000000000000000000000000001011101101011111100000000000
000000000010000000000000000011011101110011110000000000
000000000000000000000000001011101100110111010000000000
000000000000000000000000000011011101001000100000000000
000000100000000101100110111111001100110111010000000000
000001001010000101000010100011101111001000100000000000
000000000000001101100110110011101100011111110000000000
000000000000000101000010100011011101011011010000000000
000000000000000000000110111000000000000000000100000000
000000000000000000000010100111000000000010000000100000
000000000000000011100000001011101101011110110000000000
000000000000000000100000000011101101011111010000000000

.logic_tile 5 22
000000000000001111100011100001011000000011111000000000
000000000000000001000110010000011000000011110001001000
000000000000000000000010110101101000001100111000100000
000000000000000000000111100000101111110011000000000000
000000000000000000000010100001001000001100111000000000
000000001010000001000100000000101001110011000000000000
000000000000001000000011100011101000001100111010000000
000000000000001111000110110000101101110011000000000000
000000000000000000000010000101001000001100111010000000
000000000000000000000100000000001011110011000000000000
000000000000000111000000000111001001001100111010000000
000000000000000000000010000000101010110011000000000000
000000000000000000000111110101101001001100111000000000
000000000000000000000011010000101110110011000000000000
000010100000000001000000000001101001001100111010000000
000001000000000000000000000000101100110011000000000000

.ramt_tile 6 22
000000100000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011110000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000010111000000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 7 22
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010010
011010100000000000000110000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000001111111100110000000000
000000000000100000000000000000001001111100110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000001100000100000100000000
000000000001000000000000000000010000000000000000000000

.logic_tile 8 22
000000000000000000000000010101001000001100111100000000
000000000000000000000011000000100000110011000010010000
011010000000001000000010100111101000001100111100000000
000001000101000001000000000000000000110011000000000000
000000000000100111000000000000001000111100001000000000
000000000001000111100011100000000000111100000000000000
000000000000110000000000010000000000000000000100000000
000000100000000001000011100101000000000010000001000100
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000010000000000000000100100
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000100
000000000000100000000000000000011010000100000100000100
000000000001010000000000000000000000000000000001000000
000001000000000001000000000101011001101000110000000000
000010101010000000000000000000001011101000110000000010

.logic_tile 9 22
000000000000000000000000010011000001000000001000000000
000000000000000000000010000000001101000000000000010000
011000000001000000000000000111100001000000001000000000
000000000000100000000000000000101111000000000000000000
000000000000000011100000000000001110000011111000000000
000000000000000111100000000000001001000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000001010000100000100000001
000000000000000000000010100000000000000000000001100100
000000000000000000000000000101100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000010000000110100000000000000000000110000000
000000000000000000000011100101000000000010000010000110

.logic_tile 10 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000101110000000000000000000
000000000000000000000000000011101000110011001000000000
000000001000000000000000000000101111001100110000000000
000000000000000000000000000111001000110011001000000000
000000000000000000000000000000101101001100110000000000
000000000000000000000010100111101000101010101000000000
000000000001010000000010100000000000101010100000000000
000000000000000000000010100000001001110011001000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000111100000001000110011001000000000
000000000000000101000000000000001101110011000000000000
000000000000000101000000000111001000101010101000000000
000000000110000101000010100000000000101010100000000000

.logic_tile 11 22
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000010010100
000000000000010000000000000111001000001100111000000000
000000000000000000000000000000100000110011000010000001
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001111110011000000100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000001010000000000000000111001011101100010100100000
000000000000000000000000000000001000101100010000000010
111000001010000000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001000110011000000010000
111000000000001000000000000000001001001100110000000000
000000000000000111000000000011001010110011000000000000
110000000000001000000000001111101010101000000100100000
110000000000000101000010100101010000111110100000100000
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000010000000000100000
000000000110000000000011100000000000000000
000000000000001000000000000000000000000000
000000000000000111000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000111100000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000110110000001011110011000000000000
000000000000001101000000000001101000001100111000000000
000000000000001011000000000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000011100000010111001000001100111000000000
000000000000000000100011010000100000110011000000000000
000010000000001000000000000000001001001100111000000000
000001000000001011000000000000001110110011000000000000

.logic_tile 4 23
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001100000000000000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000001101000000000000010000000000000000100010
000000000000100000000010101000000000000000000100000000
000000000000000000000100000111000000000010000000100000
000000000000000101000000000011000000000000000100000000
000000000000000000100000000000100000000001000000100010

.logic_tile 5 23
000000000000001000000011100011101000001100111000100000
000000000000001111000100000000001000110011000000010000
011000000000000000000000010111101001001100111000000000
000000000000000000000011110000101110110011000000100100
000001000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000011100010000000000001000000100100000000
000000000000000000100000000000001101000000000000000001
000000000000000101000000000000000001001111000000000000
000000000000000000100000000000001110001111000000000000
000000000000001111000111000001100000000000000100000000
000000000000000011000000000000100000000001000000000000

.ramb_tile 6 23
000000000000000111100000000000000000000000
000000010000000000100011100111000000000000
011000000000001011100000010000000000000000
000000000000001011100011010111000000000000
010000000000000000000010011000000000000000
010000000000000000000111011011000000000000
000000000000000000000111100000000000000000
000000000000000000000000001011000000000000
000000000000000000000010000000000000000000
000000000000100000000100001101000000000000
000000000000000000000000010000000001000000
000000000000000000000011000001001110000000
000000000000001111100000001000000001000000
000000000000001011000000001101001001000000
010000000000001000000000000000000001000000
010000000000000011000000001101001000000000

.logic_tile 7 23
000000000000000011100000001111100001111001110000000000
000000000000000000100000000001001100100000010000000010
011000000000001000000000000000000000000000100100000000
000000000000001001000000000000001000000000000000000001
000001000000100011100011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000000000000000000001000011010110100010000000000
000000100000000000000000000001001010111000100000000001
010011000000001000000000000101000000010110100000000100
110000000000001001000000000000100000010110100000000000

.logic_tile 8 23
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000001100010
011000000000000000000000000000001010000100000100100000
000000001010000101000000000000010000000000000010100110
000000000000001000000111001000001011110100010000000000
000000000000001011000000000001001010111000100000000001
000000100000100111100000000000000000000000000100100000
000001001010010000000000000011000000000010000000100110
000000000000000101100110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000001000000000000111001111000011111000100000
000000000000000101000000000000011101000011110000001000
000000000000010101000010100111101000001100111000000001
000000000000110000000000000000001011110011000010000000
000000000000000000000110110011001001001100111000000000
000000000000000000000011010000101111110011000000000100
000000000011010000000000000111001001001100111000000000
000000000000000000000000000000101110110011000000000100
000000000000000000000110000001101001001100111000000001
000000000000000000000100000000001100110011000000000000
000000000000001101100000010101001001001100111000000000
000000000000000101000010010000101100110011000000000001
000000000000001101100110110111101000001100111000000000
000000000000000001000010100000101000110011000000000001
000000000000011001100110110111001001001100111000000001
000000000110001101100010100000001001110011000000000000

.logic_tile 10 23
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
011000000000000000000000000000000001001111000000000000
000000000000000000000011100000001111001111000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000010000000000000011000000010110100000000000
000000000000100000000000000000000000010110100000000000
000000000000001000000000000000011100000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000001101100110100111000000010110100000000000
000000000000000101000000000000100000010110100000000000
000000000000000000000110101000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000010100011000000101001010000000000

.logic_tile 11 23
001000000000000111100011100000001100000100000100100000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000000
000000000000000111000000000000000001000000100100000000
000000000001010000000000000000001011000000000000000000
000010100001010000000111000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000000000000000000000011110000100000100000001
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000111000111001000000000000000000100000000
000000000000000001100000000111000000000010000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000100000001000000000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000001110000000000010100000000000000000001000000000
000000000000100000000100000000001100000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010110000001111110011000000000000
000000000000100101000000000101101000001100111000000000
000000000001001101100010110000000000110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000010000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000010000001001000001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000001000000000000000001001001100111000000000
000000000000000011000000000000001011110011000000000000

.logic_tile 14 23
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000000000111000101100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000010010111100000000000001000000000
000000000000000000000111000000100000000000000000000000
000000000000000101000000010011100000000000001000000000
000000000000000000100011000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000000000010100000001000111100001000000000
000000000000000000000110110000000000111100000000000001

.logic_tile 15 23
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000001010000000000001000000000000000
000000010000100000000000000111000000000000
011001000000000000000000000000000000000000
000100001000001111000000001011000000000000
010000001010000000000111101000000000001000
110000000000000000000000000011000000000000
000000000000000111000000001000000000000000
000000000000100000000000000111000000000000
000000000000000011100111000000000000000000
000000000000000000100111110111000000000000
000000000000001111100000000000000000000000
000000000000000011100000000011000000000000
000000000000100111100000000000000001000100
000000000000010000000000001011001010000000
010000000000000111000000011000000001000000
010000000010001111000011001111001100000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000010100001101000001100111000000000
000000000000000000000000000000100000110011000000010000
111000000000000000000010100111001000001100110000000000
000000000000000101000100000000000000110011000000000000
010000000000000000000010000000011101000111010100000000
110000000000000000000110101011011011001011100000000000
000000000000000101000010101101101100010110100100000000
000000000000000000000010100011010000101010100000000000
000000000000000000000000000101100001011111100100000000
000000000000000000000010101011101101000110000000000000
000000000000000101100110110011011001110100010100000000
000000000000000000000010100000101110110100010000000000
000000000000000101000110110001000000101001010100000000
000000000000000000000010101111101101011001100000000010
000000000000001000000000000011000000100000010100000000
000000000000000101000000001101101111110110110000000010

.logic_tile 4 24
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001101000000000000001000
111000100000000101100110110111011100110011001100000000
000001000000000000000010101101011000001100110000000000
110000000000000011100000000001101000001100111000000000
110000000000000000100010110000100000110011000000000000
000000000001010000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000001100111000001001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101000000000101001001001100111000000000
000000000000001101100010110000001111110011000000000000

.logic_tile 5 24
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000001000
000000000000001000000000000111000001000000001000000000
000000000000000011000011110000001010000000000000000000
000000000000001111100000010101100000000000001000000000
000000000000001111100011110000100000000000000000000000
000000000000001000000111110001000000000000001000000000
000000000000000011000011010000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100000000000000001000000001000000000
000000001000000000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101010010000010000000000000000000000000000
000001010000100000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000010010000000000000000
000000000000000000000000000000000000000000
000000000000000001000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000110010111100000000000001000000000
000000000000000000000011110000001110000000000000001000
000000000000000000000000000101011010000011111000000000
000000000000000000000010110000011011000011110001000000
000000000000001001100110000111011011000011111010000000
000000000000001001000110000000101101000011110000000000
000000100000000111100010110101111000000011111010000000
000001000000001101100111100000011001000011110000000000
000000000000001000000000000101100000000000001000000000
000000000000000011000000000000101001000000000000000000
000000000001001001100010001101001001101010101000000000
000000000000100011000110001011111100010101010000000000
000000000000000011100000010101000001000000001000000000
000000000000000000000010000000001100000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000001000011000000001111000000000000000000

.logic_tile 8 24
000000000000000011100010110000000001000000001000000000
000000000000000101100011000000001000000000000000001000
000010100000100000000000010001000000000000001000000000
000000000000000111000011010000100000000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000100010000000001001000000000000000000
000000000010100000000000000111000001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000101010000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 9 24
000000000000000101000000000011001000001100111000000000
000000000000000000100010110000101110110011000000010000
000000100000101101000000000011101001001100111000000000
000001000000000011100000000000001100110011000000000000
000000000000000101000010100000001001111100001000000000
000000000000001101000100000000001000111100000000000010
000000000000000000000000000000001000000011110000000000
000000000000001101000000000000000000000011110000000001
000000000000000000000110100001011010000111100000000000
000000000000000000000000001101001001001111110000000000
000001000000001101000000000101001011011010010000000000
000000000100000101100000000000101000011010010000000000
000000000000000001100000000001001010000000010000000000
000000000000000000100000001001001010100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000001000000000001100000001111000000101001010000000000
000010100000000000100000000011100000000000000000000000
000000000000000000000000010011001110010111100000000000
000010000000010000000010101011001111001011110000000000
000000000000000000000000010011001110110101000000000000
000000000000000000000010010011011110001010110010000000
000001000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000001100010100001000000010110100000000000
000000000000001101100100000000000000010110100000000000
000000000000100000000000000011011000000011100000000000
000000000000001101000000000000011111000011100000000000
000000000001000101000000000111001100001000010000000000
000000000000000000100010110011111110000000000000000000
000010100000000000000000000011101110001000000000000000
000000000000000000000000001011001111010000000000000000

.logic_tile 11 24
000000000000000000000111010001100001010000101000000000
000000000000100000000111011001001010001001000010100001
000000000000000111100111000101101001001100111000000000
000000001010000000000000000000101111110011000000000000
000000000000000011100111010101001000001100111000000000
000000001000000001100010100000001111110011000000000000
000000000000000011100111000101001000001100111000000000
000000000000000001100100000000101011110011000000000000
000000000000000000000111000101101001001100111000000000
000001000000000000000000000000001101110011000000000000
000000000000010000000000000111001001001100111000000000
000000000000000000000010110000001001110011000000000000
000000000000000011100110100011001000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000011100000000111101000001100111000000000
000000000000000000000010000000001001110011000000000000

.logic_tile 12 24
000000000000001000000000000000000000011001100000000000
000000000000000011000000000001001111100110010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000111100000011001100000000000
000000000000000000000000000000001110011001100000000000
000010100000000000000000000000000000110110110000000001
000000001010000000000000000001001111111001110000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000110000111101010101010100000000100
000001000000001111000000000000010000101010100000000000
000000000000000001000000001000000000001001000000000000
000000000000001111000000000111001011000110000000000100

.logic_tile 13 24
000000000000000000000010110000001000001100111000000000
000000000000000000000010000000001111110011000000010000
111000000000000101000110000000001000001100110000000000
000000000000000101000000000011000000110011000000000000
110000000000000000000000001000011111111001000110000000
010000000000000000000010100001001010110110000000000000
000000000000001101000010101001011111000010000000000000
000000000000000001100000001001101010000000000000000000
000000000000000101000110100111001011101100010100000100
000000000000000000000010100000111010101100010000000000
000000000000000101100110100000011010110001010100000100
000000000000000000000000001001001101110010100000000000
000000000000000000000010111000011101111001000110000000
000000000000000000000010101101011010110110000000000000
000000000000001001100000001000011011110001010110000000
000000000000000101000000000001001100110010100000000000

.logic_tile 14 24
000000000000000011100000000111000000000000001000000000
000000000000000000100010110000100000000000000000001000
111000000000000101000000011101001100110011001100000000
000000000000000000100010100011011100001100110000000100
010000000000000011100000010101101000001100111000000000
010000000000000000100010100000000000110011000000000000
000000000000001101100110100101101000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000001100000000101001000001100111000000000
000000000000000000000010110000101010110011000000000000
000001000000000101000000000101101000001100111000000000
000010100000000000100000000000101000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010110000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000010000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000100000000000000000000
010000000000000000000000000000000000000000
110000001010000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000001100010100001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000101000010110101100001000000001000000000
000000000000000101000010000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010100000101011000000000000000000
000010100000001001100111000101100001000000001000000000
000000000000000001000010100000101000000000000000000000
000000000000000011100000000101101000000011111000000000
000000000000000000100000000000010000000011110000100000
000000000000000000000110000101111000000011111000000000
000000000000000000000000000000000000000011110000100000
000000100000000000000110100011001011000011111000000000
000000000000000000000000000000011001000011110000100000
000010000000000000000000000101101111000011111000000000
000001000000000000000000000000111101000011110000000000

.logic_tile 4 25
000000000000001001100111110001001001001100111000000000
000000000000000001000111110000101011110011000000010000
111000000000000000000000000011001000111000100100000000
000000000000000000000000000001101100010001110000000000
010000000000001101000011110111100000010110100000000000
010010000000000111000110001101000000000000000000000010
000000000000000001100110110001001100010011100100100000
000000000000000000000010000000001011010011100000000000
000000000000101001100110011101111110000001000000000000
000000000000001001100110000101111010000000000000000000
000000000000001000000110010111011100000000000000000000
000000000000001001000110010001101111100000000000000000
000000000000000101000110011011101101000100000000000000
000000000000000000100010011011111110000000000000000000
000000000000001001100000010111000000110110110000000000
000000000000000001100010100101001011110000110010100000

.logic_tile 5 25
000000000100000000000010100001100000000000001000000000
000000000000000000000100000000101110000000000000010000
111000000000000000000011100000001000111100001000000000
000000000000000000000100000000000000111100000010000000
110000000000000000000000000000001000000011110000100000
110000000000000000000000000000010000000011110000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000001000000000000000000101000000101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011100101100000010110100110000000
000000000000000000000100000000100000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000001000000000000000
000000010000000000000010011101000000000000
011010100000000000000000010000000000000000
000001000000000000000011000101000000000000
010000000000001011100010011000000000000000
010000000000001011000011011001000000000000
000000000000001001000010000000000000000000
000000000000000011000011101011000000000000
000000000000000000000010000000000000000010
000000000000000000000000001101000000000000
000000000000011000000000000000000001000000
000000000000001111000000001101001010000000
000000000000100000000000001000000000000000
000000000000000001000000000101001010000000
110000100000000000000000000000000001000000
010001000000000000000000000111001011000000

.logic_tile 7 25
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000001101000000000000010000
011010100000000101000000010111100001000000001000000000
000000000000000000100011110000001000000000000000000000
000000000000000000000000000000011010000011111000000000
000000000000000000000000000000011001000011110000000000
000010000001010000000000000000001000111100001000100000
000000000000001101000010110000000000111100000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000010000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000100100000000
000000100001011011100000000000001110000000000000000000
000011100000010101100000000001100000000000000100000000
000000001100000000000000000000100000000001000000000000

.logic_tile 8 25
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001001000000000000010000
011000000000000011100000010111100000000000001000000000
000000000000000000100011000000001010000000000000000000
000000000000000000000111001101101001000001000100000000
000000000000000111000100001111001011000000000000000100
000000000000001000000011100000001010000011110000000001
000000000000001011000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111100000000001000000100100000001
000000000000000000000000000000001000000000000000000000

.logic_tile 9 25
000000000000000101000000000001100001001100111010000001
000000000000000101000000000000101000110011000000000000
000000100000001000000111010001101001001100111000000000
000001001100001011000111010000101011110011000010000000
000000000000000001000000000101101000001100111000000000
000000000000000000000000000000101010110011000000000001
000010100000010000000010000111001001001100111000000000
000001001100100000000011100000101011110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000100
000010100000010000000000000101101000001100111000000001
000000001100000000000000000000100000110011000000000000
000000000000000000000010000000001000001100111000000100
000000000000000000000000000000001000110011000000000000
000010100000010001000000000000001000001100111000000001
000001000000100000000000000000001000110011000000000000

.logic_tile 10 25
000000000000000101000110101001001010000011110000000000
000000000000000101000000000001010000111100000000000000
000000000000001101000010101001011101000000000000000000
000000000000000101000010100011001111100001000000000000
000000000000000101100000010111111100010101010000000000
000000000000000000000010100000000000010101010000000000
000000000000000000000000000001111000010100000000000000
000000000000000000000000000000010000010100000000000000
000000000000000000000000001111111100111111000000000000
000000000000000000000000000011101000000000110000000000
000000000000000001100000011000000001010000100000000000
000010100000001101100010010011001001100000010000000000
000000000000000000000000000001101000000011110000000000
000000000000000000000000000101010000111100000000000000
000000000000001000000000000011100000001001000000000000
000000000000001001000010110000101001001001000000000000

.logic_tile 11 25
000001000000000011100000000011001000001100111000000000
000010000000000000000000000000101011110011000000010000
000000000001000111000111010011101001001100111000000000
000000000000000000000111000000001000110011000000000000
000000000000000101000011100001001001001100111000000000
000000000000000000000000000000001110110011000000000001
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101000110011000000000001
000000000000000000000010101001001000001100110000000001
000000001000001101000100001111000000110011000000000000
000000000000010000000000000000001100110011000000000000
000000000000101101000010110000001111110011000000000000
000000000000001000000000011001101110010000100010000001
000000000000000101000010111001101010000100100010000000
000000000010000101000010100011000000000000000000000000
000000000000000000100100001111000000101001010000000000

.logic_tile 12 25
000000000000001101000010100001100000000000000100000000
000000000000000001100110110000100000000001000000000100
111000000000000101000011110001101000010000100000000000
000000001100000000100011000111111101010100000011000001
010000000000001000000010001001001111000000100010000000
110000000000000101000000001001101100101000010011000000
000000000001010001000010100001111010010000000010000000
000000000000101101000110110101111110010110000011000000
000000000000001000000110001011111010010000000000000001
000000000000000001000100001001001000101001000011000000
000000000001011001100000010001111101010100000000000001
000000000000001001100010010111111000010000100011000000
000000000001011000000000011101101111000000100000000000
000000000000100001000010011001101111101000010011000000
010000000000000000000110000001101100010000000000000000
110000000000000000000100001111101000010010100011000000

.logic_tile 13 25
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000001100010110101000000010110100100100000
010000000000000000100010000000100000010110100000000001
000000000000000000000000001101001010000000000000000000
000000000000000000000000001111011011000100000000000000
000000000001010101100110110000000000000000000000000000
000000000000110000000010100000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000011101011001101000010000000000000
000000000000000000000000001001101110000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 14 25
000000000000000001100000010011101000001100111000000000
000000000000000000000010000000001011110011000000010000
111000000000000111000000000101101000111000100100100000
000000000000000000000010100001001100010001110000000100
010000000110001000000110001000011111110010110000000000
010000000000000001000000001111001010110001110000000000
000000000000000101100000000000011010101000110100100000
000000000000000000000000000101001110010100110000000001
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000001111011101000110100000000
000000000000000000000000000000101000101000110001100010
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000111100000001001001111010000000000000000
000000000000000000100000000011011010010110000001000000
000000000000000111100000001101111100001000000000000000
000000000000000000100000001101011000001110000001000000
000000001000000111100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000001000000000100010010000000000000000000000000000
000000000000000000000000001111111110001000000000000000
000000000000000000000010100101011010001101000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000010101011000001001000000000100
000000000000000000000010101011101010000101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000

.ramb_tile 19 25
000000000000000111100000001000000000000000
000010110000001111100000000101000000000000
011000000001000000000000001000000000000000
000000000000000000000000000111000000000000
110000000000000000000000000000000000000000
110000001100000000000000000001000000000000
000000000000000111000000000000000000000000
000001000010000000000011111011000000000000
000011000000001000000111100000000000000000
000011000000001111000100000111000000000000
000000000000001000000000000000000000000000
000000000000001011000000001111000000000000
000010000000010111100010010000000001000000
000001000000100000100011110011001100000000
110000100000001011100000001000000000000000
110000000000001111000000001101001000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000111000000000001000000010110100000100000
000000000000000000000000000000000000010110100000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010001111000000000010000010000000
000000010000000000000000011000000000000000000100000000
000000010000000000000011010111000000000010000010100000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001110000000000010000000
000000010000000000000000010101100000000000000100000001
000000010000000000000011000000100000000001000000000000
000000010000001011100000000000001100000100000100000001
000000010000000011100000000000010000000000000010100000

.ramt_tile 6 26
000000000000000000000000010000000000000000
000000010000000000000011110000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000001000000000000000000000000000
000000010000000011000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000010000000000000000000000000000000000
010000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000010111100000000000001000000000
000000000000000000000011110000100000000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000000000000000000111001001110011001000100000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001000110011001000100000
000000000000000000000010110000001111110011000000000000
000000010000000000000000000101101000101010101000000000
000000010000000000000000000000100000101010100000000000
000000010000010000000110000011101000101010101000000000
000000010000100000000011110000100000101010100000000000
000000010000001000000000010000001000111100001000000000
000000010010000111000011100000000000111100000000000000
000010010000000000000000010000001000000100000100000000
000000011010000000000011100000010000000000000000100010

.logic_tile 8 26
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
011000000000011101100010100000011011110001010100000000
000000000000100111100000000101011010110010100010000000
000000000000100111000000001101100001111001110100000000
000000000001010001000000001101101111100000010000000100
000000000000001111000010110000000000000000000000000000
000000000000001011100011010000000000000000000000000000
000000010000000000000000001001100000100000010100000100
000000010000000000000000000001101000110110110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001111000111101010100000100
000000010000000000000000000101100000010100000000000000
010000010000000000000010000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000001000000010100011101000001100111000000000
000000000000000001000000000000100000110011000000010000
000000000000000000000010100000001001001100110000000000
000000001010000000000010100000001101110011000000000000
000000000000000101000000001000011000011010010000000000
000000000000000101000010100101011010100101100000000000
000000000000000101000111000000011001111000010000000000
000000000000000101000100000101011010110100100000000000
000000010000000000000000001000001001111000010000000000
000000010000000000000000000101011011110100100000000000
000000010110000000000010001101011010101001010000000000
000000010000000000000000001001000000111100000000000000
000000010000000000000000001101011010000011110000000000
000000010000000000000000001001000000111100000000000000
000000010000000000000000000001011000011010010000000000
000000010000000000000000000000011011011010010000000000

.logic_tile 10 26
000000000000000101000010100101000001001100111000000000
000000000000001101000010100000001011110011000000000010
000000000000000101000010100001001000001100111000000000
000000001010001101100100000000101001110011000000000010
000000001100000101000010100101101001001100111000000000
000000000000000101100110110000001010110011000000000010
000000000000000101000010100001001000001100111000000000
000000001010000101000010110000001000110011000000000000
000000010000000000000010100101101000001100111000000000
000000010000000000000100000000101011110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000001001110011000000000000
000000011110000000000000000001101001001100111000000000
000000010000000000000000000000001000110011000000100000
000000010000000000000000000000001000001100110000000000
000000010000000000000000001101001101110011000000000010

.logic_tile 11 26
000000000000000101000000010000011101000000110000000000
000000000000000000000010100000011011000000110000000000
000000000110000000000000011000001110000001010000000000
000000000000000000000011011111000000000010100000000000
000000000000001101100000010011000000110110110000000000
000000000000001001000010100000101010110110110000000000
000000000000000000000111100111101000010100000000000000
000000000001000000000100000000010000010100000000000000
000000010000000000000110101001001010010000000000000000
000000010000000101000100001001001100100001010010000000
000000010000000000000010000000011110101010100000000000
000000010001000000000000001101000000010101010000000000
000000010000000001000000000011000000011001100000000000
000000010000000000000000000000101010011001100000000000
000000010000000101100000010000001111110011000000000000
000000010000000000100010010000001111110011000000000000

.logic_tile 12 26
000000000000001101100110111111011000101010101000000000
000000000000001011000010100011011111010101010000000000
000000000000000101100111010001001000001100111000000000
000000000000000000000110100000001010110011000000000000
000000000000001001000000000101101000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000110110101101001001100111000000000
000000000000000111000011000000101011110011000000000000
000000010000000000000000000001001001001100111000000000
000000010000000000000000000000001110110011000000000000
000000010000000000000110000001101001001100111000000000
000000010000001111000110110000101101110011000000000000
000001011110001000000110100001101000001100111000000000
000000110000000001000000000000001001110011000000000000
000000010000000001100000000011101000001100111000000000
000000010000000000100000000000101001110011000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000111001101100000111111110000000000
000000000000000000000100001001100000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010111000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000000000010001011000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000111100000000000000000
000000010000000000000100000000000000000000
010000010000000000000000000000000000000000
010000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000010110100100000000
000000010000000000000000001001000000101001010000000000

.logic_tile 2 27
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
011000000000000000000000000000011010001100111100000000
100000000000000000000000000000011000110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110100101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000100000110011000000000000
000000010000001000000110010111101000001100111100000000
000000010000000001000010000000100000110011000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000001100001101001010100000000
000000000000000111000000001111001100011001100010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000101000000000101100000010110100110000000
000000010000000000000000000000000000010110100000000010
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000101100000000000000001000000001000000000
000000000000000111000000000000001010000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000000000000000001001000001100111000000000
000000000000000111000000000000000000110011000000000000
000000000000000101100000000001001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000010000000000000000000011101000001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000101000000000111101000001100111000000000
000000010000000000000000000000101010110011000000000000
000000010000000101100000000101001001001100111000000000
000000010000000000000010100000001001110011000000000000
000000010000000000000010100001001000001100111000000000
000000010000000000000010100000001111110011000000000000

.logic_tile 5 27
000000000000000001100000010000000000000000001000000000
000000000000000000000011100000001001000000000000001000
111000000000000101000010101000001000100101101100000000
000000000000000000100110110011011000011010010000000001
110000000000000000000000000111001000001100111000000000
010000001000000000000010110000101110110011000001000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000010110000000000110011000000000000
000000010000000101000000000000001001001100111000000000
000000010000000000100010110000001001110011000000000000
000000011010000001000000000000001001001100111000000000
000000010000000000000011110000001101110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001011110011000000000000

.ramb_tile 6 27
000000000000001000000000000000000000000000
000000010000001111000010010011000000000000
011000000000000011100111000000000000000000
000000000000000000100100000111000000000000
010000000000000000000010000000000000000000
010000000000000000000100000111000000000000
000000000000000001000000010000000000000000
000000000000000000000011111011000000000000
000000010000000000000010000000000000000000
000000010000001111000100001101000000000000
000000010000000000000000001000000001000000
000000010000000000000000001101001110000000
000000010000001011100000000000000001000000
000000010000001011100000000001001110000000
010000010000001101100000001000000001000000
110000010000001101100000001001001000000000

.logic_tile 7 27
000000000000000000000000001101100000100000010000000000
000000000000000000000000000111001010111001110000000000
011000000000000000000000000011111111110001010000000000
000000000110000000000000000000001110110001010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000011110000100000110000000
000000010000000000000000000000010000000000000000000000
000010010000001001000000000000000000000000000000000000
000000010000001001000010000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000001101100000000001101011101100010100000000
000000000000000101000000000000001011101100010000000100
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101101010111101010100000000
000000010000001001000000000101100000010100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000101000000000011100001101001010000000000
000000000000000101000000000001001000110000110000000000
000000000000000000000000010101111000011010010000000000
000000000000000111000011010000111000011010010000000000
000000000000001000000010011001000001101001010000000000
000000000000000011000010001001001011110000110000000000
000000000000100000000010000111101010001100110000000000
000000000000000000000000001101011000011010010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000001000000001111000000000000
000000010000000000000000000001001010000110000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000001100000101100000011111011110110010010000000000
000000000000000000000010101011101111001110010000000000
000000000000000000000000000111111110100111000000000000
000000000000000000000000000101011000011000110000000000
000000000000001000000000001001001010000100000000000000
000000000000000101000000000101001001010000000000000000
000000000000010101100000000011101111000000100000000000
000000000000000000000000001111111110010000000000000000
000000010000000000000000001001001010110010010000000000
000000010000000000000000000101001001001101100000000000
000000010000000000000110010111111110000000010000000000
000000010000000000000110010001011010000001000000000000
000000010000000000000110011011101110111111000000000000
000000010000000000000110010111111111000000110000000000
000000010000001001100110000111011111000000000000000000
000000010000001001100100001111101101100001000000000000

.logic_tile 11 27
000000000000100000000000001001100000111111110000000000
000000000001000000000000000111000000000000000000000000
011000000000001011100000000000011100001100000000000000
000000000000001011000000000000001111001100000000000000
000000000000000001000000000000000001001001000000000000
000000000000000000000000001111001010000110000000000000
000000000000000111000000001000011110010100000000000000
000000000000000000000000000001000000101000000000000000
000000010000000000000110100000001111110011000000000000
000000010000000001000000000000011100110011000000000000
000000010000001000000000001000000001100110010000000000
000000010000001001000000001111001000011001100000000000
000001010000000000000110000000000001100110010000000000
000010110000000000000110001111001010011001100000000000
010000010000000001100000010101001100110001010100000000
010000010000000000100010010000001101110001010000000000

.logic_tile 12 27
000000000000001101100110110101101000001100111000000000
000000000000000101000010100000001001110011000000010000
011000000000001011100111100001001000001100111000000000
000000000000001111100000000000001000110011000000000000
000000000000001001100000000001001001001100111000000000
000000000000001011000000000000101010110011000000000000
000000000000001101100111001111001000010011010000000000
000000000000000101000100001001001110101100100000000000
000000010000000000000000010000001011101000110110000001
000000010000000000000010001011001011010100110000000000
000000010000000000000000001000001010111001000110000001
000000010000000000000000000001001010110110000000000000
000000010000101111000000000000000000000000000000000000
000000010001011011100000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011110000011110100000000
000000010000000000000000000000000000000011110000000000
000001010000100000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000001100000000000001000000000
000000000001000000000000000000000000000000000000001000
011000000000000101100000000000011010001100111100000000
100000000000000000000000000000001100110011000000000000
000001000000000000000110000000001000001100111100000000
000010000000000000000000000000001101110011000000000000
000000000000000101100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000001100000010111101000001100111100000000
000000010000000000000010000000000000110011000000000000
000000010000000001100110010000001001001100111100000000
000000010000000000000010000000001100110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001101110011000000000000
000000010000001000000000000000001001001100111100000000
000000010000000001000000000000001101110011000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000011000000000000000
000000010000000000000011010011000000000000
011000000000001000000000001000000000000000
000000000000001011000000000111000000000000
010000000000000000000000000000000000000000
010000000000000000000000000111000000000000
000000000000000011100000001000000000000000
000000001010000000000000000011000000000000
000000010000000000000111010000000000000000
000000010000000000000011101011000000000000
000000010000001111000111100000000000000000
000000010000001011100000001111000000000000
000000010000000011100111110000000001000000
000000010000000000100011001111001000000000
010000010000001000000000000000000001000000
110000010000000011000000001011001101000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
011000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 3 28
000000000000000101100110111111011010000010100000000000
000000000000000000000010101101010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000000000000000
000000000000000000000000000011101010000110000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001011000001100000010000000000
000000000000000000000000001111101010000000000001000000
000000000000000101000000000001001110000000000000000000
000000000000001101100010110111011001000001000000000000
000000000000000000000000010001001110000010000000000000
000000000000000000000010000001101111000000000000000000

.logic_tile 4 28
000000000000000001100000010011001001001100111000000000
000000000000000001100010000000101010110011000000010000
111000000000001001100110000111001000001100110000000000
000000000000000001000010100000001010110011000000000000
010000000000001101000110001000011000111110000000000000
010000000000000011100000001111001000111101000000000000
000000000001000011100000010111111101000010000000000000
000000000000000000000010010011011101000000000000000000
000000000000000001100110100111101110000010000000000000
000000000000000000100000000111111111000000000000000000
000000000000000001100110110000001011000011000000000000
000000001000000000100010100000001001000011000000000000
000000000000000101100110111101111000101001010100000000
000000000000000000000010101001100000010101010000000010
000000000000000101100010110001101011000000000000000000
000000000000000000000010000001011100001000000000000000

.logic_tile 5 28
000000000000001101100000010000001000001100111000000000
000000000000000101000010100000001111110011000000010000
111000000000000101100010101101001000110100010100100000
000000000000000000000000000001001000010001110000000000
010000000000000001100010101001111000101001010100100000
010000000000000000000000001111100000010101010000000000
000000000000000101000000000001000001101001010110000000
000000000000000101000000000111001000100110010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001100000001011100001111001110100000000
000000000000001001100000000001001010100000010000100000
000000000000001000000110000011011000101001010100000000
000000000000000001000000001101100000101010100000100000
000000000000000000000110001000011011101100010100000001
000000000000000000000100000011001000011100100000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000001010000000011000000000000000000000000
010000000000000000000010000000000000000000
110000000000000000000100000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001000000111001101101001001001010000000000
000000000000001011000000000101111000101001010000000000
000000000000000001100000010011001011010001100100000000
000000000000000000000011110101111000100000100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000001101001100001001010100000000
000001000000000000000000000001111010100010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000011100110110001000000000000000100000000
000000000000000000000010100000000000000001000000000000
011000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101100000000000000001010000100000000000
000000000000000000000000000111001000100000010000000000
000000000000000000000000001101001110011110100000000000
000000000000000000000000000101001001101110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011000000000000001001111111101110000000000
000000000000100001000000001001101000101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000001000000011110000000001000000001000000000
000000000000000011000011100000001010000000000000001000
011000000000001111000000000000000001000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000001011100111000101100000000000001000000000
000000000000000111100000000000100000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000000001000111100001000000000
000001000000000000000000000000001100111100000000000101
000000000000000000000000000111101001000001000000000000
000000000000000000000000000000001110000001000000000100
000000000000000101100000001001011000010010000100000000
000000000000001101100000000101101010010100010000000000

.logic_tile 10 28
000000000000000000000000001000001111100010010000000000
000000000000000000000000001011011100010001100000000000
011000000000001000000000000000000000000000100100000000
000000001110001111000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001110000001010100000000
000000000000000000000000000000010000000001010000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010111101101010111000100010000001
000000000000001111000011110101101110111110100001000000
000000000000001111000111111001101111111000100000000000
000000000000001111000011100001111010111110100001100000
000000000000001111000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001101010111000100010000000
000000000000000000000000000011111011111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000011100000000101011001101001110000000000
000000000000000001000010000111011001010101110001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001111000001101111010000000001
100000000000000000000000001111001101001111000000000001
010000000000000000000011100101100000000000000100100000
110000000000000000000100000000100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000011010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 13 28
000000000110000000000000010000000001000000100100000000
000000000000000000000011110000001111000000000000000010
001000000000000001100000000011011010000010000000000000
100000000000000000000000001111111100000000000000000000
010000000000000001100000010011111110000010100000000000
010000000000000000000010000011110000000000000000000000
000000000000010000000111110111000000000000000100100000
000000000000100000000110000000000000000001000000000000
000000000000000101000000000101111110000000010000000100
000000000000000101000010100000101010000000010010000000
000000000000000101100110110101101100000000000000000000
000000000000000000000010000011111111000001000000000000
000000000000000101000110110011101010000100000000000000
000000000000000000100010100000011111000100000000000000
000000000000001000000010111011100001100000010000000000
000010100000000101000110100111101000000000000010000000

.logic_tile 14 28
000000000000000001100000000101001000001100111110000000
000000000000000000000000000000000000110011000000010000
011000001010001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000001000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101001000001100111100000000
000000000001010000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000001010000000010000000100000110011000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000010101111101100000010000000000
000000000000000000000010011011011110010000010010000000
000000000000000000000000000111101001101001000000000000
000000000000000000000000001111011101100000000010000000
000000000000000000000000001011111011101000000000000000
000000000000000000000000000111111101010000100001000000
000001000000100000000000010000000000000000000000000000
000010000000011001000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000001001000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000001000000000111000000011011111111101000000000000000
000000000000000000000010101111001101011000000001000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000001000000000000000000000000000
000000000000001111000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000111000000000000000000
000000000000000000000100000000000000000000
010000000000000000000000000000000000000000
010000000100000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000101100111000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001011100111010001000001000000001000000000
000000000000000101100010100000101101000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000110010101000000000000001000000000
000000000000001001000110010000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000001100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010100000000000000010100101000000000000000100000000
100001000000000000000100000000100000000001000000000000
110000000000000000000010101111000001101111010000000000
010000000000000000000100001111101011001111000000000000
000000000000000101000110100111101100000000010000000000
000000000000000000100010110000101111000000010011000000
000000000000000000000000001000000000000000000100000000
000000000000000111000011100101000000000010000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000000000000010000011010000100000100000000
000000000000000000000010010000010000000000000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 29
000000000000000101000010100101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000000000111100001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000001010000000000000000001111000000000000000000
000000000000000000000110110000001000111100001000000000
000000000000000000000110010000000000111100000000000000

.ramb_tile 6 29
000000000000001111100111101000000000000000
000000010000000011100110010111000000000000
011000000000000111100111111000000000000000
000000000000000000000011101001000000000000
010000000000000000000000001000000000100000
010000000000000000000000001001000000000000
000000000000001001000111101000000000000000
000000000000001111000100000001000000000000
000000000000000000000000001000000000000000
000000000000000000000010001101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000001001101010000
010000000000000001000000000000000001000000
110000000000000000000000000001001010000000

.logic_tile 7 29
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000110001000000110010001101101100000000100000000
000000000000001011000010000001111000000010000000000000
000000000000000000000000000001011001111001010100000000
000000000000000000000000001011001001011001010000000000
000000000000000000000011100111101011000001000000000000
000000000000000000000000001101111111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101011000101000000100000000
000000000001010000000000000001010000010110100000000000
000000000000000000000110010001011001110000000100000000
000000000000000000000010001011001001111001010000000000

.logic_tile 8 29
000000000000000000000010100101001111010111010000000000
000000000000000101000000000001111011010111100000000000
011000000000001001100110100111000001101111010100000000
000000000000001011000000000101101000000110000010000000
000000000000001011100110110101101111010111010000000000
000000000000000111000010100001111000010111100000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000110000101100000010000001100101110000100000000
000000000000000000000010001111001101011101000000000000
000000000000000000000000001001001010011011100000000000
000000000000000000000000001001001111101011010000000000
000000000000000000000110110001001110000110000000000000
000000000000000000000010011101111111001010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000001100000000101000001110110110100000000
000000000000000000100000001101001100010000100000000000
011000000000001000000010111011011010010010000100000000
000010000000011001000010101101101101101010110000000000
000000000000001000000110001011011000000000000000000000
000000000000000101000000000011011100001000000000000000
000001000010000111100000010111011000001001010000000000
000000000000000000000011110001001111101001010000000000
000000000000001001100011100011011011000101010100000000
000000000000000101000011111011111010001010110000000000
000000000000001000000000001001101010101001010100000000
000010000000000001000000001111010000101010100000000000
000000000000000001000000010001100001001111000100000000
000000000000000000000010000111101001001001000000000000
000000000010001000000000011101000000110110110100000000
000010000000101001000010010111101000100000010000000000

.logic_tile 10 29
000000000000000000000000011101100000101001010100000000
000000000000000000000010011001001001111001110001000000
011000000000001000000000010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000001000011000000000100000000000
000000000000001001000000000011001111000000010000000010
000000000000000000000000000011101011000100000000000001
000000000000000000000000000000001000000100000000000000
000000000000001001100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000001000000110000000000001000000100100000000
100000000000001001000000000000001001000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000101000000000010000000000000
010000000000000000000000000101100000000000000100000000
010000000000010000000000000000000000000001000000000000

.logic_tile 13 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001001100000010111000001000000001000000000
000000000000001001100010010000101000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000110000101100000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000000101000010100000101100000000000000000000
000001000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100111100111000000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.logic_tile 14 29
000000000000000001100000010111001000001100111100000000
000000000000000000000010000000000000110011000000010000
011000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000111001000000000000000
000000010000000000000000000001000000000000
011000000000001000000111100000000000000000
000000000000001011000100001101000000000000
110000000000000011100000000000000000000000
110000000000000001100010000101000000000000
000000000000000001000000001000000000000000
000000000000000000000010001101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000000000001000000000000000000000000000
000000000000000011000000000101000000000000
000000000000000000000010001000000001000000
000000000000000000000000000101001111000000
110000000000000111100010000000000001000000
010000000000000000100000001001001001000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000001110110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000011100000000000011010000100000100000000
110000000000000000100000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000111001100000000000000000000
000000000000000000000000000101110000010100000010000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000010000000000000000
000000010000000000000011110000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000100000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000001000000000000000000000000
000000000000000000000000000000000000000010
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 7 30
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000001101001100000000000010000000
000000000000000000000000001001100000000010100000000000
000000001100000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000111000001010000100000000000
000000000000000000000000001101001000000000000001000000
000000000000000101100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000011100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001001000000100000000000
000000000001010000000000000000011111000000100010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001100000000000000000000
000000001110000000000000000101010000010100000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000001000
000000000000000001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000111100000000000000000
000000000000100000000100000000000000000100
010000000000000000000000000000000000000000
110000000000100000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000011010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
001100000000000000
000001111000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000011000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000110010
000000000000010000
000000000000000100
000011010000000001
000000000000000010
000011010000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010110
000011110000011000
001000000000000100
000000000000000000
000000000000000000
000001110000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000011110000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000001010000000000
000000000000010000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000001111000000000
000000001000000001
000000000000110110
000000000000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000011010000000100
000001111000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000001111000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000001110
000000000000011100
001001110000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000011110000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 27
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff57fe00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff00ff77ff80ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff00ff7ff788ff00ff00ff00ff00ff00ff00ff00ff00ff7fff88ff
fffffeef00ff00ff00ff00ff00ff00ff00ff11ffff77eedb00ff00ff00ff00ff
007f00ff7ef700ff00ff55ffffffffff00ff00ff00ff00ff66df00ff00ff15ff
00ff57fdffffffff00ff0055007700ff7ffe00ff00ff57fdffffffff00ff0088
00aa00ff00bb11ffffffa8ff00ff55bffffffffe00ee0077009d00ffff7e08f7
ffffaaff00ff00ff00ff00ff00b900ff00fb15ffffffaaff00ff00ff00ff00ff
00ff00ff009d00ff00ee15eaff00a85700ff00ff00ff00ff00bd00ff00ef15ff
00fe005700ff00ff00ff00ff00ff00ff009500ff00fe007f00ff00ff00ff00ff
00ff00ff00ff00ff001700ff00ff00dd00ff00ff00ff00ff00ff00ff001000ff
007700ff00ff00fb00ff00ff00ff00ff00ff00ff007f00ff00ff00bd00ff00ff
00ff00ff15ff88ff00ff00ff005500ff00ff00eb00ff00ff11ee00ff00ff00ff

.ram_data 19 27
8068000000100f0a061850a500a0000001410b041a41e11e08e0000005240d02
000001410b04005b00f00000000005250b040870a05a0000000007860d0210e1
07800708087500a0000000000782020d00f200a0000000100e09081600f80080
0f0200f60000000001400b040e1000fa0000000005200d020a5100e800000000
40b400000000012407090a5100a80000000004830f040875008000000010030c
0000000003840f0720d28028000000100d020e1e906900800000014007091a4b
00100b040a52a05a00a0000001400d0218698078008000000520070950a500f0
0d0210e3a55a08a000000524061850ad87780080000006830a5170870ef00000
10eb0af00080001000f000f541bc0ef00000005000f000f725d20ae000000141
00870080005100ff00fe85780ae00000007400d310eb07f008a0000000f000f1
0000007500fe00f80df80080000000a5085325d506f00000001000ff00ff21d2
007000b4001e00e000000010860910e12cdc00e00000005100ff10ea00c30a14
030c0a140000000010410e0107f70da808420000007000f020c30d020a600000
08420000000001500e0100f00f000028000012e0e1150aeb0f100080000040b0
0000000001500a1401240f10008000100ad000f001a40a600000000000f00708
00000150004a70870ae00000001008960000502500800000000002e10f0008a0

.ram_data 6 13
8877008800000000000000000000001500ff55a2887700ff00ff00ff00ff00ff
007f00f700ff00f700ff45b2887700f700ff00ff00ff00ff00ff00ff00ff45b2
00ff15e28877008000000054000000140064001500ff15e288770094003f00ff
00000000000000000000001d00ff15e208f70080000000000000000000000015
f609aa5500fe116e289700fb00d6003f007b806e00fe00ff00ff116e28d50088
ffff80807f7fffffffffffffffffffff00fe11ee629d41bebf40dd227f80ff00
00ff11fb5757ffff80f701efffffffffa8fd00eeffffffffeeef00feffffffff
4ecf77f7ffffe1e19ebe5575ffffbdfd86fe016fffffeafb04ff00b37f7ffefe
ffffeeee007d00caffffffff889d00c2bfbffffffbfbebff6a7afffffefeb4b5
80d700f700bf15bdaabb00ff00ff11bbfefe007700ff01abffffa8bd008801eb
007710ab379dfda8805500ee6f01eafb009900ff00777e7e00fe00ff00df57df
917bffffaaaa7d28ef019191efeec85100ff5c08fefe482200ff0499d757a3d4
7f7fffff106e025557dfffffa8fd00ff55fdffffeeef00ff15bfffffffff95e2
eeee51bbaebb55ddffff90c6efee15bfffffaabff7770967ffffeeef17bda0d7
d757fefe7f003f2ab319ffff3740f67630467f7f83d45757bda8dd55dd88d757
0000000000000000000000005555fffffffffffffefe0000ffffeeee0101f780

.ram_data 6 29
00000000000000000000001000a00000006000000000000050a5867800000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
00a0000001410e090a5060960080000005250b040870a05a0000000007820708
000005240c03007c00e0000000000782020d00f200a0000000100f0a061850a5
0e010f0000f60080000001400b040e1000fa0000000001410b04005b00f00000
0e1800ea00000000012407090a5100a80000000007800708087500a000000010
20c20000000003840f0720d2802800000010030c0f0200f60000000000410d02
000000100b040a52a05a00a00000014007091a4b40b40000000004210f05483c
01410d0210e3a55a08a000000520070950a500f00000000006810e14609600e0
00f110eb0ff00080000002c30a5170870ef0000000100b0c0874e11e0ae00000
21d20ef00000007000d200f725d20af00080007000f000fe877808a0000000f0
08a000002087085310eb07f008a5008000f2007d40bc0ff00080001000ff00ff
0010860900f725d506f00a1400100186007c86760ae00000005100f010ea0bfa
0e0110e12cdc05a00a6010410a1441b5827200a000000061001e34c608f80000
877f08e90f10008041240a140fff0780002800000160082506f6008000001041
01240a60000005600a1401e00e01008000000582060904a10080000005600a14
008000000560084205820e500000001007080a140a140000000007a0085200f0
000004610038e11e08a0000000410f00094208420000000002a5008000005025

.ram_data 19 19
57ff88f700ff00ff00ff00ff00ff55bfffff805557ffffffffffffffffffffff
ff00ff00ff65ffb1ffff805557fff79dffffffffffffffffffffff91ffff8055
ffff801757ddf7887f80ff00ff00ff00ff00bf51ffff805557fdf788ff20ff10
002900cc00dc001300931555ffff801757fd84fb33ccda257d822fd0e11eb55b
00ff15fffeff001115bb88800000000000210080002215f7fffe001555bf88c4
00000000000000000000000000000000fefe0011116788d700bf00ff007f00ff
00ff00ea00000000003300ee0000000000000000000000000000000000000000
08010080000061218a000020000015008600006e0000001104ea003300000000
00000000002800420000000000000000000000001101eb28001000000000b484
005700f700bf00a8001100ff00ff00aa0000007700ff00aa00000015008800ea
007710ab22885500805500ee6e000011009900ff0077000000fe00ff00df0088
806a000000005500ee0000000100881100ff54000000482200ff049980002354
00000000106e025500880000005500ff00a80000000100ff00aa000000001562
000040aa0411008800001046010000aa00000015800008660000000102a82057
800000007f001500a20800003740800030460000035400001500880055008000
0000000000000000000000000000000000000000000000000000000000007700

.ram_data 6 25
00ff00ff001700ff00ff00eb00ff00ff55ffa8ff00ff00ff005700ff00ff00eb
00ff00ee007f00ffdd77ecff00ff00ff001100ff00ff00ea00ff00ff57fda8ff
ffffffff00ff00ff0000005700ff00ff007f01fefffdfeff00ff00ff00010077
00000001001100ff005711efffffffff00ff00ff00000041009b00ff007711ef
007700ff00ff00ff00ff00ff00000000001100ff007701fffffffffe00ff00ff
00ff00ff0000000000000088007700ff00ff00ff00ff00ff00000000001100be
00000000007700ff00ff00ff00ff00ff0000000000000000007700ff00ff00ff
00ff00ff00ff00ff0000000000000000007f00ff00ff00ff00ff00ff00000000
000000010000000100ff00ff00ff00ff00ff00ff000000000000000000ff00ff
00ff00ff00ff00ff00ff00ff000000570080001100ff00ff00ff00ff00ff00ff
00ff00ff0088017e008a005500ff00ff00ff00ff00ff00ff008000d700880015
807d00ff00ff00ff00ff00ff00ff00ff00a9116e00aa005700ff00ff00ff00ff
00ff00ff00ff00ff00fb15ea887700ff00ff00ff00ff00ff00ff00ff00fb15e2
00fe15ea885700ff00ff00ff00ff00ff00ff00ff00ef15e2885700ff00ff00ff
00ff00ff00ff00ff00ff00ff00ff552a885700ff00ff00ff00ff00ff00ff00ff
00ff00ff00ff55a2887700ff00ff00ff00ff00ff00ff00ff00ff55a2887700ff

.ram_data 19 15
ffffffff0080000000001101ffffffffffffffffffffffff0000000000001101
00000001ffffffffffffffffffffffff0088000000000110ffffffffffffffff
ffffffffffffffff00ea0000000000007fffffffffffffffffffffff00ea0000
00b90080000000007777ffffffffffffffffffff007f008000000000777fffff
7777ffffffffffffffffffff00fb0000000000007777ffffffffffffffffffff
ffffffff00d700c0000000007f77ffffffffffffffffffff00d7000000000000
002800017f77ffffffffffffffffffff00ff00ee000800007f77ffffffffffff
ffffffffffffffff00fe007e00aa0014ff7fffffffffffffffffffff00ff00ee
007f0000005701fbffffffffffffffffffffffff00fe0066004700cdffffffff
ffffffffffffffffffffffff00d60000000111bfffffffffffffffffffffffff
ffffffff88a90000000155d7ffffffffffffffffffffffff80ca0000000115fd
5557fffffffffffffffffffffffffffffbad00800044775fffffffffffffffff
ffffffffffffffffeaef88805777ffffffffffffffffffffffffffffebff8088
feee00005777ffffffffffffffffffffffffffffeeee00885777ffffffffffff
fffffffffffffffffffffffffffe00005777ffffffffffffffffffffffffffff
ffffffffffff80005777ffffffffffffffffffffffffffffffff80005777ffff

.ram_data 19 23
0000000000f00020000000000000001000e00080000000000000005000b00000
1041a45a08a000000000000050258378008000000000000070870cf000000000
04fb0080000000000010e01f02fc0000000000001041a05f08e2000000000000
0000000000001041827c00e8000000000000502508f300a00000000000007087
00000000502508f300a0000000000000619600fc0080000000000010a45b00f2
0010e11e00fc0080000000001041a45b00f20000000000001041827c00e80000
a45b87780080000000007087926d0ef0000000000000708708f300a000000000
0ff00080000010418778a55a0ef0000000001041e11e25da08a0000000005025
0080000041340ff0877802f00000000061965aa50ff008a000000010a55a6996
000061965aa5877828c20000001087784bb40bf000a0000010410ff02dd20cf0
e11eb04b96698028000010418778e11e1ee10080000050251ee1a55a4ab40000
d02df00f008000005025d22d619668960000000070876896a55aa04a00000010
a04a000000005025e01ef00fa04a000000007087b04bf00f802800000010f00f
000000f070878078f00f0080001000f0f00f10e1e01e0000005010e1e01e50a5
0d0270878678a04a000005200618f00f1ae18028000006811a41e11e58a50080
70878678008000100e090e10f00f0af0000001410b041a41e11e08e000000140

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
577788f700ff00ff00ff00ff00ff15ffffff80007757ffffffffffffffffffff
0000000000001511ffff800057778080000000000000000000001511ffff8000
ffff800057558080000000000000000000001511ffff80005777808000000000
000000000000000000001555ffff800057558080000000000000000000001511
00005515feff000015118880000000000000000000001555ffff008055178880
ff0080007f00ff00ff00ff00ff00ff00fefe0000111188800000000000000000
00ff11ea5700ff00803301eeff00ff00a8000000ff00ff00ee000000ff00ff00
46097780ff00a161148a5520ff00a8150086016eff00ea1100ee00337f00fe00
ff00ee0000280040ff00ff0088000000bf00ff00eb1128eb6a10ff00fe0084b4
80570080001715a8aa1100ea001111aafe00007700fe01aaff00a815008801e2
002210233788fd00804400466f00ea110099001500777e0000fe000100df5788
916aff00aa007d00ef009100ef00c81100895c00fe00482200a80499d700a354
7f00ff00106e02555788ff00a85500ff55a8ff00ee0100ff15aaff00ff009562
ee0051aaae115588ff009046ef0015aaff00aa15f7000966ff00ee0117a8a057
d700fe007f003f00b308ff003740f60030467f0083545700bd00dd00dd00d700
0000000000000000000000005500ff00ff00ff00fe000000ff00ee000100f700

.ram_data 19 21
ff00ff00ff00ff31ffdffbaeff00ff00ff57ffa8ff00ff00ff00ff7ffffffb8c
ff00fe01ff00ff00fffffffeff00ff00ff00ff11ff00ef10ff00ff00ff57ffe8
ffffffffff00ff00ff00ff00ff00ff167f80ff01ffffffffff00ff007f80ff10
57a8ff00ff00ff2cf708ff11ffffffffff80ff00ff00ff00ff00ff56f708ff11
f708ff00fffffffeff00ff0044bbff00ff00ff20f708ff01ffffffffff00ff00
ff00ff0020df3fc0ff00ff007f80ff00ff00ff00ff00ff0000ffff00ff00ff00
15eaea157f80ff00ff00ff00ff00ff0000ff15ead728fe017f80ff00ff00ff00
fff4ff2eff69ffaf00ff00ff14eb2ad57f80ff00ff00ff00ff00ff0000ff10ef
00ff00dd00ff01fefffeffbfffffffffffffffff00ff00ff00ff00ffff26ff93
ffffffffffffffffffffffff00ff000000ff11efffffffffffffffffffffffff
ffffffff88f70015009555bfffffffffffffffffffffffff807e0001003315fb
55aaff77ffffffffffffffffffffffffeb98009500d577ddffffffffffffffff
ffffffffffffffffeaef809d57ffffffffffffffffffffffffffffffebff801d
feee005557ffffffffffffffffffffffffffffffeeea009557ffffffffffffff
fffffffffffffffffffffffffffe005557ffffffffffffffffffffffffffffff
ffffffffffff805557ffffffffffffffffffffffffffffffffff00d557ffffff

.ram_data 6 19
7f00ff00e51213e8ff00ff005827d708ff00fe000000ff00ff00ff00ff00ff00
2a2a7f00ff00d4002320ff00fe00ff00b582ff00fb11eeaddf00ff00a8441045
bf54b946ff00ff00d72215eaff00fe00622277a8ff00af004e017780ff00ce46
ff00ff00ab44ff00ff00dc127f00ff00ff006a1c7f00ff00fe0100feff00ff00
5f28ff00ce6743c77f80ff002abf6d7eff00fe0180e6fdaaff00ea15eb057788
cfdffdaaff00f57f3bfff788fe01e7effcffff00ee10bdfdd3ceff00bf55d4d5
ea400001ffa8ff00a8085550ff08ff01ee11f967ff00fa1513d31deeff00e846
ff00ea0020c17f00ff00a8108124ff00ff0080441582ff00fe0000765708ff00
df00ff00a94491427f00ff00de00e700ff00ff00906215aaff00fe0040b15708
0000000000000000000000000000000000000000fe0000001500ff00ea00a900
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
00000000007000c0000000000000000000f00020000000e00000000000600000
0010e11e02e00000000000001041a45a08a0000000000000005000b000000000
817e00a8000000000000708704fb008000000000000070870cf0000000000000
0080000000000010a45b00f20000000000001041a05f08e20000000000005025
000000001041827c00e8000000000000502508f300a0000000000000619600fc
0000708708f300a0000000000000619600fc0080000000000010a45b00f20000
e11e25da08a0000000001041a45b00f20000000000005025827c00e800000000
0ff008a0000000007087926d0ef0000000000010f00f49b60ae0000000001041
00a0000010418778a55a0ef00000000050251ee187780ae00000000061965aa5
000041340ff0877802f00000000025d21ee10ef008e00000001087784bb40bf0
61965aa5877828c200000010a55a78870ff08028000010418778e11e1ee10080
b04b9669802800001041b44bd02d5aa5008000005025d22d6196689600000000
f00f008000001041f00f7087e01e000000005025e01ef00fa04a00000010e11e
0000007050a5a05a70878028000000f070878078f00f008000000010f00fd02d
0b045825a55a6096000001400d0270878678a04a0000005010e1e01e50a5a04a
5825a55a00a0000007820708708786780080000006811a41e11e58a500800010

.ram_data 19 13
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ff7fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffff88207f77ffffffffffffffffffffffffffffffffffa8
eaae00001555ffffffffffffffffffffffffffffeeff00005537ffffffffffff
ffffffffffffffffffffffffaae800001111ffffffffffffffffffffffffffff
ffffffffa88800000001ffffffffffffffffffffffffffffa8aa00000101ffff
0000775fffffffffffffffffffffffff8880000000007fffffffffffffffffff
ffffffffffffffff0000000000005557ffffffffffffffffffffffff80000000
0000000000001511ffffffffffffffffffffffff0000000000001555ffffffff
ffffffffffffffffffffffff0000000000001101ffffffffffffffffffffffff

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
7f7fffff80801111ffffffff00005757fffffefe0000ffffffffffffffffffff
002a7f7fffff80d40121fffffefe00ff1595ffffeafb00ee5757ffffa8a80000
aafd45baffffffff88f753adfffffefe00625db7ffffbaaf410ef757ffff88ce
ffffffaafd47ffffffffed92ff15fffffffe956af75fffffeffaff00ff77ffff
fff7ffffbdb9fdbcffffffffe7d5b793ffffffffb97fd757ffffffff15feffff
58107f57ffff9b8ae7c4ff7fffff48089b03ffffffff63427f3dffffebea9f0b
bbfbffff57ffffffd5fdaaff77fffeff77888877ffffffefecec91ffffffffbf
fffffbfbf5f57f7ffffffcfce7e7ffffffffe6e6bfbffffffefeffffdfdfffff
df57fffffda8d7007f7fffffde88e781fffffffff2f2bfbffffffefef9f9dfdf
0000000000000000000000000000000000000000fefe00001515fffffbeabd00
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff57ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff00ff00ff00ff00ff77ff80ff00ff00ff00ff00ff00ff00
ff00ff00ff00ff00ff7fff88ff00ff00ff00ff00ff00ff00ff00ff00ff7fff88
fffffffeff00ff00ff00ff00ff00ff00ff00ff11ffffffeeff00ff00ff00ff00
ff00ff00ff7eff00ff00ff55ffffffffff00ff00ff00ff00ff66ff00ff00ff15
ff00ff77ffffffffff0057a8f708ff00ff7fff00ff00ff57ffffffffff00ff00
bb44ff77bfc8ff15ffffffaaff00ff55ffffffffee117fd7dd22ff11ffffffa8
ffffffaaff00ff00ff00ff00bd42ffeffbaeff15ffffffaaff00ff00ff00ff00
ff00ff00dd22ff7bfeefff15ffffffaaff00ff00ff00ff00fd03ffffeffaff55
ff2257a8ff00ff00ff00ff00ff00ff00d728ff47ffaa7f80ff00ff00ff00ff00
ff00ff00ff00ff007f80ff00ffacfd82ff00ff00ff00ff00ff00ff00f708ff54
ff00ff99ff55ffaaff00ff00ff00ff00ff00ff00ff00ff80ff15bfe8ff00ff00
ff00ff00ff55ff88ff00ff00ff00ffffff67fbaeff00ff00ff15ff80ff00ff00

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 6 ctrl_clk1_SB_LUT4_O_I2[0]_$glb_clk
.sym 7 $PACKER_GND_NET_$glb_clk
.sym 8 ctrl_clk2_SB_LUT4_O_I2[0]_$glb_clk
.sym 9 clk_out_$glb_clk
.sym 10 clk_in$SB_IO_IN_$glb_clk
.sym 11 frame_rate_$glb_clk
.sym 12 counter[21]_$glb_clk
.sym 5621 u_controller2.ctr[0]
.sym 6116 u_controller2.NEScount[3]
.sym 6161 u_controller2.buttons_SB_DFFE_Q_E
.sym 9233 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 9236 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9361 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 9365 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 9372 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 9374 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 9376 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 9380 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9524 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 9675 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9815 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 10537 u_controller2.ctr[1]
.sym 10538 u_controller2.ctr[2]
.sym 10539 u_controller2.ctr[3]
.sym 10540 u_controller2.ctr[4]
.sym 10541 u_controller2.ctr[5]
.sym 10542 u_controller2.ctr[6]
.sym 10543 u_controller2.ctr[7]
.sym 10584 u_controller2.ctr[0]
.sym 10652 u_controller2.ctr[0]
.sym 10657 clk_in$SB_IO_IN_$glb_clk
.sym 10683 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 10684 u_controller2.NEScount[0]
.sym 10685 u_controller2.NEScount[1]
.sym 10686 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 10687 u_controller2.NEScount[3]
.sym 10688 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 10689 u_controller2.NEScount[5]
.sym 10690 u_controller2.NEScount[6]
.sym 10699 new_y2[0]
.sym 10830 u_controller2.NEScount[7]
.sym 10831 u_controller2.NEScount[8]
.sym 10832 u_controller2.NEScount[9]
.sym 10994 latch2$SB_IO_OUT
.sym 11043 u_mypll.locked
.sym 11053 u_mypll.locked
.sym 11117 u_mypll.locked
.sym 13143 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 13145 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 13240 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13242 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13243 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 13244 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13245 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 13361 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 13362 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 13363 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 13364 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 13365 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 13366 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 13367 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 13368 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 13374 u_marco_rom.mem.0.0_RADDR_2
.sym 13386 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13388 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13484 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 13485 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13486 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13487 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 13488 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 13489 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 13490 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 13491 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 13499 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 13500 u_marco_rom.mem.0.0_RADDR_5
.sym 13505 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 13507 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 13509 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13539 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 13545 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13564 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 13565 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13588 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 13589 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13607 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13608 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13609 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13610 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13611 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 13612 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13613 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13614 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13620 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13623 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 13626 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 13634 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 13635 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 13641 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 13730 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 13731 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13732 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 13733 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 13734 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 13735 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13736 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13737 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 13978 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 13979 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 13980 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 13981 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 13982 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 13983 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14006 $PACKER_VCC_NET
.sym 14008 new_x2[0]
.sym 14009 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 14011 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 14099 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14100 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14101 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14102 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 14103 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 14104 new_x2[4]
.sym 14105 new_x2[3]
.sym 14106 new_x2[2]
.sym 14123 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 14226 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 14227 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 14228 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 14229 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 14254 $PACKER_VCC_NET
.sym 14346 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14469 new_y2[2]
.sym 14473 new_y2[0]
.sym 14494 $PACKER_VCC_NET
.sym 14500 $PACKER_VCC_NET
.sym 14510 u_controller2.ctr[1]
.sym 14519 u_controller2.ctr[2]
.sym 14520 u_controller2.ctr[3]
.sym 14524 u_controller2.ctr[0]
.sym 14530 u_controller2.ctr[5]
.sym 14537 u_controller2.ctr[4]
.sym 14539 u_controller2.ctr[6]
.sym 14540 u_controller2.ctr[7]
.sym 14541 $nextpnr_ICESTORM_LC_35$O
.sym 14544 u_controller2.ctr[0]
.sym 14547 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 14550 u_controller2.ctr[1]
.sym 14551 u_controller2.ctr[0]
.sym 14553 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 14555 u_controller2.ctr[2]
.sym 14557 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 14559 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 14561 u_controller2.ctr[3]
.sym 14563 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 14565 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 14567 u_controller2.ctr[4]
.sym 14569 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 14571 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 14574 u_controller2.ctr[5]
.sym 14575 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 14577 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 14579 u_controller2.ctr[6]
.sym 14581 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 14583 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14585 u_controller2.ctr[7]
.sym 14587 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 14589 clk_in$SB_IO_IN_$glb_clk
.sym 14591 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 14593 latch2_SB_LUT4_O_I2[2]
.sym 14596 u_controller2.buttons_SB_DFFE_Q_E
.sym 14597 u_controller2.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 14598 latch2_SB_LUT4_O_I2[0]
.sym 14604 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 14627 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14632 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 14634 u_controller2.NEScount[1]
.sym 14641 u_controller2.NEScount[0]
.sym 14646 u_controller2.NEScount[5]
.sym 14647 u_controller2.NEScount[6]
.sym 14652 u_controller2.NEScount[3]
.sym 14659 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 14661 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 14664 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 14667 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 14668 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14670 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 14672 u_controller2.NEScount[0]
.sym 14674 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 14676 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 14679 u_controller2.NEScount[1]
.sym 14680 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 14682 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 14684 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 14686 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 14688 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 14691 u_controller2.NEScount[3]
.sym 14692 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 14694 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 14696 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 14698 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 14700 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 14702 u_controller2.NEScount[5]
.sym 14704 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 14706 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14708 u_controller2.NEScount[6]
.sym 14710 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 14712 clk_in$SB_IO_IN_$glb_clk
.sym 14721 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14726 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 14750 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14779 u_controller2.NEScount[7]
.sym 14780 u_controller2.NEScount[8]
.sym 14781 u_controller2.NEScount[9]
.sym 14787 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 14789 u_controller2.NEScount[7]
.sym 14791 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14793 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14795 u_controller2.NEScount[8]
.sym 14797 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 14801 u_controller2.NEScount[9]
.sym 14803 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 14835 clk_in$SB_IO_IN_$glb_clk
.sym 16721 $PACKER_VCC_NET
.sym 16850 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17069 u_marco_rom.mem.0.0_RADDR_1
.sym 17070 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 17071 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 17072 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 17073 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 17074 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 17075 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 17076 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17095 u_marco_rom.mem.0.0_RADDR_3
.sym 17101 u_marco_rom.mem.0.0_RADDR_4
.sym 17112 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17118 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17120 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17127 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17139 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17141 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17155 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17156 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17168 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17170 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17173 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17176 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17179 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17181 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17186 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17188 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17192 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 17193 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 17194 u_marco_rom.mem.0.0_RADDR_4
.sym 17195 facing_right2
.sym 17196 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 17197 u_marco_rom.mem.0.0_RADDR_5
.sym 17198 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 17199 u_marco_rom.mem.0.0_RADDR_3
.sym 17205 $PACKER_VCC_NET
.sym 17211 u_marco_rom.u_palette.index[3]
.sym 17218 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17219 $PACKER_VCC_NET
.sym 17220 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17221 char_x2[4]
.sym 17222 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 17224 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 17226 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17234 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17235 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17237 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17238 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17239 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17240 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17243 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17244 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17245 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17246 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17247 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17248 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 17249 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 17254 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 17255 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17258 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17259 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17261 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 17265 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17266 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17267 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 17268 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 17269 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17271 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17273 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17274 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17275 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17277 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17279 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17280 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17281 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17283 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17285 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17286 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17287 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17289 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17291 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17292 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17293 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17295 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 17297 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17298 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17299 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17301 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17303 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 17304 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 17305 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 17307 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 17309 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 17310 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 17311 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 17316 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17317 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17318 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17319 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17320 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17321 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17322 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17327 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17329 col[1]
.sym 17331 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17332 u_marco_rom.mem.0.0_RADDR_3
.sym 17338 u_marco_rom.mem.0.0_RADDR_4
.sym 17339 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 17340 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17342 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17344 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17346 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17347 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 17350 new_x2[2]
.sym 17351 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 17358 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17362 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17363 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 17364 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17366 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17367 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 17368 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 17369 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17371 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17389 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17390 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 17391 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17392 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 17396 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 17397 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 17401 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17403 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17407 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17409 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17414 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17416 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17419 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 17422 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17425 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 17426 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 17432 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17434 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17438 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 17439 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 17440 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 17441 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 17442 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 17443 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 17444 char_x2[2]
.sym 17445 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17452 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17455 $PACKER_VCC_NET
.sym 17467 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17468 char_x2[9]
.sym 17469 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 17482 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 17484 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17487 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17488 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 17489 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17491 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17492 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17493 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17494 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17495 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17497 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17499 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 17502 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17504 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17507 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17509 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17510 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17511 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 17513 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17514 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17517 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17519 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17520 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17521 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 17523 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17525 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17526 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17527 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17529 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17531 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17532 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17533 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17535 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17537 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17538 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17539 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17541 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17543 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17544 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17545 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17547 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 17549 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 17550 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 17551 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17554 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17555 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 17556 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17557 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 17561 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17562 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17563 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17564 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17565 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17566 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 17567 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 17568 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 17585 char_x2[3]
.sym 17586 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 17596 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 17602 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17610 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17616 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 17617 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17618 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17622 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17623 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 17625 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17627 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17628 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17629 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17630 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17631 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17635 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17636 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17641 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17643 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17644 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17647 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17648 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17649 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17655 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 17656 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17660 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 17662 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 17666 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17667 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17671 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17673 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17678 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17679 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17680 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17684 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17685 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 17686 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 17687 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 17688 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17689 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17690 char_x2[3]
.sym 17691 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 17696 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 17697 $PACKER_VCC_NET
.sym 17704 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 17708 char_x2[4]
.sym 17710 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 17716 $PACKER_VCC_NET
.sym 17807 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 17812 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 17813 char_x2[4]
.sym 17814 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 17819 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 17822 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17823 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 17827 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 17829 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17832 new_x2[3]
.sym 17834 new_x2[2]
.sym 17838 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 17849 $PACKER_VCC_NET
.sym 17853 new_x2[4]
.sym 17862 new_x2[3]
.sym 17863 new_x2[2]
.sym 17864 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 17865 new_x2[1]
.sym 17873 new_x2[0]
.sym 17874 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 17876 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 17880 $nextpnr_ICESTORM_LC_17$O
.sym 17883 new_x2[0]
.sym 17886 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 17889 new_x2[1]
.sym 17892 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 17894 $PACKER_VCC_NET
.sym 17895 new_x2[2]
.sym 17896 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 17898 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 17901 new_x2[3]
.sym 17902 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 17904 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 17906 new_x2[4]
.sym 17908 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 17910 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17912 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 17914 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 17916 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17918 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 17920 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17922 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17925 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 17926 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17931 new_x2[1]
.sym 17932 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 17933 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 17934 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 17935 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17936 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17937 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17953 $PACKER_VCC_NET
.sym 17956 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 17959 char_x2[9]
.sym 17966 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17974 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 17975 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 17978 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 17981 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 17982 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 17984 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 17985 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17986 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17989 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 17992 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17993 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17994 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 17996 new_x2[9]
.sym 17997 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 17998 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 17999 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 18003 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18005 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18007 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18011 new_x2[9]
.sym 18013 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18016 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18018 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18019 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 18022 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18023 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 18025 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18028 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18029 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18030 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 18035 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18036 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 18037 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 18040 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 18041 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 18042 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18046 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 18047 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18048 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 18050 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18051 frame_rate_$glb_clk
.sym 18053 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 18054 new_x2[9]
.sym 18055 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18056 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18057 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18058 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[3]
.sym 18059 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 18060 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18087 new_y2[0]
.sym 18095 new_x2[1]
.sym 18097 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18098 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 18099 new_x2[4]
.sym 18100 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18101 new_x2[2]
.sym 18104 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18106 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18107 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 18108 new_x2[3]
.sym 18109 $PACKER_VCC_NET
.sym 18111 $PACKER_VCC_NET
.sym 18117 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18121 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18126 $nextpnr_ICESTORM_LC_22$O
.sym 18128 new_x2[1]
.sym 18132 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18134 $PACKER_VCC_NET
.sym 18135 new_x2[2]
.sym 18138 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CI_SB_CARRY_CO_CI
.sym 18140 new_x2[3]
.sym 18141 $PACKER_VCC_NET
.sym 18144 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CI
.sym 18146 $PACKER_VCC_NET
.sym 18147 new_x2[4]
.sym 18150 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 18152 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18154 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18156 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 18158 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 18160 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 18162 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 18164 $PACKER_VCC_NET
.sym 18165 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18166 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18168 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 18170 $PACKER_VCC_NET
.sym 18171 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 18172 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 18178 char_x2[9]
.sym 18193 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18194 new_x2[0]
.sym 18196 $PACKER_VCC_NET
.sym 18197 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 18199 $PACKER_VCC_NET
.sym 18201 $PACKER_VCC_NET
.sym 18204 $PACKER_VCC_NET
.sym 18212 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_CARRY_I0_CO
.sym 18218 new_x2[9]
.sym 18249 $nextpnr_ICESTORM_LC_23$I3
.sym 18251 new_x2[9]
.sym 18259 $nextpnr_ICESTORM_LC_23$I3
.sym 18301 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 18302 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 18303 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 18304 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 18305 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 18306 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 18332 buttons2[0]
.sym 18334 buttons2[1]
.sym 18344 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 18353 new_y2[0]
.sym 18358 u_controller2.buttons_SB_LUT4_I1_O
.sym 18361 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18366 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 18379 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 18380 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 18381 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18404 new_y2[0]
.sym 18419 u_controller2.buttons_SB_LUT4_I1_O
.sym 18420 frame_rate_$glb_clk
.sym 18422 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 18423 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18424 u_controller2.buttons_SB_LUT4_I1_O
.sym 18425 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 18426 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 18427 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18428 new_y2[6]
.sym 18429 u_controller2.buttons_SB_LUT4_I2_I3[1]
.sym 18438 new_y2[2]
.sym 18464 u_controller2.NEScount[0]
.sym 18465 u_controller2.NEScount[1]
.sym 18466 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 18475 u_controller2.NEScount[3]
.sym 18476 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18477 u_controller2.NEScount[5]
.sym 18478 u_controller2.NEScount[6]
.sym 18479 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 18481 latch2_SB_LUT4_O_I2[2]
.sym 18487 u_controller2.NEScount[7]
.sym 18488 u_controller2.NEScount[8]
.sym 18489 u_controller2.NEScount[9]
.sym 18493 u_controller2.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18496 u_controller2.NEScount[6]
.sym 18497 u_controller2.NEScount[7]
.sym 18499 u_controller2.NEScount[5]
.sym 18508 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 18509 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 18510 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18526 u_controller2.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18527 latch2_SB_LUT4_O_I2[2]
.sym 18528 u_controller2.NEScount[3]
.sym 18532 u_controller2.NEScount[8]
.sym 18533 u_controller2.NEScount[0]
.sym 18534 u_controller2.NEScount[1]
.sym 18535 u_controller2.NEScount[9]
.sym 18538 u_controller2.NEScount[0]
.sym 18539 u_controller2.NEScount[1]
.sym 18540 u_controller2.NEScount[9]
.sym 18541 u_controller2.NEScount[8]
.sym 18546 buttons2[3]
.sym 18547 ctrl_clk2_SB_LUT4_O_I2[1]
.sym 18548 latch2$SB_IO_OUT
.sym 18549 buttons2[0]
.sym 18550 buttons2[1]
.sym 18551 buttons2[2]
.sym 18587 u_controller2.NEScount[8]
.sym 18589 $PACKER_VCC_NET
.sym 18594 u_controller2.NEScount[7]
.sym 18595 $PACKER_VCC_NET
.sym 18596 u_controller2.NEScount[9]
.sym 18597 $PACKER_VCC_NET
.sym 18606 u_controller2.NEScount[3]
.sym 18608 u_controller2.NEScount[5]
.sym 18609 u_controller2.NEScount[6]
.sym 18615 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18618 $nextpnr_ICESTORM_LC_12$O
.sym 18621 u_controller2.NEScount[3]
.sym 18624 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18626 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18627 $PACKER_VCC_NET
.sym 18630 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18632 $PACKER_VCC_NET
.sym 18633 u_controller2.NEScount[5]
.sym 18636 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18638 $PACKER_VCC_NET
.sym 18639 u_controller2.NEScount[6]
.sym 18642 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18644 u_controller2.NEScount[7]
.sym 18645 $PACKER_VCC_NET
.sym 18648 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 18650 $PACKER_VCC_NET
.sym 18651 u_controller2.NEScount[8]
.sym 18654 $nextpnr_ICESTORM_LC_13$I3
.sym 18656 u_controller2.NEScount[9]
.sym 18657 $PACKER_VCC_NET
.sym 18664 $nextpnr_ICESTORM_LC_13$I3
.sym 18671 u_controller2.shift_reg[3]
.sym 18673 u_controller2.shift_reg[0]
.sym 18674 u_controller2.shift_reg[2]
.sym 18675 u_controller2.shift_reg[1]
.sym 18681 u_koopa_rom.mem.0.4_RDATA[1]
.sym 18696 u_controller2.NEScount[3]
.sym 18698 u_controller2.buttons_SB_DFFE_Q_E
.sym 18800 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 18812 latch2$SB_IO_OUT
.sym 20305 back_addr[10]
.sym 20543 back_addr[4]
.sym 20547 back_addr[7]
.sym 20668 $PACKER_GND_NET
.sym 20789 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20802 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 20804 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 20805 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 20900 u_marco_rom.mem.0.0_RADDR
.sym 20901 u_marco_rom.mem.0.0_RADDR_8
.sym 20902 u_marco_rom.mem.0.0_RADDR_2
.sym 20903 u_marco_rom.mem.0.0_RADDR_7
.sym 20904 u_marco_rom.mem.0.0_RADDR_9
.sym 20906 u_marco_rom.mem.0.0_RADDR_6
.sym 20907 u_marco_rom.mem.0.0_RADDR_10
.sym 20915 u_vga.col_count_SB_DFFSR_Q_R
.sym 20924 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20925 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 20927 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 20929 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 20930 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 20932 u_marco_rom.mem.0.0_RADDR_1
.sym 20941 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 20942 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20947 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20951 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 20953 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20957 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20959 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 20960 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20961 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20963 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 20965 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 20967 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 20968 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 20969 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 20970 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20971 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20972 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 20973 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20974 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 20975 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 20976 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 20979 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20981 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20982 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20983 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20985 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20987 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20988 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20989 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20991 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20993 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 20994 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 20995 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20997 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20999 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 21000 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 21001 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21003 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21005 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 21006 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 21007 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21009 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21011 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 21012 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 21013 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21015 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21017 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21018 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21019 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21023 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21024 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 21025 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 21026 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 21027 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 21028 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 21029 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 21030 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 21035 u_marco_rom.mem.0.0_RADDR_1
.sym 21041 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 21043 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 21047 col[0]
.sym 21050 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21051 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21056 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21059 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21065 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 21067 facing_right2
.sym 21070 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 21071 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21074 $PACKER_GND_NET
.sym 21075 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 21077 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21079 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 21080 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 21083 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21084 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21087 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21088 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 21090 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 21091 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 21092 char_x2[4]
.sym 21093 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21096 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21098 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21099 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21100 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 21103 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21105 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21106 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 21109 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 21110 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 21111 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 21112 facing_right2
.sym 21117 $PACKER_GND_NET
.sym 21122 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 21123 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21127 facing_right2
.sym 21128 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 21129 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21130 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 21136 char_x2[4]
.sym 21139 facing_right2
.sym 21140 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 21141 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 21142 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 21143 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 21144 frame_rate_$glb_clk
.sym 21145 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21146 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 21147 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21148 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 21149 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 21150 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 21151 char_x2[0]
.sym 21152 col[0]
.sym 21153 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 21161 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 21162 $PACKER_GND_NET
.sym 21164 col[6]
.sym 21166 col[3]
.sym 21170 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21172 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 21173 col[2]
.sym 21175 col[3]
.sym 21176 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21177 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 21188 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21189 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21190 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21191 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21193 char_x2[2]
.sym 21194 $PACKER_VCC_NET
.sym 21196 char_x2[4]
.sym 21201 char_x2[3]
.sym 21202 $PACKER_VCC_NET
.sym 21205 char_x2[9]
.sym 21219 $nextpnr_ICESTORM_LC_51$O
.sym 21222 char_x2[2]
.sym 21225 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 21227 $PACKER_VCC_NET
.sym 21228 char_x2[3]
.sym 21229 char_x2[2]
.sym 21231 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 21233 $PACKER_VCC_NET
.sym 21234 char_x2[4]
.sym 21235 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 21237 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 21239 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21240 $PACKER_VCC_NET
.sym 21241 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 21243 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 21245 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21247 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 21249 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 21251 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21253 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 21255 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21257 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 21259 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 21261 $nextpnr_ICESTORM_LC_52$I3
.sym 21263 char_x2[9]
.sym 21265 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21270 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21286 u_marco_rom.mem.0.0_RADDR_3
.sym 21289 char_x2[3]
.sym 21290 next_col[0]
.sym 21292 u_marco_rom.mem.0.0_RADDR_4
.sym 21293 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 21296 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21298 new_x2[0]
.sym 21302 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21304 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 21305 $nextpnr_ICESTORM_LC_52$I3
.sym 21313 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21314 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21323 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21325 new_x2[2]
.sym 21333 char_x2[9]
.sym 21339 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 21341 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21346 $nextpnr_ICESTORM_LC_52$I3
.sym 21350 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21358 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21364 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 21367 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21374 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21379 new_x2[2]
.sym 21387 char_x2[9]
.sym 21390 clk_out_$glb_clk
.sym 21394 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21395 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 21396 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 21397 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 21398 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 21399 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21409 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21415 $PACKER_VCC_NET
.sym 21416 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 21417 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21421 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 21425 char_x2[1]
.sym 21426 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21427 col[8]
.sym 21434 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 21435 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 21441 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21444 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 21446 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 21454 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21455 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21456 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21458 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21459 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21460 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21461 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21464 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21466 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21467 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 21468 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 21473 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21475 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 21478 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21479 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21484 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21485 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21490 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21491 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21492 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21496 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21497 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21498 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21499 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21502 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 21504 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 21505 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21508 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21511 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21515 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21516 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21517 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21518 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21519 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21520 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21521 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21522 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21528 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 21537 back_addr[8]
.sym 21542 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 21544 $PACKER_VCC_NET
.sym 21545 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21550 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21572 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21573 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21574 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21575 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21576 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21577 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21578 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21579 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21582 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21583 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21585 new_x2[3]
.sym 21589 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21590 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21591 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21592 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21595 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21596 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21597 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21598 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21601 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21602 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21603 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21604 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21607 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21608 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21609 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21610 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21613 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21614 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21615 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21616 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21619 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21620 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21621 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21622 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21625 new_x2[3]
.sym 21631 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 21632 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 21633 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 21634 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21636 clk_out_$glb_clk
.sym 21638 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 21639 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21640 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 21641 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21642 char_x2[1]
.sym 21643 inside_char_tile_next_next2
.sym 21644 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21645 char_y2[0]
.sym 21653 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 21654 $PACKER_GND_NET
.sym 21655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21657 $PACKER_VCC_NET
.sym 21661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21664 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 21666 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21667 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 21668 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 21671 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21673 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 21697 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21699 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 21706 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21708 new_x2[4]
.sym 21714 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 21745 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21748 new_x2[4]
.sym 21755 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21759 clk_out_$glb_clk
.sym 21776 new_y2[0]
.sym 21780 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21784 back_addr[10]
.sym 21785 new_x2[0]
.sym 21786 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21793 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 21794 char_y2[6]
.sym 21803 $PACKER_VCC_NET
.sym 21807 new_x2[4]
.sym 21808 new_x2[3]
.sym 21809 new_x2[2]
.sym 21811 $PACKER_VCC_NET
.sym 21812 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21824 new_x2[0]
.sym 21827 new_x2[1]
.sym 21829 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 21830 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 21831 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 21832 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 21834 $nextpnr_ICESTORM_LC_40$O
.sym 21837 new_x2[0]
.sym 21840 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21841 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21842 new_x2[1]
.sym 21843 $PACKER_VCC_NET
.sym 21844 new_x2[0]
.sym 21846 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21848 new_x2[2]
.sym 21850 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21852 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21854 new_x2[3]
.sym 21855 $PACKER_VCC_NET
.sym 21856 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21858 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 21860 new_x2[4]
.sym 21861 $PACKER_VCC_NET
.sym 21862 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21864 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21866 $PACKER_VCC_NET
.sym 21867 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 21868 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 21870 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21872 $PACKER_VCC_NET
.sym 21873 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 21874 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21876 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21878 $PACKER_VCC_NET
.sym 21879 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 21880 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21881 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 21882 frame_rate_$glb_clk
.sym 21885 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 21886 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 21888 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 21890 new_x2[0]
.sym 21900 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 21905 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21910 char_y2[4]
.sym 21913 char_y2[8]
.sym 21920 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21925 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21926 new_x2[9]
.sym 21927 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 21928 $PACKER_VCC_NET
.sym 21933 buttons2[0]
.sym 21934 new_x2[1]
.sym 21935 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21936 buttons2[1]
.sym 21938 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[3]
.sym 21939 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 21940 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 21941 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21942 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21943 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21944 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21945 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 21947 new_x2[3]
.sym 21948 new_x2[2]
.sym 21950 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 21951 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21952 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21953 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21954 new_x2[4]
.sym 21955 new_x2[0]
.sym 21957 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 21959 $PACKER_VCC_NET
.sym 21960 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 21961 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21964 new_x2[9]
.sym 21965 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21966 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 21967 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 21970 buttons2[1]
.sym 21971 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21977 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 21978 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 21979 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21982 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[3]
.sym 21983 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 21984 new_x2[1]
.sym 21985 new_x2[0]
.sym 21988 new_x2[9]
.sym 21989 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21990 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 21991 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 21994 new_x2[3]
.sym 21995 new_x2[2]
.sym 21996 new_x2[4]
.sym 21997 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 22000 buttons2[0]
.sym 22001 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 22002 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22004 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 22005 frame_rate_$glb_clk
.sym 22007 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22010 char_y2[9]
.sym 22011 char_y2[6]
.sym 22012 char_y2[7]
.sym 22013 inside_char_tile2
.sym 22014 char_y2[4]
.sym 22024 buttons2[1]
.sym 22029 buttons2[0]
.sym 22034 new_y2[9]
.sym 22036 new_y2[7]
.sym 22042 new_y2[4]
.sym 22049 new_x2[9]
.sym 22094 new_x2[9]
.sym 22128 clk_out_$glb_clk
.sym 22131 new_y2[1]
.sym 22132 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 22133 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 22134 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 22135 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 22136 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 22137 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 22147 char_y2[4]
.sym 22154 new_y2[3]
.sym 22155 new_y2[6]
.sym 22171 $PACKER_VCC_NET
.sym 22172 new_y2[2]
.sym 22177 new_y2[6]
.sym 22179 $PACKER_VCC_NET
.sym 22184 new_y2[0]
.sym 22192 new_y2[4]
.sym 22196 new_y2[1]
.sym 22197 new_y2[7]
.sym 22201 new_y2[3]
.sym 22202 new_y2[5]
.sym 22203 $nextpnr_ICESTORM_LC_0$O
.sym 22206 new_y2[0]
.sym 22209 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22211 new_y2[1]
.sym 22212 $PACKER_VCC_NET
.sym 22215 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22217 new_y2[2]
.sym 22219 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22221 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22223 $PACKER_VCC_NET
.sym 22224 new_y2[3]
.sym 22225 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22227 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22229 new_y2[4]
.sym 22230 $PACKER_VCC_NET
.sym 22231 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22233 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22235 new_y2[5]
.sym 22236 $PACKER_VCC_NET
.sym 22237 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22239 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22241 $PACKER_VCC_NET
.sym 22242 new_y2[6]
.sym 22243 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22245 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22247 $PACKER_VCC_NET
.sym 22248 new_y2[7]
.sym 22249 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22253 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22254 new_y2[9]
.sym 22255 new_y2[7]
.sym 22256 new_y2[8]
.sym 22258 new_y2[4]
.sym 22259 new_y2[3]
.sym 22260 new_y2[5]
.sym 22265 back_addr[10]
.sym 22278 buttons2[2]
.sym 22284 data2$SB_IO_IN
.sym 22289 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22294 buttons2[2]
.sym 22295 new_y2[1]
.sym 22296 u_controller2.buttons_SB_LUT4_I1_O
.sym 22298 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 22299 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22300 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 22301 u_controller2.buttons_SB_LUT4_I2_I3[1]
.sym 22302 $PACKER_VCC_NET
.sym 22303 buttons2[3]
.sym 22305 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 22307 $PACKER_VCC_NET
.sym 22308 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 22311 new_y2[2]
.sym 22313 new_y2[8]
.sym 22315 new_y2[0]
.sym 22316 new_y2[3]
.sym 22317 new_y2[5]
.sym 22319 new_y2[9]
.sym 22320 new_y2[7]
.sym 22321 new_y2[8]
.sym 22323 new_y2[4]
.sym 22324 new_y2[6]
.sym 22325 u_controller2.buttons_SB_LUT4_I1_I2
.sym 22326 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22328 new_y2[8]
.sym 22329 $PACKER_VCC_NET
.sym 22330 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22334 new_y2[9]
.sym 22335 $PACKER_VCC_NET
.sym 22336 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22339 u_controller2.buttons_SB_LUT4_I1_I2
.sym 22341 buttons2[2]
.sym 22342 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22345 new_y2[2]
.sym 22346 new_y2[4]
.sym 22347 new_y2[5]
.sym 22348 new_y2[3]
.sym 22351 new_y2[9]
.sym 22352 new_y2[6]
.sym 22353 new_y2[8]
.sym 22354 new_y2[7]
.sym 22359 u_controller2.buttons_SB_LUT4_I2_I3[1]
.sym 22360 buttons2[3]
.sym 22363 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 22364 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 22366 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22369 new_y2[1]
.sym 22370 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 22371 new_y2[0]
.sym 22372 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 22373 u_controller2.buttons_SB_LUT4_I1_O
.sym 22374 frame_rate_$glb_clk
.sym 22383 u_controller2.buttons_SB_LUT4_I1_I2
.sym 22391 new_y2[8]
.sym 22424 u_controller2.shift_reg[1]
.sym 22428 u_controller2.shift_reg[3]
.sym 22430 u_controller2.shift_reg[0]
.sym 22431 u_controller2.shift_reg[2]
.sym 22432 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22433 u_controller2.NEScount[3]
.sym 22435 u_controller2.buttons_SB_DFFE_Q_E
.sym 22443 latch2_SB_LUT4_O_I2[2]
.sym 22448 latch2_SB_LUT4_O_I2[0]
.sym 22457 u_controller2.shift_reg[3]
.sym 22462 latch2_SB_LUT4_O_I2[0]
.sym 22463 latch2_SB_LUT4_O_I2[2]
.sym 22464 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22469 latch2_SB_LUT4_O_I2[0]
.sym 22470 latch2_SB_LUT4_O_I2[2]
.sym 22471 u_controller2.NEScount[3]
.sym 22474 u_controller2.shift_reg[0]
.sym 22482 u_controller2.shift_reg[1]
.sym 22489 u_controller2.shift_reg[2]
.sym 22496 u_controller2.buttons_SB_DFFE_Q_E
.sym 22497 ctrl_clk2_SB_LUT4_O_I2[0]_$glb_clk
.sym 22502 ctrl_clk2$SB_IO_OUT
.sym 22517 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 22519 latch2$SB_IO_OUT
.sym 22542 ctrl_clk2_SB_LUT4_O_I2[1]
.sym 22547 u_controller2.shift_reg[1]
.sym 22553 u_controller2.shift_reg[0]
.sym 22554 data2$SB_IO_IN
.sym 22562 u_controller2.shift_reg[2]
.sym 22569 latch2$SB_IO_OUT
.sym 22592 u_controller2.shift_reg[2]
.sym 22603 data2$SB_IO_IN
.sym 22610 u_controller2.shift_reg[1]
.sym 22618 u_controller2.shift_reg[0]
.sym 22619 ctrl_clk2_SB_LUT4_O_I2[1]
.sym 22620 ctrl_clk2_SB_LUT4_O_I2[0]_$glb_clk
.sym 22621 latch2$SB_IO_OUT
.sym 22918 frame_rate
.sym 23044 frame_rate
.sym 23528 frame_rate
.sym 23997 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24017 back_addr[4]
.sym 24018 back_addr[8]
.sym 24019 back_addr[5]
.sym 24020 frame_rate
.sym 24022 back_addr[1]
.sym 24028 back_addr[9]
.sym 24120 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24129 back_addr[3]
.sym 24140 back_addr[3]
.sym 24141 back_addr[2]
.sym 24243 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24366 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 24379 back_addr[8]
.sym 24383 back_addr[9]
.sym 24384 back_addr[6]
.sym 24394 $PACKER_VCC_NET
.sym 24489 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24509 back_addr[4]
.sym 24510 back_addr[8]
.sym 24511 back_addr[5]
.sym 24512 frame_rate
.sym 24514 back_addr[1]
.sym 24517 back_addr[10]
.sym 24519 back_addr[4]
.sym 24520 back_addr[9]
.sym 24612 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24627 back_addr[3]
.sym 24633 col[4]
.sym 24634 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 24635 u_marco_rom.mem.0.0_RADDR_5
.sym 24637 back_addr[2]
.sym 24638 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 24642 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 24735 u_marco_rom.u_palette.index[3]
.sym 24755 u_marco_rom.mem.0.0_RADDR_9
.sym 24756 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 24758 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 24759 u_marco_rom.mem.0.0_RADDR_6
.sym 24763 u_marco_rom.mem.0.0_RADDR
.sym 24765 u_marco_rom.mem.0.0_RADDR_8
.sym 24773 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 24774 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 24775 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 24777 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 24781 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 24782 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 24783 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24784 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 24785 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 24786 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 24787 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 24791 facing_right2
.sym 24794 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 24798 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 24799 facing_right2
.sym 24802 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 24805 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 24806 facing_right2
.sym 24807 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24811 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 24812 facing_right2
.sym 24813 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 24814 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24817 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24818 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 24819 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 24820 facing_right2
.sym 24823 facing_right2
.sym 24824 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24825 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 24826 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 24829 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24830 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 24831 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 24832 facing_right2
.sym 24841 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24842 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 24843 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 24844 facing_right2
.sym 24847 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 24848 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24849 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 24850 facing_right2
.sym 24858 u_marco_rom.u_palette.index[2]
.sym 24868 col[3]
.sym 24869 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 24870 col[2]
.sym 24881 u_marco_rom.mem.0.0_RADDR_7
.sym 24885 $PACKER_VCC_NET
.sym 24889 u_marco_rom.mem.0.0_RADDR_10
.sym 24896 col[6]
.sym 24897 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 24898 col[5]
.sym 24900 char_x2[0]
.sym 24901 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 24902 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 24903 col[4]
.sym 24904 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 24906 col[3]
.sym 24907 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 24909 col[0]
.sym 24910 col[7]
.sym 24911 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24913 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24916 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 24921 col[1]
.sym 24926 col[2]
.sym 24927 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24929 col[0]
.sym 24930 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24931 char_x2[0]
.sym 24933 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 24935 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 24936 col[1]
.sym 24937 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 24939 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24941 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 24942 col[2]
.sym 24943 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 24945 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24947 col[3]
.sym 24948 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 24949 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24951 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24953 col[4]
.sym 24954 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 24955 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24957 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24959 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 24960 col[5]
.sym 24961 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24963 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24965 col[6]
.sym 24966 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 24967 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24969 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 24971 col[7]
.sym 24972 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 24973 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 24981 u_marco_rom.u_palette.index[1]
.sym 24992 col[5]
.sym 24995 next_col[6]
.sym 24997 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 24998 col[7]
.sym 25001 back_addr[4]
.sym 25002 back_addr[8]
.sym 25003 back_addr[5]
.sym 25004 back_addr[9]
.sym 25005 back_addr[1]
.sym 25006 back_addr[0]
.sym 25008 u_marco_rom.mem.0.0_RADDR_2
.sym 25009 back_addr[10]
.sym 25010 back_addr[4]
.sym 25011 col[1]
.sym 25013 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 25021 char_x2[3]
.sym 25028 next_col[0]
.sym 25029 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 25030 col[8]
.sym 25040 char_x2[2]
.sym 25041 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25043 new_x2[0]
.sym 25045 $PACKER_VCC_NET
.sym 25047 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 25050 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25052 col[8]
.sym 25053 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 25054 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 25056 $nextpnr_ICESTORM_LC_9$I3
.sym 25058 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 25059 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 25060 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25062 $nextpnr_ICESTORM_LC_9$COUT
.sym 25065 $PACKER_VCC_NET
.sym 25066 $nextpnr_ICESTORM_LC_9$I3
.sym 25072 $nextpnr_ICESTORM_LC_9$COUT
.sym 25077 char_x2[2]
.sym 25084 new_x2[0]
.sym 25088 next_col[0]
.sym 25093 char_x2[3]
.sym 25098 clk_out_$glb_clk
.sym 25104 u_marco_rom.u_palette.index[0]
.sym 25112 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 25115 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 25118 col[8]
.sym 25123 u_marco_rom.mem.0.0_RADDR_1
.sym 25125 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25126 col[6]
.sym 25127 u_marco_rom.mem.0.0_RADDR_5
.sym 25128 back_addr[2]
.sym 25133 col[0]
.sym 25134 back_addr[2]
.sym 25141 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25147 char_x2[2]
.sym 25148 col[2]
.sym 25149 col[5]
.sym 25150 col[3]
.sym 25151 col[4]
.sym 25152 col[6]
.sym 25155 col[0]
.sym 25158 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25159 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25161 col[7]
.sym 25162 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25166 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25168 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25169 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25170 char_x2[1]
.sym 25171 col[1]
.sym 25173 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CI
.sym 25175 col[0]
.sym 25176 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25179 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 25181 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25182 col[1]
.sym 25183 char_x2[1]
.sym 25185 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 25187 col[2]
.sym 25188 char_x2[2]
.sym 25191 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25193 col[3]
.sym 25194 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25197 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25199 col[4]
.sym 25200 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25203 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25205 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25206 col[5]
.sym 25209 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 25211 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 25212 col[6]
.sym 25215 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25217 col[7]
.sym 25218 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25227 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25231 $PACKER_VCC_NET
.sym 25234 $PACKER_VCC_NET
.sym 25235 col[5]
.sym 25236 col[0]
.sym 25239 col[4]
.sym 25241 $PACKER_VCC_NET
.sym 25247 col[7]
.sym 25249 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 25256 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25258 back_addr[3]
.sym 25259 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25268 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25269 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25271 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 25272 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 25274 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25276 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 25277 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25278 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25279 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25280 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25282 col[8]
.sym 25284 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 25287 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25288 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 25293 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 25294 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 25296 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25298 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25299 col[8]
.sym 25302 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25304 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25305 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 25308 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 25310 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25312 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 25315 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 25316 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 25317 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 25318 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 25321 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 25322 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25323 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25324 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 25327 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 25328 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25329 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25330 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25333 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 25334 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25335 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25339 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 25340 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 25341 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 25342 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 25350 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 25358 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 25359 back_addr[6]
.sym 25363 back_addr[7]
.sym 25369 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 25370 $PACKER_VCC_NET
.sym 25371 back_addr[2]
.sym 25372 back_addr[1]
.sym 25373 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 25376 $PACKER_VCC_NET
.sym 25378 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25380 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25387 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25388 row[0]
.sym 25389 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25390 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25393 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25394 char_y2[0]
.sym 25395 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25398 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 25399 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25401 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25402 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25406 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25408 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25409 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 25413 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25414 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 25416 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25419 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25421 row[0]
.sym 25422 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25423 char_y2[0]
.sym 25425 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25427 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25428 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25429 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25431 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25433 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25434 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25435 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25437 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25439 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 25440 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25441 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25443 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 25445 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25446 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 25447 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25449 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25451 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 25452 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25453 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 25455 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25457 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25459 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25461 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25464 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25465 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25473 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25486 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25492 row[0]
.sym 25493 back_addr[1]
.sym 25498 back_addr[0]
.sym 25500 back_addr[8]
.sym 25502 back_addr[9]
.sym 25504 back_addr[5]
.sym 25505 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25510 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25513 char_y2[4]
.sym 25516 new_y2[0]
.sym 25531 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25533 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 25535 new_x2[1]
.sym 25538 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 25539 char_y2[6]
.sym 25541 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25542 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 25544 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25545 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25546 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25548 $nextpnr_ICESTORM_LC_3$I3
.sym 25550 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25551 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 25552 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 25558 $nextpnr_ICESTORM_LC_3$I3
.sym 25563 char_y2[4]
.sym 25567 new_x2[1]
.sym 25575 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 25581 char_y2[6]
.sym 25586 new_y2[0]
.sym 25590 clk_out_$glb_clk
.sym 25596 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 25608 back_addr[4]
.sym 25609 char_y2[4]
.sym 25610 back_addr[5]
.sym 25623 inside_char_tile_next_next2
.sym 25626 back_addr[2]
.sym 25635 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25637 $PACKER_VCC_NET
.sym 25639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25641 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25642 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25643 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25645 $PACKER_VCC_NET
.sym 25647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 25648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25665 $nextpnr_ICESTORM_LC_24$O
.sym 25668 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25671 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25673 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25674 $PACKER_VCC_NET
.sym 25677 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25679 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 25683 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25685 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25689 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25691 $PACKER_VCC_NET
.sym 25692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25695 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25697 $PACKER_VCC_NET
.sym 25698 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25701 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25707 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 25710 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25719 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25729 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 25735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25751 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 25759 char_y2[9]
.sym 25763 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25769 char_y2[7]
.sym 25770 new_x2[0]
.sym 25781 $PACKER_VCC_NET
.sym 25783 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 25788 $nextpnr_ICESTORM_LC_25$I3
.sym 25790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25791 $PACKER_VCC_NET
.sym 25798 $nextpnr_ICESTORM_LC_25$I3
.sym 25804 char_y2[9]
.sym 25813 char_y2[7]
.sym 25826 new_x2[0]
.sym 25835 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 25836 frame_rate_$glb_clk
.sym 25842 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25851 new_y2[3]
.sym 25854 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 25859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 25863 back_addr[2]
.sym 25865 back_addr[3]
.sym 25866 inside_char_tile2
.sym 25867 $PACKER_VCC_NET
.sym 25868 char_y2[4]
.sym 25880 char_y2[8]
.sym 25893 inside_char_tile_next_next2
.sym 25897 new_y2[4]
.sym 25905 new_y2[9]
.sym 25907 new_y2[7]
.sym 25908 new_y2[6]
.sym 25913 char_y2[8]
.sym 25930 new_y2[9]
.sym 25936 new_y2[6]
.sym 25944 new_y2[7]
.sym 25949 inside_char_tile_next_next2
.sym 25957 new_y2[4]
.sym 25959 clk_out_$glb_clk
.sym 25965 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25975 char_y2[7]
.sym 25981 char_y2[9]
.sym 25982 $PACKER_GND_NET
.sym 25983 char_y2[6]
.sym 25986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25993 back_addr[8]
.sym 25994 back_addr[9]
.sym 25995 new_y2[1]
.sym 26003 new_y2[1]
.sym 26004 new_y2[0]
.sym 26007 new_y2[4]
.sym 26008 new_y2[3]
.sym 26009 new_y2[5]
.sym 26012 new_y2[7]
.sym 26020 u_controller2.buttons_SB_LUT4_I1_O
.sym 26023 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26024 new_y2[6]
.sym 26027 $PACKER_VCC_NET
.sym 26028 new_y2[2]
.sym 26034 $nextpnr_ICESTORM_LC_54$O
.sym 26037 new_y2[0]
.sym 26040 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26041 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26043 new_y2[1]
.sym 26044 new_y2[0]
.sym 26046 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26048 new_y2[2]
.sym 26049 $PACKER_VCC_NET
.sym 26050 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26052 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26054 new_y2[3]
.sym 26056 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26058 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26060 new_y2[4]
.sym 26062 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26064 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26067 new_y2[5]
.sym 26068 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26070 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26073 new_y2[6]
.sym 26074 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26076 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26079 new_y2[7]
.sym 26080 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26081 u_controller2.buttons_SB_LUT4_I1_O
.sym 26082 frame_rate_$glb_clk
.sym 26088 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 26098 new_y2[0]
.sym 26099 back_addr[5]
.sym 26102 char_y2[8]
.sym 26103 back_addr[4]
.sym 26114 new_y2[5]
.sym 26120 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26125 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26126 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26127 u_controller2.buttons_SB_LUT4_I1_O
.sym 26130 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26132 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 26134 new_y2[9]
.sym 26136 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 26137 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 26138 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 26144 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 26145 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 26146 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 26149 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26152 new_y2[8]
.sym 26156 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 26157 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 26160 new_y2[8]
.sym 26161 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26164 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26165 new_y2[9]
.sym 26166 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26167 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 26170 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 26171 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 26173 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26176 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26177 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26178 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26188 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26189 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 26190 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 26194 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 26195 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 26197 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26200 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 26202 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26203 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 26204 u_controller2.buttons_SB_LUT4_I1_O
.sym 26205 frame_rate_$glb_clk
.sym 26209 u_koopa_rom.mem.0.4_RDATA[1]
.sym 26213 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 26249 new_y2[9]
.sym 26251 new_y2[8]
.sym 26255 new_y2[5]
.sym 26258 new_y2[7]
.sym 26261 new_y2[4]
.sym 26262 new_y2[3]
.sym 26278 new_y2[6]
.sym 26279 $PACKER_VCC_NET
.sym 26280 $nextpnr_ICESTORM_LC_31$O
.sym 26282 new_y2[3]
.sym 26286 u_controller2.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26288 new_y2[4]
.sym 26292 u_controller2.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26294 new_y2[5]
.sym 26298 u_controller2.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26300 $PACKER_VCC_NET
.sym 26301 new_y2[6]
.sym 26304 u_controller2.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26306 new_y2[7]
.sym 26310 u_controller2.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 26313 new_y2[8]
.sym 26316 $nextpnr_ICESTORM_LC_32$I3
.sym 26318 new_y2[9]
.sym 26319 $PACKER_VCC_NET
.sym 26326 $nextpnr_ICESTORM_LC_32$I3
.sym 26332 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 26336 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 26342 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26344 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26345 latch2$SB_IO_OUT
.sym 26346 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26347 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26348 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26350 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26353 u_koopa_rom.mem.0.0_RADDR_1
.sym 26355 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 26379 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 26389 ctrl_clk2_SB_LUT4_O_I2[1]
.sym 26398 latch2$SB_IO_OUT
.sym 26422 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 26423 latch2$SB_IO_OUT
.sym 26425 ctrl_clk2_SB_LUT4_O_I2[1]
.sym 26462 data2$SB_IO_IN
.sym 26469 ctrl_clk2$SB_IO_OUT
.sym 26470 $PACKER_GND_NET
.sym 26527 frame_rate
.sym 26551 frame_rate
.sym 27637 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27639 back_addr[7]
.sym 27640 back_addr[0]
.sym 27641 back_addr[6]
.sym 27642 $PACKER_VCC_NET
.sym 27644 back_addr[0]
.sym 27645 $PACKER_VCC_NET
.sym 27655 $PACKER_VCC_NET
.sym 27656 back_addr[7]
.sym 27657 $PACKER_VCC_NET
.sym 27663 back_addr[0]
.sym 27665 back_addr[3]
.sym 27666 back_addr[6]
.sym 27669 back_addr[8]
.sym 27672 back_addr[5]
.sym 27673 back_addr[1]
.sym 27674 back_addr[2]
.sym 27675 back_addr[10]
.sym 27678 back_addr[4]
.sym 27679 back_addr[9]
.sym 27701 back_addr[3]
.sym 27702 back_addr[4]
.sym 27703 back_addr[0]
.sym 27704 back_addr[5]
.sym 27705 back_addr[6]
.sym 27706 back_addr[7]
.sym 27707 back_addr[8]
.sym 27708 back_addr[9]
.sym 27709 back_addr[10]
.sym 27710 back_addr[2]
.sym 27711 back_addr[1]
.sym 27712 clk_out_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27750 $PACKER_GND_NET
.sym 27773 $PACKER_GND_NET
.sym 27775 $PACKER_VCC_NET
.sym 27789 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 27790 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 27814 $PACKER_GND_NET_$glb_clk
.sym 27815 $PACKER_GND_NET
.sym 27824 $PACKER_VCC_NET
.sym 27841 $PACKER_VCC_NET
.sym 27860 back_addr[5]
.sym 27861 back_addr[1]
.sym 27862 back_addr[2]
.sym 27863 back_addr[8]
.sym 27866 back_addr[10]
.sym 27867 back_addr[9]
.sym 27869 back_addr[3]
.sym 27870 back_addr[6]
.sym 27871 back_addr[0]
.sym 27873 back_addr[4]
.sym 27875 $PACKER_VCC_NET
.sym 27877 $PACKER_VCC_NET
.sym 27883 back_addr[7]
.sym 27905 back_addr[3]
.sym 27906 back_addr[4]
.sym 27907 back_addr[0]
.sym 27908 back_addr[5]
.sym 27909 back_addr[6]
.sym 27910 back_addr[7]
.sym 27911 back_addr[8]
.sym 27912 back_addr[9]
.sym 27913 back_addr[10]
.sym 27914 back_addr[2]
.sym 27915 back_addr[1]
.sym 27916 clk_out_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27936 back_addr[5]
.sym 27937 back_addr[1]
.sym 27942 back_addr[10]
.sym 27977 $PACKER_GND_NET
.sym 27979 $PACKER_VCC_NET
.sym 28018 $PACKER_GND_NET_$glb_clk
.sym 28019 $PACKER_GND_NET
.sym 28028 $PACKER_VCC_NET
.sym 28034 back_addr[3]
.sym 28045 $PACKER_VCC_NET
.sym 28049 back_addr[6]
.sym 28050 $PACKER_VCC_NET
.sym 28051 back_addr[7]
.sym 28052 back_addr[0]
.sym 28053 $PACKER_VCC_NET
.sym 28063 $PACKER_VCC_NET
.sym 28065 $PACKER_VCC_NET
.sym 28068 back_addr[7]
.sym 28069 back_addr[3]
.sym 28074 back_addr[6]
.sym 28075 back_addr[0]
.sym 28077 back_addr[8]
.sym 28078 back_addr[2]
.sym 28080 back_addr[5]
.sym 28081 back_addr[1]
.sym 28086 back_addr[10]
.sym 28087 back_addr[9]
.sym 28088 back_addr[4]
.sym 28096 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 28100 u_vga.col_count_SB_DFFSR_Q_R
.sym 28109 back_addr[3]
.sym 28110 back_addr[4]
.sym 28111 back_addr[0]
.sym 28112 back_addr[5]
.sym 28113 back_addr[6]
.sym 28114 back_addr[7]
.sym 28115 back_addr[8]
.sym 28116 back_addr[9]
.sym 28117 back_addr[10]
.sym 28118 back_addr[2]
.sym 28119 back_addr[1]
.sym 28120 clk_out_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28147 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28149 u_marco_rom.mem.0.0_RADDR_3
.sym 28150 $PACKER_GND_NET
.sym 28151 col[1]
.sym 28154 u_vga.col_count_SB_DFFSR_Q_R
.sym 28155 u_marco_rom.mem.0.0_RADDR_4
.sym 28156 next_col[4]
.sym 28158 next_col[5]
.sym 28165 $PACKER_GND_NET
.sym 28183 $PACKER_VCC_NET
.sym 28195 col[1]
.sym 28196 col[3]
.sym 28197 frame_rate
.sym 28198 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 28199 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 28200 col[2]
.sym 28201 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 28202 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 28222 $PACKER_GND_NET_$glb_clk
.sym 28223 $PACKER_GND_NET
.sym 28232 $PACKER_VCC_NET
.sym 28249 next_col[6]
.sym 28250 next_col[8]
.sym 28251 next_col[7]
.sym 28252 next_col[9]
.sym 28253 $PACKER_VCC_NET
.sym 28256 next_col[0]
.sym 28259 u_vga.col_count_SB_DFFSR_Q_R
.sym 28266 u_marco_rom.mem.0.0_RADDR_8
.sym 28269 u_marco_rom.mem.0.0_RADDR_9
.sym 28272 u_marco_rom.mem.0.0_RADDR_10
.sym 28273 u_marco_rom.mem.0.0_RADDR
.sym 28275 u_marco_rom.mem.0.0_RADDR_2
.sym 28276 u_marco_rom.mem.0.0_RADDR_7
.sym 28279 u_marco_rom.mem.0.0_RADDR_6
.sym 28280 u_marco_rom.mem.0.0_RADDR_5
.sym 28281 u_marco_rom.mem.0.0_RADDR_1
.sym 28285 $PACKER_VCC_NET
.sym 28287 u_marco_rom.mem.0.0_RADDR_3
.sym 28292 $PACKER_VCC_NET
.sym 28293 u_marco_rom.mem.0.0_RADDR_4
.sym 28298 next_col[1]
.sym 28299 next_col[2]
.sym 28300 next_col[3]
.sym 28301 next_col[4]
.sym 28302 next_col[5]
.sym 28303 next_col[6]
.sym 28304 next_col[7]
.sym 28313 u_marco_rom.mem.0.0_RADDR_10
.sym 28314 u_marco_rom.mem.0.0_RADDR_9
.sym 28315 u_marco_rom.mem.0.0_RADDR
.sym 28316 u_marco_rom.mem.0.0_RADDR_8
.sym 28317 u_marco_rom.mem.0.0_RADDR_7
.sym 28318 u_marco_rom.mem.0.0_RADDR_6
.sym 28319 u_marco_rom.mem.0.0_RADDR_5
.sym 28320 u_marco_rom.mem.0.0_RADDR_4
.sym 28321 u_marco_rom.mem.0.0_RADDR_3
.sym 28322 u_marco_rom.mem.0.0_RADDR_2
.sym 28323 u_marco_rom.mem.0.0_RADDR_1
.sym 28324 clk_out_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28335 back_addr[0]
.sym 28336 back_addr[1]
.sym 28337 back_addr[1]
.sym 28338 back_addr[0]
.sym 28342 back_addr[1]
.sym 28345 back_addr[0]
.sym 28346 col[1]
.sym 28350 frame_rate
.sym 28356 u_marco_rom.u_palette.index[3]
.sym 28357 next_col[9]
.sym 28359 u_marco_rom.u_palette.index[0]
.sym 28385 $PACKER_GND_NET
.sym 28387 $PACKER_VCC_NET
.sym 28399 next_col[8]
.sym 28400 next_col[9]
.sym 28402 next_col[0]
.sym 28426 $PACKER_GND_NET_$glb_clk
.sym 28427 $PACKER_GND_NET
.sym 28436 $PACKER_VCC_NET
.sym 28442 col[0]
.sym 28444 back_addr[2]
.sym 28446 next_col[7]
.sym 28450 col[4]
.sym 28452 col[6]
.sym 28453 $PACKER_VCC_NET
.sym 28456 back_addr[6]
.sym 28457 u_marco_rom.u_palette.index[3]
.sym 28458 u_marco_rom.u_palette.index[2]
.sym 28462 col[3]
.sym 28463 back_addr[7]
.sym 28464 col[2]
.sym 28470 u_marco_rom.mem.0.0_RADDR
.sym 28472 u_marco_rom.mem.0.0_RADDR_8
.sym 28473 u_marco_rom.mem.0.0_RADDR_1
.sym 28474 u_marco_rom.mem.0.0_RADDR_6
.sym 28476 u_marco_rom.mem.0.0_RADDR_10
.sym 28478 u_marco_rom.mem.0.0_RADDR_9
.sym 28480 $PACKER_VCC_NET
.sym 28482 $PACKER_VCC_NET
.sym 28484 u_marco_rom.mem.0.0_RADDR_7
.sym 28486 u_marco_rom.mem.0.0_RADDR_4
.sym 28496 u_marco_rom.mem.0.0_RADDR_3
.sym 28499 u_marco_rom.mem.0.0_RADDR_2
.sym 28500 u_marco_rom.mem.0.0_RADDR_5
.sym 28507 $PACKER_VCC_NET
.sym 28508 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 28517 u_marco_rom.mem.0.0_RADDR_10
.sym 28518 u_marco_rom.mem.0.0_RADDR_9
.sym 28519 u_marco_rom.mem.0.0_RADDR
.sym 28520 u_marco_rom.mem.0.0_RADDR_8
.sym 28521 u_marco_rom.mem.0.0_RADDR_7
.sym 28522 u_marco_rom.mem.0.0_RADDR_6
.sym 28523 u_marco_rom.mem.0.0_RADDR_5
.sym 28524 u_marco_rom.mem.0.0_RADDR_4
.sym 28525 u_marco_rom.mem.0.0_RADDR_3
.sym 28526 u_marco_rom.mem.0.0_RADDR_2
.sym 28527 u_marco_rom.mem.0.0_RADDR_1
.sym 28528 clk_out_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28549 back_addr[3]
.sym 28550 next_col[8]
.sym 28552 col[7]
.sym 28554 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 28555 u_marco_rom.u_palette.index[0]
.sym 28556 col[5]
.sym 28557 $PACKER_GND_NET
.sym 28558 back_addr[3]
.sym 28560 u_marco_rom.u_palette.index[1]
.sym 28563 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28566 col[6]
.sym 28582 $PACKER_GND_NET
.sym 28591 $PACKER_VCC_NET
.sym 28630 $PACKER_GND_NET_$glb_clk
.sym 28631 $PACKER_GND_NET
.sym 28640 $PACKER_VCC_NET
.sym 28645 back_addr[2]
.sym 28646 $PACKER_VCC_NET
.sym 28647 col[6]
.sym 28650 back_addr[1]
.sym 28655 col[4]
.sym 28657 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 28664 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 28665 $PACKER_VCC_NET
.sym 28666 col[7]
.sym 28667 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 28673 back_addr[4]
.sym 28675 $PACKER_VCC_NET
.sym 28676 back_addr[5]
.sym 28677 back_addr[6]
.sym 28681 back_addr[2]
.sym 28682 back_addr[10]
.sym 28683 back_addr[9]
.sym 28685 back_addr[0]
.sym 28686 back_addr[1]
.sym 28687 back_addr[7]
.sym 28689 back_addr[8]
.sym 28693 $PACKER_VCC_NET
.sym 28696 back_addr[3]
.sym 28705 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 28708 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 28712 back_addr[14]
.sym 28721 back_addr[3]
.sym 28722 back_addr[4]
.sym 28723 back_addr[0]
.sym 28724 back_addr[5]
.sym 28725 back_addr[6]
.sym 28726 back_addr[7]
.sym 28727 back_addr[8]
.sym 28728 back_addr[9]
.sym 28729 back_addr[10]
.sym 28730 back_addr[2]
.sym 28731 back_addr[1]
.sym 28732 clk_out_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28747 back_addr[8]
.sym 28748 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 28749 back_addr[5]
.sym 28751 back_addr[9]
.sym 28753 back_addr[10]
.sym 28755 col[4]
.sym 28757 back_addr[4]
.sym 28760 u_marco_rom.u_palette.index[3]
.sym 28763 u_marco_rom.u_palette.index[0]
.sym 28793 $PACKER_GND_NET
.sym 28804 $PACKER_VCC_NET
.sym 28807 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 28808 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 28813 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 28814 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 28834 $PACKER_GND_NET_$glb_clk
.sym 28835 $PACKER_GND_NET
.sym 28844 $PACKER_VCC_NET
.sym 28849 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28858 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28861 $PACKER_VCC_NET
.sym 28863 back_addr[6]
.sym 28865 back_addr[4]
.sym 28866 u_marco_rom.u_palette.index[2]
.sym 28867 back_addr[10]
.sym 28868 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 28869 $PACKER_VCC_NET
.sym 28870 u_marco_rom.u_palette.index[3]
.sym 28871 back_addr[7]
.sym 28878 back_addr[5]
.sym 28879 $PACKER_VCC_NET
.sym 28881 $PACKER_VCC_NET
.sym 28882 back_addr[2]
.sym 28883 back_addr[1]
.sym 28887 back_addr[3]
.sym 28888 back_addr[6]
.sym 28892 back_addr[4]
.sym 28896 back_addr[7]
.sym 28899 back_addr[8]
.sym 28901 back_addr[9]
.sym 28902 back_addr[10]
.sym 28905 back_addr[0]
.sym 28910 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28911 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 28912 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28914 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28925 back_addr[3]
.sym 28926 back_addr[4]
.sym 28927 back_addr[0]
.sym 28928 back_addr[5]
.sym 28929 back_addr[6]
.sym 28930 back_addr[7]
.sym 28931 back_addr[8]
.sym 28932 back_addr[9]
.sym 28933 back_addr[10]
.sym 28934 back_addr[2]
.sym 28935 back_addr[1]
.sym 28936 clk_out_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28961 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 28963 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28964 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 28967 back_addr[3]
.sym 28968 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28969 u_marco_rom.u_palette.index[1]
.sym 28970 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28971 u_marco_rom.u_palette.index[0]
.sym 28973 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 28974 $PACKER_GND_NET
.sym 28997 $PACKER_GND_NET
.sym 28999 $PACKER_VCC_NET
.sym 29013 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 29014 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 29015 char_y2[2]
.sym 29017 char_y2[3]
.sym 29018 char_y2[1]
.sym 29038 $PACKER_GND_NET_$glb_clk
.sym 29039 $PACKER_GND_NET
.sym 29048 $PACKER_VCC_NET
.sym 29053 back_addr[2]
.sym 29056 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 29057 back_addr[3]
.sym 29058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 29062 char_y2[4]
.sym 29063 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 29064 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 29065 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 29067 char_y2[5]
.sym 29069 $PACKER_VCC_NET
.sym 29073 $PACKER_VCC_NET
.sym 29074 new_y2[2]
.sym 29083 $PACKER_VCC_NET
.sym 29087 back_addr[8]
.sym 29089 back_addr[9]
.sym 29090 back_addr[1]
.sym 29091 back_addr[5]
.sym 29092 back_addr[6]
.sym 29093 back_addr[0]
.sym 29094 back_addr[4]
.sym 29095 back_addr[2]
.sym 29096 back_addr[10]
.sym 29100 back_addr[7]
.sym 29101 $PACKER_VCC_NET
.sym 29105 back_addr[3]
.sym 29115 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29116 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29117 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29118 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29119 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 29120 char_y2[5]
.sym 29129 back_addr[3]
.sym 29130 back_addr[4]
.sym 29131 back_addr[0]
.sym 29132 back_addr[5]
.sym 29133 back_addr[6]
.sym 29134 back_addr[7]
.sym 29135 back_addr[8]
.sym 29136 back_addr[9]
.sym 29137 back_addr[10]
.sym 29138 back_addr[2]
.sym 29139 back_addr[1]
.sym 29140 clk_out_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29158 new_y2[1]
.sym 29163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29169 u_marco_rom.u_palette.index[3]
.sym 29176 u_marco_rom.u_palette.index[0]
.sym 29185 $PACKER_GND_NET
.sym 29203 $PACKER_VCC_NET
.sym 29215 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29216 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29221 char_y2[8]
.sym 29242 $PACKER_GND_NET_$glb_clk
.sym 29243 $PACKER_GND_NET
.sym 29252 $PACKER_VCC_NET
.sym 29254 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 29266 new_y2[5]
.sym 29270 u_marco_rom.u_palette.index[2]
.sym 29271 back_addr[6]
.sym 29273 $PACKER_VCC_NET
.sym 29277 $PACKER_VCC_NET
.sym 29278 u_marco_rom.u_palette.index[3]
.sym 29279 back_addr[7]
.sym 29280 u_koopa_rom.mem.0.0_RADDR
.sym 29285 back_addr[4]
.sym 29287 $PACKER_VCC_NET
.sym 29290 back_addr[2]
.sym 29292 back_addr[3]
.sym 29296 back_addr[6]
.sym 29298 $PACKER_VCC_NET
.sym 29299 back_addr[5]
.sym 29301 back_addr[10]
.sym 29304 back_addr[7]
.sym 29309 back_addr[9]
.sym 29310 back_addr[8]
.sym 29313 back_addr[0]
.sym 29314 back_addr[1]
.sym 29319 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 29320 char_rgb2[0]
.sym 29322 char_rgb2[1]
.sym 29333 back_addr[3]
.sym 29334 back_addr[4]
.sym 29335 back_addr[0]
.sym 29336 back_addr[5]
.sym 29337 back_addr[6]
.sym 29338 back_addr[7]
.sym 29339 back_addr[8]
.sym 29340 back_addr[9]
.sym 29341 back_addr[10]
.sym 29342 back_addr[2]
.sym 29343 back_addr[1]
.sym 29344 clk_out_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29373 $PACKER_GND_NET
.sym 29379 u_marco_rom.u_palette.index[0]
.sym 29380 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29382 u_marco_rom.u_palette.index[1]
.sym 29391 $PACKER_VCC_NET
.sym 29398 $PACKER_GND_NET
.sym 29421 char_rgb2[3]
.sym 29422 char_rgb2[4]
.sym 29423 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 29425 char_rgb2[5]
.sym 29426 char_rgb2[2]
.sym 29446 $PACKER_GND_NET_$glb_clk
.sym 29447 $PACKER_GND_NET
.sym 29456 $PACKER_VCC_NET
.sym 29464 inside_char_tile2
.sym 29473 $PACKER_VCC_NET
.sym 29481 $PACKER_VCC_NET
.sym 29489 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29491 $PACKER_VCC_NET
.sym 29492 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29494 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29495 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29496 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29501 u_koopa_rom.mem.0.0_RADDR_1
.sym 29502 $PACKER_VCC_NET
.sym 29504 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29507 u_koopa_rom.mem.0.0_RADDR
.sym 29518 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29537 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29538 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29540 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29541 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29542 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29543 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29544 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29545 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29546 u_koopa_rom.mem.0.0_RADDR_1
.sym 29547 u_koopa_rom.mem.0.0_RADDR
.sym 29548 clk_out_$glb_clk
.sym 29549 $PACKER_VCC_NET
.sym 29550 $PACKER_VCC_NET
.sym 29579 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 29582 u_marco_rom.u_palette.index[3]
.sym 29593 $PACKER_GND_NET
.sym 29611 $PACKER_VCC_NET
.sym 29646 $PACKER_GND_NET_$glb_clk
.sym 29647 $PACKER_GND_NET
.sym 29656 $PACKER_VCC_NET
.sym 29666 rgb[0]$SB_IO_OUT
.sym 29697 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 29712 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 31181 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31295 back_addr[10]
.sym 31315 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31320 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31331 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31339 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31341 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31356 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31357 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31358 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31362 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31364 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31365 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31418 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 31420 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 31541 back_addr[4]
.sym 31543 back_addr[7]
.sym 31663 $PACKER_VCC_NET
.sym 31668 col[1]
.sym 31670 col[3]
.sym 31671 next_col[4]
.sym 31672 next_row[4]
.sym 31673 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31674 next_row[5]
.sym 31683 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31696 next_col[4]
.sym 31699 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 31700 next_col[6]
.sym 31702 next_col[7]
.sym 31703 next_col[9]
.sym 31706 next_col[5]
.sym 31709 next_col[8]
.sym 31731 next_col[9]
.sym 31732 next_col[4]
.sym 31733 next_col[5]
.sym 31734 next_col[8]
.sym 31755 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 31756 next_col[7]
.sym 31757 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 31758 next_col[6]
.sym 31762 vsync_SB_LUT4_O_I2
.sym 31763 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 31764 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31766 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31767 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31768 back_addr[0]
.sym 31769 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 31774 next_col[9]
.sym 31786 next_col[8]
.sym 31787 next_row[8]
.sym 31788 next_col[9]
.sym 31789 next_row[9]
.sym 31790 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31791 back_addr[10]
.sym 31792 next_col[0]
.sym 31794 next_row[2]
.sym 31797 u_vga.col_count_SB_DFFSR_Q_R
.sym 31804 next_col[1]
.sym 31805 next_col[2]
.sym 31806 next_col[3]
.sym 31809 next_col[6]
.sym 31810 next_col[7]
.sym 31815 next_col[4]
.sym 31816 next_col[5]
.sym 31820 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 31821 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31823 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31825 next_col[0]
.sym 31829 next_row[2]
.sym 31830 next_row[3]
.sym 31833 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 31834 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 31837 next_col[1]
.sym 31844 next_col[3]
.sym 31848 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 31849 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 31850 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31851 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 31854 next_col[3]
.sym 31855 next_col[2]
.sym 31856 next_col[1]
.sym 31857 next_col[0]
.sym 31860 next_col[5]
.sym 31861 next_col[3]
.sym 31862 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 31869 next_col[2]
.sym 31872 next_col[0]
.sym 31873 next_row[2]
.sym 31874 next_col[6]
.sym 31875 next_col[7]
.sym 31878 next_col[4]
.sym 31879 next_col[2]
.sym 31880 next_col[1]
.sym 31881 next_row[3]
.sym 31883 clk_out_$glb_clk
.sym 31886 next_row[1]
.sym 31887 next_row[2]
.sym 31888 next_row[3]
.sym 31889 next_row[4]
.sym 31890 next_row[5]
.sym 31891 next_row[6]
.sym 31892 next_row[7]
.sym 31897 col[1]
.sym 31898 back_addr[0]
.sym 31899 col[2]
.sym 31901 col[3]
.sym 31905 $PACKER_VCC_NET
.sym 31909 next_col[4]
.sym 31911 $PACKER_VCC_NET
.sym 31913 next_col[6]
.sym 31914 u_vga.col_count_SB_DFFSR_Q_R
.sym 31916 col[2]
.sym 31918 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 31920 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 31928 next_col[2]
.sym 31930 u_vga.col_count_SB_DFFSR_Q_R
.sym 31932 next_col[6]
.sym 31937 next_col[0]
.sym 31938 next_col[4]
.sym 31943 next_col[1]
.sym 31947 next_col[5]
.sym 31953 next_col[3]
.sym 31957 next_col[7]
.sym 31958 $nextpnr_ICESTORM_LC_48$O
.sym 31961 next_col[0]
.sym 31964 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 31967 next_col[1]
.sym 31968 next_col[0]
.sym 31970 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 31973 next_col[2]
.sym 31974 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 31976 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31978 next_col[3]
.sym 31980 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 31982 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 31984 next_col[4]
.sym 31986 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31988 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 31991 next_col[5]
.sym 31992 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 31994 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 31997 next_col[6]
.sym 31998 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 32000 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 32002 next_col[7]
.sym 32004 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 32006 clk_out_$glb_clk
.sym 32007 u_vga.col_count_SB_DFFSR_Q_R
.sym 32008 next_row[8]
.sym 32009 next_row[9]
.sym 32012 next_row[0]
.sym 32014 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 32020 col[5]
.sym 32022 next_col[5]
.sym 32024 next_col[4]
.sym 32026 col[6]
.sym 32028 u_vga.col_count_SB_DFFSR_Q_R
.sym 32030 back_addr[3]
.sym 32031 $PACKER_GND_NET
.sym 32033 back_addr[4]
.sym 32037 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 32039 back_addr[7]
.sym 32041 next_col[6]
.sym 32042 next_col[9]
.sym 32043 next_row[9]
.sym 32044 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 32049 next_col[8]
.sym 32060 next_col[0]
.sym 32062 u_vga.col_count_SB_DFFSR_Q_R
.sym 32074 next_col[9]
.sym 32081 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 32084 next_col[8]
.sym 32085 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 32089 next_col[9]
.sym 32091 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 32101 next_col[0]
.sym 32129 clk_out_$glb_clk
.sym 32130 u_vga.col_count_SB_DFFSR_Q_R
.sym 32131 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 32132 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 32133 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 32134 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 32135 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 32136 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 32137 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 32138 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 32143 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32147 col[7]
.sym 32150 u_vga.col_count_SB_DFFSR_Q_R
.sym 32154 next_col[7]
.sym 32155 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32158 next_row[1]
.sym 32159 $PACKER_VCC_NET
.sym 32161 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32164 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32172 col[8]
.sym 32177 col[3]
.sym 32178 $PACKER_VCC_NET
.sym 32185 col[4]
.sym 32186 $PACKER_VCC_NET
.sym 32187 col[6]
.sym 32191 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32196 col[5]
.sym 32201 col[7]
.sym 32204 $nextpnr_ICESTORM_LC_19$O
.sym 32206 col[3]
.sym 32210 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32212 col[4]
.sym 32213 $PACKER_VCC_NET
.sym 32216 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32218 col[5]
.sym 32219 $PACKER_VCC_NET
.sym 32222 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32224 col[6]
.sym 32228 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32231 col[7]
.sym 32234 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 32236 col[8]
.sym 32237 $PACKER_VCC_NET
.sym 32240 $nextpnr_ICESTORM_LC_20$I3
.sym 32242 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32243 $PACKER_VCC_NET
.sym 32250 $nextpnr_ICESTORM_LC_20$I3
.sym 32254 back_addr[4]
.sym 32255 back_addr[5]
.sym 32256 back_addr[6]
.sym 32257 back_addr[7]
.sym 32258 back_addr[8]
.sym 32259 back_addr[9]
.sym 32260 back_addr[10]
.sym 32261 back_addr[11]
.sym 32266 col[8]
.sym 32278 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 32279 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 32280 next_row[8]
.sym 32281 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32282 next_row[2]
.sym 32283 back_addr[10]
.sym 32284 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 32285 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32287 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32289 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 32295 col[3]
.sym 32297 col[8]
.sym 32301 $PACKER_VCC_NET
.sym 32305 col[2]
.sym 32306 col[4]
.sym 32307 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32308 col[5]
.sym 32309 $PACKER_VCC_NET
.sym 32310 col[6]
.sym 32311 col[7]
.sym 32327 $nextpnr_ICESTORM_LC_29$O
.sym 32329 col[2]
.sym 32333 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32335 col[3]
.sym 32336 $PACKER_VCC_NET
.sym 32339 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32341 $PACKER_VCC_NET
.sym 32342 col[4]
.sym 32345 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32347 col[5]
.sym 32351 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32354 col[6]
.sym 32357 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32359 col[7]
.sym 32360 $PACKER_VCC_NET
.sym 32363 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 32365 $PACKER_VCC_NET
.sym 32366 col[8]
.sym 32369 $nextpnr_ICESTORM_LC_30$I3
.sym 32371 $PACKER_VCC_NET
.sym 32372 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 32377 back_addr[12]
.sym 32378 back_addr[13]
.sym 32379 back_addr_SB_DFF_Q_D
.sym 32380 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32381 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32382 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32383 row[0]
.sym 32384 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 32386 back_addr[9]
.sym 32390 back_addr[10]
.sym 32391 col[8]
.sym 32392 back_addr[7]
.sym 32396 back_addr[4]
.sym 32398 back_addr[5]
.sym 32400 back_addr[6]
.sym 32401 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 32402 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32404 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32405 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32406 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 32407 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32409 $PACKER_VCC_NET
.sym 32411 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32413 $nextpnr_ICESTORM_LC_30$I3
.sym 32425 back_addr[14]
.sym 32436 back_addr_SB_DFF_Q_D
.sym 32443 back_addr[13]
.sym 32454 $nextpnr_ICESTORM_LC_30$I3
.sym 32471 back_addr[14]
.sym 32472 back_addr[13]
.sym 32496 back_addr_SB_DFF_Q_D
.sym 32498 clk_out_$glb_clk
.sym 32500 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32501 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32502 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32514 $PACKER_GND_NET
.sym 32517 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32526 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32531 next_row[9]
.sym 32532 row[0]
.sym 32534 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 32535 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32542 $PACKER_VCC_NET
.sym 32545 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32550 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32552 char_y2[5]
.sym 32553 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32554 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 32561 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 32569 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 32574 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32575 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 32576 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 32582 $PACKER_VCC_NET
.sym 32610 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32612 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32613 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32617 char_y2[5]
.sym 32621 clk_out_$glb_clk
.sym 32622 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 32631 clk_in$SB_IO_IN
.sym 32635 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32640 char_y2[5]
.sym 32642 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_DFFSR_Q_R
.sym 32646 $PACKER_VCC_NET
.sym 32647 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 32648 back_addr[12]
.sym 32649 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32651 $PACKER_VCC_NET
.sym 32656 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 32657 tile_rgb_SB_DFFSR_Q_R
.sym 32658 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 32666 char_y2[4]
.sym 32667 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32670 char_y2[3]
.sym 32672 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32673 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32674 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32675 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32676 char_y2[2]
.sym 32677 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 32678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32679 char_y2[1]
.sym 32680 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32684 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32685 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32686 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32687 char_y2[5]
.sym 32689 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32690 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32692 row[0]
.sym 32694 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32696 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 32698 row[0]
.sym 32699 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32702 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 32704 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32705 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32706 char_y2[1]
.sym 32708 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 32710 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32711 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32712 char_y2[2]
.sym 32714 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 32716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 32717 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 32718 char_y2[3]
.sym 32720 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32722 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 32723 char_y2[4]
.sym 32726 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32727 char_y2[5]
.sym 32728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32729 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32730 char_y2[4]
.sym 32732 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32734 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32735 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32738 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32741 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32748 inside_plt_tile_next_next
.sym 32749 tile_rgb_SB_DFFSR_Q_R
.sym 32751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 32753 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 32770 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 32772 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 32773 char_y2[5]
.sym 32775 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 32776 back_addr[10]
.sym 32782 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32789 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 32792 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32793 new_y2[1]
.sym 32799 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32801 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 32805 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32811 new_y2[2]
.sym 32812 new_y2[3]
.sym 32816 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 32819 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32821 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32822 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32825 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 32827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 32828 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 32831 $nextpnr_ICESTORM_LC_4$I3
.sym 32834 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 32835 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 32841 $nextpnr_ICESTORM_LC_4$I3
.sym 32847 new_y2[2]
.sym 32858 new_y2[3]
.sym 32863 new_y2[1]
.sym 32867 clk_out_$glb_clk
.sym 32870 tile_rgb[3]
.sym 32871 tile_rgb[2]
.sym 32873 tile_rgb[1]
.sym 32875 tile_rgb[0]
.sym 32883 u_koopa_rom.mem.0.0_RADDR
.sym 32884 u_controller2.buttons_SB_LUT4_I1_1_O
.sym 32892 $PACKER_VCC_NET
.sym 32893 inside_plt_tile_next_next
.sym 32894 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 32901 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 32902 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32903 new_y2[8]
.sym 32912 new_y2[5]
.sym 32914 $PACKER_VCC_NET
.sym 32924 char_y2[8]
.sym 32932 char_y2[9]
.sym 32933 char_y2[5]
.sym 32934 char_y2[6]
.sym 32936 char_y2[7]
.sym 32940 char_y2[4]
.sym 32942 $nextpnr_ICESTORM_LC_1$O
.sym 32944 char_y2[4]
.sym 32948 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32951 char_y2[5]
.sym 32954 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32956 char_y2[6]
.sym 32957 $PACKER_VCC_NET
.sym 32958 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32960 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32963 char_y2[7]
.sym 32964 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32966 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32968 char_y2[8]
.sym 32970 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32972 $nextpnr_ICESTORM_LC_2$I3
.sym 32974 char_y2[9]
.sym 32976 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32982 $nextpnr_ICESTORM_LC_2$I3
.sym 32988 new_y2[5]
.sym 32990 clk_out_$glb_clk
.sym 32994 tile_rgb[5]
.sym 32997 tile_rgb[4]
.sym 33005 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 33011 $PACKER_GND_NET
.sym 33014 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 33016 tile_rgb[2]
.sym 33020 tile_rgb[1]
.sym 33024 tile_rgb[0]
.sym 33042 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33045 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 33053 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33061 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 33062 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33063 new_y2[8]
.sym 33066 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33067 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 33068 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33073 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 33074 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 33075 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 33105 new_y2[8]
.sym 33113 clk_out_$glb_clk
.sym 33115 inside_plt_tile
.sym 33118 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 33119 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 33121 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 33139 tile_rgb[5]
.sym 33142 tile_rgb[3]
.sym 33159 char_rgb2[0]
.sym 33160 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 33161 u_marco_rom.u_palette.index[2]
.sym 33164 u_marco_rom.u_palette.index[0]
.sym 33167 u_marco_rom.u_palette.index[3]
.sym 33169 char_rgb2[1]
.sym 33170 inside_char_tile2
.sym 33174 u_marco_rom.u_palette.index[1]
.sym 33201 char_rgb2[1]
.sym 33202 inside_char_tile2
.sym 33203 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 33204 char_rgb2[0]
.sym 33207 u_marco_rom.u_palette.index[0]
.sym 33208 u_marco_rom.u_palette.index[1]
.sym 33209 u_marco_rom.u_palette.index[2]
.sym 33210 u_marco_rom.u_palette.index[3]
.sym 33219 u_marco_rom.u_palette.index[2]
.sym 33220 u_marco_rom.u_palette.index[3]
.sym 33221 u_marco_rom.u_palette.index[0]
.sym 33222 u_marco_rom.u_palette.index[1]
.sym 33236 clk_out_$glb_clk
.sym 33238 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 33239 final_rgb[2]
.sym 33240 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 33242 final_rgb[5]
.sym 33243 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 33244 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 33252 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 33279 u_marco_rom.u_palette.index[2]
.sym 33283 u_marco_rom.u_palette.index[0]
.sym 33286 u_marco_rom.u_palette.index[1]
.sym 33287 u_marco_rom.u_palette.index[3]
.sym 33289 char_rgb2[3]
.sym 33290 char_rgb2[4]
.sym 33298 u_marco_rom.u_palette.index[3]
.sym 33309 char_rgb2[5]
.sym 33310 char_rgb2[2]
.sym 33324 u_marco_rom.u_palette.index[2]
.sym 33325 u_marco_rom.u_palette.index[1]
.sym 33326 u_marco_rom.u_palette.index[0]
.sym 33327 u_marco_rom.u_palette.index[3]
.sym 33330 u_marco_rom.u_palette.index[3]
.sym 33331 u_marco_rom.u_palette.index[2]
.sym 33332 u_marco_rom.u_palette.index[1]
.sym 33333 u_marco_rom.u_palette.index[0]
.sym 33336 char_rgb2[4]
.sym 33337 char_rgb2[5]
.sym 33338 char_rgb2[2]
.sym 33339 char_rgb2[3]
.sym 33348 u_marco_rom.u_palette.index[2]
.sym 33349 u_marco_rom.u_palette.index[3]
.sym 33351 u_marco_rom.u_palette.index[1]
.sym 33354 u_marco_rom.u_palette.index[3]
.sym 33355 u_marco_rom.u_palette.index[2]
.sym 33356 u_marco_rom.u_palette.index[1]
.sym 33357 u_marco_rom.u_palette.index[0]
.sym 33359 clk_out_$glb_clk
.sym 33376 $PACKER_VCC_NET
.sym 33377 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 33379 u_koopa_rom.mem.0.4_RDATA[1]
.sym 33484 data1$SB_IO_IN
.sym 33493 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 33494 $PACKER_GND_NET
.sym 34988 next_row[5]
.sym 35112 next_row[6]
.sym 35125 back_addr[3]
.sym 35245 back_addr[7]
.sym 35361 $PACKER_GND_NET
.sym 35377 back_addr[9]
.sym 35379 back_addr[8]
.sym 35380 back_addr[6]
.sym 35496 next_row[1]
.sym 35498 next_row[2]
.sym 35500 next_row[3]
.sym 35502 next_row[4]
.sym 35504 next_row[5]
.sym 35526 next_row[3]
.sym 35528 $PACKER_VCC_NET
.sym 35529 next_row[5]
.sym 35531 next_row[8]
.sym 35532 next_row[6]
.sym 35534 next_row[7]
.sym 35535 next_row[4]
.sym 35536 $PACKER_VCC_NET
.sym 35539 next_row[2]
.sym 35542 next_row[9]
.sym 35543 $nextpnr_ICESTORM_LC_43$O
.sym 35545 next_row[2]
.sym 35549 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35551 next_row[3]
.sym 35555 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35557 next_row[4]
.sym 35558 $PACKER_VCC_NET
.sym 35561 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35563 next_row[5]
.sym 35567 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35569 next_row[6]
.sym 35573 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35576 next_row[7]
.sym 35579 vsync_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 35582 next_row[8]
.sym 35585 $nextpnr_ICESTORM_LC_44$I3
.sym 35587 next_row[9]
.sym 35588 $PACKER_VCC_NET
.sym 35594 vsync$SB_IO_OUT
.sym 35600 back_addr[1]
.sym 35606 next_col[4]
.sym 35607 next_col[6]
.sym 35615 $PACKER_VCC_NET
.sym 35617 next_row[8]
.sym 35618 next_row[6]
.sym 35619 next_row[9]
.sym 35620 next_row[7]
.sym 35621 back_addr[3]
.sym 35625 next_row[0]
.sym 35629 $nextpnr_ICESTORM_LC_44$I3
.sym 35635 next_row[1]
.sym 35636 next_row[0]
.sym 35639 next_row[5]
.sym 35640 next_row[6]
.sym 35643 col[3]
.sym 35644 next_row[2]
.sym 35645 next_row[3]
.sym 35646 next_row[4]
.sym 35649 next_row[7]
.sym 35650 next_row[8]
.sym 35651 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 35654 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 35658 next_row[8]
.sym 35659 next_col[8]
.sym 35660 next_row[9]
.sym 35661 next_col[9]
.sym 35665 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 35670 $nextpnr_ICESTORM_LC_44$I3
.sym 35674 next_row[0]
.sym 35675 next_row[1]
.sym 35676 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 35679 next_col[9]
.sym 35680 next_row[9]
.sym 35681 next_col[8]
.sym 35682 next_row[8]
.sym 35691 next_row[8]
.sym 35692 next_row[9]
.sym 35693 next_row[3]
.sym 35694 next_row[2]
.sym 35698 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 35699 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 35703 col[3]
.sym 35709 next_row[5]
.sym 35710 next_row[6]
.sym 35711 next_row[4]
.sym 35712 next_row[7]
.sym 35714 clk_out_$glb_clk
.sym 35716 back_addr[3]
.sym 35720 col[5]
.sym 35721 col[4]
.sym 35722 col[6]
.sym 35723 back_addr[2]
.sym 35730 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35733 back_addr[1]
.sym 35734 next_col[9]
.sym 35738 next_col[6]
.sym 35741 col[5]
.sym 35743 col[4]
.sym 35745 next_row[8]
.sym 35747 next_row[9]
.sym 35751 $PACKER_VCC_NET
.sym 35759 next_row[2]
.sym 35761 next_row[0]
.sym 35762 next_row[5]
.sym 35768 u_vga.col_count_SB_DFFSR_Q_R
.sym 35769 next_row[0]
.sym 35770 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35774 next_row[1]
.sym 35776 next_row[3]
.sym 35777 next_row[4]
.sym 35780 next_row[7]
.sym 35787 next_row[6]
.sym 35789 $nextpnr_ICESTORM_LC_49$O
.sym 35791 next_row[0]
.sym 35795 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 35798 next_row[1]
.sym 35799 next_row[0]
.sym 35801 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 35804 next_row[2]
.sym 35805 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 35807 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 35810 next_row[3]
.sym 35811 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 35813 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 35816 next_row[4]
.sym 35817 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 35819 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 35822 next_row[5]
.sym 35823 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 35825 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35827 next_row[6]
.sym 35829 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 35831 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 35834 next_row[7]
.sym 35835 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35836 u_vga.col_count_SB_DFFSR_Q_R
.sym 35837 clk_out_$glb_clk
.sym 35838 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35842 rgb_SB_LUT4_O_I2
.sym 35843 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 35844 col[7]
.sym 35845 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 35846 inside_char_tile1
.sym 35851 col[3]
.sym 35852 col[6]
.sym 35853 $PACKER_VCC_NET
.sym 35855 next_row[1]
.sym 35856 back_addr[2]
.sym 35857 col[1]
.sym 35858 $PACKER_VCC_NET
.sym 35859 $PACKER_GND_NET
.sym 35862 next_col[4]
.sym 35863 back_addr[4]
.sym 35864 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 35865 back_addr[5]
.sym 35867 back_addr[6]
.sym 35868 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 35869 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 35870 next_row[5]
.sym 35871 back_addr[8]
.sym 35872 next_row[6]
.sym 35873 back_addr[9]
.sym 35874 next_row[7]
.sym 35875 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 35882 u_vga.col_count_SB_DFFSR_Q_R
.sym 35886 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35889 next_row[9]
.sym 35900 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35904 next_row[8]
.sym 35908 next_row[0]
.sym 35910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 35912 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 35914 next_row[8]
.sym 35916 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 35920 next_row[9]
.sym 35922 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 35940 next_row[0]
.sym 35950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 35951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35959 u_vga.col_count_SB_DFFSR_Q_R
.sym 35960 clk_out_$glb_clk
.sym 35961 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35962 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 35963 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35964 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35965 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 35966 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35967 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 35968 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35969 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 35974 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 35979 next_col[9]
.sym 35980 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 35982 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 35990 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 35991 next_row[0]
.sym 35992 col[7]
.sym 35994 next_row[4]
.sym 35996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 35997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36009 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36018 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36020 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36021 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36023 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36024 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36026 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36029 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36030 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36031 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36033 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36034 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36035 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36037 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36038 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36041 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36043 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36044 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36045 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36047 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36049 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36050 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36051 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36053 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36055 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 36056 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36057 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 36059 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36061 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36062 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36063 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36065 $nextpnr_ICESTORM_LC_53$I3
.sym 36068 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36069 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36075 $nextpnr_ICESTORM_LC_53$I3
.sym 36079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36081 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36086 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36097 col[2]
.sym 36104 $PACKER_VCC_NET
.sym 36108 $PACKER_VCC_NET
.sym 36109 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36111 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36112 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 36113 next_row[7]
.sym 36115 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36117 back_addr[4]
.sym 36118 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 36119 back_addr[5]
.sym 36120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36126 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 36127 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 36134 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 36136 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 36137 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 36138 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 36141 col[8]
.sym 36146 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 36147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36150 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 36152 col[7]
.sym 36158 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 36160 col[7]
.sym 36161 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 36164 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 36166 col[8]
.sym 36167 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36168 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 36170 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 36172 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 36173 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 36174 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 36176 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 36179 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 36180 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 36182 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 36184 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 36186 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 36188 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 36191 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 36192 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 36194 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 36197 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 36198 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 36200 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 36203 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 36204 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 36206 clk_out_$glb_clk
.sym 36210 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 36211 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 36213 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36214 char_y1[1]
.sym 36215 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36220 back_addr[4]
.sym 36222 back_addr[9]
.sym 36224 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36226 back_addr[6]
.sym 36228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 36230 back_addr[8]
.sym 36231 char_y1[2]
.sym 36235 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36237 $PACKER_VCC_NET
.sym 36238 next_row[8]
.sym 36239 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36240 next_row[9]
.sym 36244 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 36251 next_row[1]
.sym 36253 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36256 back_addr[11]
.sym 36257 next_row[2]
.sym 36258 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36259 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 36261 next_row[0]
.sym 36263 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36278 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 36281 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 36283 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 36285 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 36287 $nextpnr_ICESTORM_LC_58$I3
.sym 36289 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 36291 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 36297 $nextpnr_ICESTORM_LC_58$I3
.sym 36300 next_row[2]
.sym 36309 back_addr[11]
.sym 36315 next_row[1]
.sym 36321 next_row[0]
.sym 36325 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36326 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36327 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36329 clk_out_$glb_clk
.sym 36331 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 36332 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 36333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36334 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36335 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36336 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 36337 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 36343 back_addr[12]
.sym 36344 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36346 $PACKER_VCC_NET
.sym 36347 $PACKER_GND_NET
.sym 36348 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36350 $PACKER_VCC_NET
.sym 36360 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 36363 next_row[5]
.sym 36364 next_row[6]
.sym 36365 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36366 next_row[7]
.sym 36376 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36380 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36383 next_row[8]
.sym 36385 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36389 next_row[5]
.sym 36391 next_row[6]
.sym 36406 next_row[6]
.sym 36414 next_row[8]
.sym 36417 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36419 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36420 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36423 next_row[5]
.sym 36452 clk_out_$glb_clk
.sym 36454 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 36455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 36456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 36457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 36459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 36460 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36470 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36478 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36479 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 36480 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 36481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 36488 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 36489 tile_rgb_SB_DFFSR_Q_R
.sym 36495 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36496 $PACKER_VCC_NET
.sym 36497 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36498 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36499 row[0]
.sym 36501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36504 $PACKER_VCC_NET
.sym 36505 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36507 $PACKER_VCC_NET
.sym 36509 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 36527 $nextpnr_ICESTORM_LC_14$O
.sym 36530 row[0]
.sym 36533 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36539 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36541 $PACKER_VCC_NET
.sym 36542 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36545 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 36548 $PACKER_VCC_NET
.sym 36551 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36553 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 36554 $PACKER_VCC_NET
.sym 36557 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36560 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36563 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36565 $PACKER_VCC_NET
.sym 36566 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36569 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36572 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36577 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36578 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36579 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 36580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 36581 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 36583 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 36584 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 36602 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 36604 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 36605 back_addr[4]
.sym 36607 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36611 back_addr[5]
.sym 36612 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 36613 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36620 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36623 back_addr[12]
.sym 36624 next_row[9]
.sym 36626 $PACKER_VCC_NET
.sym 36629 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 36630 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 36633 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 36647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36649 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 36650 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36653 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36656 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 36658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 36659 $PACKER_VCC_NET
.sym 36663 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 36664 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 36665 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 36666 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 36672 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 36684 next_row[9]
.sym 36695 back_addr[12]
.sym 36698 clk_out_$glb_clk
.sym 36700 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 36701 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 36702 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 36703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 36704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36705 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 36706 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 36707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 36719 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 36725 next_row[9]
.sym 36726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 36730 next_row[8]
.sym 36732 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 36741 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 36745 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 36746 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 36748 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36749 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 36750 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 36753 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 36754 tile_rgb_SB_DFFSR_Q_R
.sym 36755 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 36756 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36772 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 36780 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 36782 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 36783 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36786 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36787 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 36788 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 36798 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 36799 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36800 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 36810 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 36811 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36813 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 36821 clk_out_$glb_clk
.sym 36822 tile_rgb_SB_DFFSR_Q_R
.sym 36823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 36825 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 36826 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 36828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36839 tile_rgb[3]
.sym 36842 tile_rgb_SB_DFFSR_Q_R
.sym 36847 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36848 next_row[5]
.sym 36849 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36851 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36852 u_koopa_rom.mem.0.0_RADDR_1
.sym 36853 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36854 next_row[7]
.sym 36855 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36856 next_row[6]
.sym 36857 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36869 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 36872 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 36873 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 36876 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 36879 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36884 tile_rgb_SB_DFFSR_Q_R
.sym 36910 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 36911 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36912 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 36927 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 36928 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 36930 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 36944 clk_out_$glb_clk
.sym 36945 tile_rgb_SB_DFFSR_Q_R
.sym 36951 rgb_SB_LUT4_O_I3
.sym 36952 rgb[5]$SB_IO_OUT
.sym 36953 char_rgb1[4]
.sym 36970 tile_rgb_SB_DFFSR_Q_R
.sym 36973 rgb_SB_LUT4_O_I3
.sym 36975 rgb[5]$SB_IO_OUT
.sym 36988 inside_plt_tile_next_next
.sym 36989 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 36990 char_rgb2[0]
.sym 36991 tile_rgb[0]
.sym 36992 tile_rgb[4]
.sym 36995 tile_rgb[1]
.sym 37000 char_rgb2[1]
.sym 37011 inside_plt_tile
.sym 37021 inside_plt_tile_next_next
.sym 37038 inside_plt_tile
.sym 37040 tile_rgb[4]
.sym 37044 char_rgb2[1]
.sym 37045 tile_rgb[1]
.sym 37046 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37047 inside_plt_tile
.sym 37056 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37057 char_rgb2[0]
.sym 37058 tile_rgb[0]
.sym 37059 inside_plt_tile
.sym 37067 clk_out_$glb_clk
.sym 37069 final_rgb[3]
.sym 37070 char_rgb1[5]
.sym 37071 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 37072 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 37073 char_rgb1[3]
.sym 37074 final_rgb[0]
.sym 37075 final_rgb[4]
.sym 37076 final_rgb[1]
.sym 37082 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 37092 char_rgb1_SB_DFFSR_Q_R[3]
.sym 37110 inside_plt_tile
.sym 37113 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 37114 tile_rgb[5]
.sym 37115 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 37117 char_rgb2[2]
.sym 37118 char_rgb1[2]
.sym 37119 tile_rgb[2]
.sym 37120 char_rgb2[3]
.sym 37121 char_rgb2[4]
.sym 37124 char_rgb2[5]
.sym 37125 tile_rgb[3]
.sym 37127 char_rgb1[5]
.sym 37128 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 37136 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37137 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 37143 inside_plt_tile
.sym 37144 char_rgb2[3]
.sym 37145 tile_rgb[3]
.sym 37146 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37149 char_rgb1[2]
.sym 37150 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 37151 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 37155 inside_plt_tile
.sym 37156 char_rgb2[5]
.sym 37157 tile_rgb[5]
.sym 37158 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37167 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 37169 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 37170 char_rgb1[5]
.sym 37173 char_rgb2[2]
.sym 37174 inside_plt_tile
.sym 37175 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37176 tile_rgb[2]
.sym 37179 char_rgb2[4]
.sym 37180 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 37181 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 37182 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 37190 clk_out_$glb_clk
.sym 37192 rgb[4]$SB_IO_OUT
.sym 37195 rgb[0]$SB_IO_OUT
.sym 37204 char_rgb1_SB_DFFSR_Q_R[3]
.sym 37207 char_rgb1_SB_DFFSR_Q_R[2]
.sym 37208 final_rgb[2]
.sym 37213 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 37214 char_rgb1[2]
.sym 37223 char_rgb1_SB_DFFSR_Q_R[0]
.sym 37317 data2$SB_IO_IN
.sym 37325 data1$SB_IO_IN
.sym 37330 rgb[4]$SB_IO_OUT
.sym 37345 latch2$SB_IO_OUT
.sym 37351 data1$SB_IO_IN
.sym 37363 ctrl_clk1$SB_IO_OUT
.sym 37377 ctrl_clk1$SB_IO_OUT
.sym 37385 ctrl_clk1$SB_IO_OUT
.sym 39066 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 39071 back_addr[8]
.sym 39076 back_addr[9]
.sym 39077 back_addr[6]
.sym 39307 hsync_SB_LUT4_O_I2
.sym 39325 back_addr[3]
.sym 39333 next_col[7]
.sym 39347 $PACKER_VCC_NET
.sym 39361 next_row[5]
.sym 39362 next_row[8]
.sym 39363 next_row[6]
.sym 39365 next_row[3]
.sym 39367 next_row[4]
.sym 39369 next_row[1]
.sym 39371 next_row[2]
.sym 39373 next_row[7]
.sym 39374 $nextpnr_ICESTORM_LC_34$O
.sym 39377 next_row[1]
.sym 39380 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39382 next_row[2]
.sym 39383 $PACKER_VCC_NET
.sym 39386 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39388 next_row[3]
.sym 39392 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39394 next_row[4]
.sym 39395 $PACKER_VCC_NET
.sym 39398 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39400 next_row[5]
.sym 39404 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39407 next_row[6]
.sym 39410 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39413 next_row[7]
.sym 39416 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39418 next_row[8]
.sym 39430 hsync$SB_IO_OUT
.sym 39451 back_addr[2]
.sym 39452 next_col[8]
.sym 39453 back_addr[3]
.sym 39454 back_addr[1]
.sym 39458 col[7]
.sym 39460 vsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39473 vsync_SB_LUT4_O_I2
.sym 39478 col[4]
.sym 39492 next_row[9]
.sym 39495 $PACKER_VCC_NET
.sym 39497 vsync_SB_LUT4_O_I3
.sym 39499 $PACKER_VCC_NET
.sym 39500 next_row[9]
.sym 39506 vsync_SB_LUT4_O_I2
.sym 39507 vsync_SB_LUT4_O_I3
.sym 39543 col[4]
.sym 39545 clk_out_$glb_clk
.sym 39560 back_addr[4]
.sym 39561 back_addr[6]
.sym 39562 back_addr[9]
.sym 39563 vsync$SB_IO_OUT
.sym 39564 back_addr[5]
.sym 39570 back_addr[8]
.sym 39571 $PACKER_VCC_NET
.sym 39572 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 39573 col[4]
.sym 39575 col[6]
.sym 39577 back_addr[2]
.sym 39579 back_addr[3]
.sym 39580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 39582 back_addr[1]
.sym 39592 next_col[4]
.sym 39596 next_col[6]
.sym 39600 col[5]
.sym 39602 col[6]
.sym 39614 next_col[5]
.sym 39624 col[6]
.sym 39648 next_col[5]
.sym 39652 next_col[4]
.sym 39658 next_col[6]
.sym 39663 col[5]
.sym 39668 clk_out_$glb_clk
.sym 39672 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 39673 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 39674 inside_char_tile_next_next1
.sym 39675 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 39676 col[8]
.sym 39677 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39680 rgb_SB_LUT4_O_I2
.sym 39682 next_col[6]
.sym 39689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 39692 col[5]
.sym 39694 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 39699 col[5]
.sym 39701 col[4]
.sym 39705 back_addr[2]
.sym 39725 next_col[9]
.sym 39726 $PACKER_VCC_NET
.sym 39730 next_row[3]
.sym 39731 inside_char_tile_next_next1
.sym 39735 next_col[8]
.sym 39736 next_col[7]
.sym 39743 $nextpnr_ICESTORM_LC_5$O
.sym 39746 next_col[7]
.sym 39749 rgb_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 39751 $PACKER_VCC_NET
.sym 39752 next_col[8]
.sym 39755 $nextpnr_ICESTORM_LC_6$I3
.sym 39757 next_col[9]
.sym 39765 $nextpnr_ICESTORM_LC_6$I3
.sym 39769 next_col[9]
.sym 39775 next_col[7]
.sym 39781 next_row[3]
.sym 39789 inside_char_tile_next_next1
.sym 39791 clk_out_$glb_clk
.sym 39793 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39794 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39796 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39797 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39800 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39806 col[8]
.sym 39810 new_x1[2]
.sym 39815 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 39819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 39820 rgb_SB_LUT4_O_I2
.sym 39822 new_y1[1]
.sym 39823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 39825 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 39828 inside_char_tile1
.sym 39844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 39848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 39852 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39856 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39857 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39862 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39868 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39870 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 39873 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39881 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39885 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39893 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39897 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39899 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 39904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39909 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 39911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39916 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39917 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 39918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 39919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 39921 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 39939 col[0]
.sym 39943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 39961 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 39963 char_y1[1]
.sym 39964 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39969 char_y1[2]
.sym 39970 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39972 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39976 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39977 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39979 row[0]
.sym 39981 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 39986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39988 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 39989 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
.sym 39991 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39992 row[0]
.sym 39995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 39997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 39998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 39999 char_y1[1]
.sym 40001 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40003 char_y1[2]
.sym 40004 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40007 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40009 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 40010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40015 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40016 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40019 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40021 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40022 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40025 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40027 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40028 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40031 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40033 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40034 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40041 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40043 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40044 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40045 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40056 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 40058 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 40063 $PACKER_VCC_NET
.sym 40065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40067 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 40069 back_addr[2]
.sym 40070 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40071 back_addr[3]
.sym 40072 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 40073 new_y1[0]
.sym 40075 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40082 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40088 next_row[7]
.sym 40089 next_row[4]
.sym 40092 new_y1[1]
.sym 40097 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40102 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40104 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 40110 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40112 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40114 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40115 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 40120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40121 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40124 $nextpnr_ICESTORM_LC_28$I3
.sym 40127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 40128 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 40134 $nextpnr_ICESTORM_LC_28$I3
.sym 40146 next_row[4]
.sym 40150 new_y1[1]
.sym 40155 next_row[7]
.sym 40160 clk_out_$glb_clk
.sym 40162 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 40163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40164 char_y1[0]
.sym 40165 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[2]
.sym 40166 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40167 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40168 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40169 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40186 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 40192 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 40203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40208 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40210 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40213 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40214 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40223 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40224 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40225 row[0]
.sym 40227 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40229 char_y1[0]
.sym 40230 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[2]
.sym 40231 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 40232 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40233 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40234 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40235 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40237 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 40238 row[0]
.sym 40239 char_y1[0]
.sym 40241 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40243 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40244 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40245 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40247 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[3]
.sym 40249 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40250 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40251 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40253 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40255 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[2]
.sym 40256 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 40257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[3]
.sym 40259 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40261 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 40262 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40263 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40265 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40267 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40268 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40269 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40271 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40273 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40274 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40275 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40277 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40279 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40280 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40281 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40285 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 40286 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 40287 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40288 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 40290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 40291 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 40292 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 40298 new_y1[3]
.sym 40301 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40304 new_y1[2]
.sym 40309 inside_char_tile1
.sym 40314 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40316 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 40318 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40320 rgb_SB_LUT4_O_I2
.sym 40321 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40327 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40328 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40330 $PACKER_VCC_NET
.sym 40331 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40334 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40335 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40337 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40345 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40346 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 40347 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40351 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40358 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 40360 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40361 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40362 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40364 $nextpnr_ICESTORM_LC_27$I3
.sym 40366 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 40367 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 40368 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 40370 $nextpnr_ICESTORM_LC_27$COUT
.sym 40373 $PACKER_VCC_NET
.sym 40374 $nextpnr_ICESTORM_LC_27$I3
.sym 40380 $nextpnr_ICESTORM_LC_27$COUT
.sym 40383 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40384 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40385 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40386 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40390 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40391 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40392 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40395 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40396 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40397 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40398 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40408 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 40409 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 40410 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40411 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 40412 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40413 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 40414 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40415 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 40432 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40434 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40436 clk_in$SB_IO_IN
.sym 40438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 40450 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 40453 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 40458 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 40463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 40464 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 40476 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 40478 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40483 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 40484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 40489 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 40490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 40491 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40493 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 40495 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 40496 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 40497 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 40499 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 40501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 40502 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 40503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 40505 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 40508 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 40509 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 40511 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 40513 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 40515 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 40517 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 40520 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 40521 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 40523 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40526 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 40527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 40531 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40532 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40533 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40534 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40536 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40537 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40538 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 40544 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40546 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40547 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40548 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40549 u_koopa_rom.mem.0.0_RADDR_1
.sym 40550 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40552 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40554 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40556 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40563 $PACKER_VCC_NET
.sym 40567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40572 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 40575 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40578 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40579 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40581 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40584 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40585 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40587 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40595 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40604 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 40606 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40608 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40613 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40614 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 40617 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40620 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40625 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40626 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40629 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 40632 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40635 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40636 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40641 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40642 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 40644 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 40649 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40650 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 40656 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 40657 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 40658 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 40659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 40660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 40661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 40672 $PACKER_GND_NET
.sym 40695 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 40696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 40699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40701 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40705 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 40706 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 40729 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 40730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 40737 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 40741 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 40742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 40746 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 40747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 40749 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 40758 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 40759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 40760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 40777 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 40778 char_rgb1[1]
.sym 40781 char_rgb1[0]
.sym 40801 rgb_SB_LUT4_O_I2
.sym 40806 inside_char_tile1
.sym 40818 next_row[9]
.sym 40820 char_rgb1_SB_DFFSR_Q_R[2]
.sym 40821 next_row[7]
.sym 40822 char_rgb1_SB_DFFSR_Q_R[3]
.sym 40823 next_row[6]
.sym 40826 char_rgb1_SB_DFFSR_Q_R[0]
.sym 40830 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 40831 next_row[5]
.sym 40833 next_row[8]
.sym 40835 $PACKER_VCC_NET
.sym 40846 final_rgb[5]
.sym 40847 rgb_SB_LUT4_O_I2
.sym 40850 $nextpnr_ICESTORM_LC_10$O
.sym 40853 next_row[5]
.sym 40856 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40859 next_row[6]
.sym 40862 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 40864 next_row[7]
.sym 40868 rgb_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40870 next_row[8]
.sym 40874 $nextpnr_ICESTORM_LC_11$I3
.sym 40876 $PACKER_VCC_NET
.sym 40877 next_row[9]
.sym 40880 $nextpnr_ICESTORM_LC_11$COUT
.sym 40883 $PACKER_VCC_NET
.sym 40884 $nextpnr_ICESTORM_LC_11$I3
.sym 40888 final_rgb[5]
.sym 40889 rgb_SB_LUT4_O_I2
.sym 40890 $nextpnr_ICESTORM_LC_11$COUT
.sym 40893 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 40894 char_rgb1_SB_DFFSR_Q_R[2]
.sym 40895 char_rgb1_SB_DFFSR_Q_R[0]
.sym 40896 char_rgb1_SB_DFFSR_Q_R[3]
.sym 40898 clk_out_$glb_clk
.sym 40900 char_rgb1[2]
.sym 40903 rgb[2]$SB_IO_OUT
.sym 40904 rgb[3]$SB_IO_OUT
.sym 40912 char_rgb1_SB_DFFSR_Q_R[0]
.sym 40914 char_rgb1_SB_DFFSR_Q_R[2]
.sym 40923 char_rgb1_SB_DFFSR_Q_R[2]
.sym 40928 clk_in$SB_IO_IN
.sym 40931 rgb_SB_LUT4_O_I3
.sym 40942 char_rgb1[1]
.sym 40945 char_rgb1[0]
.sym 40947 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 40948 char_rgb1[4]
.sym 40949 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 40952 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 40954 char_rgb1_SB_DFFSR_Q_R[3]
.sym 40955 char_rgb1_SB_DFFSR_Q_R[2]
.sym 40957 char_rgb1[2]
.sym 40958 char_rgb1[5]
.sym 40959 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 40960 char_rgb1_SB_DFFSR_Q_R[0]
.sym 40961 char_rgb1[3]
.sym 40966 inside_char_tile1
.sym 40967 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 40969 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 40971 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 40974 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 40975 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 40976 char_rgb1[3]
.sym 40980 char_rgb1_SB_DFFSR_Q_R[2]
.sym 40981 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 40982 char_rgb1_SB_DFFSR_Q_R[0]
.sym 40983 char_rgb1_SB_DFFSR_Q_R[3]
.sym 40986 char_rgb1[3]
.sym 40987 char_rgb1[5]
.sym 40988 char_rgb1[2]
.sym 40989 char_rgb1[4]
.sym 40992 char_rgb1[1]
.sym 40993 inside_char_tile1
.sym 40994 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 40995 char_rgb1[0]
.sym 40998 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 40999 char_rgb1_SB_DFFSR_Q_R[0]
.sym 41000 char_rgb1_SB_DFFSR_Q_R[3]
.sym 41001 char_rgb1_SB_DFFSR_Q_R[2]
.sym 41004 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 41005 char_rgb1[0]
.sym 41007 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 41010 inside_char_tile1
.sym 41011 char_rgb1[4]
.sym 41012 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 41016 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 41017 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 41018 char_rgb1[1]
.sym 41021 clk_out_$glb_clk
.sym 41029 rgb[1]$SB_IO_OUT
.sym 41043 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 41047 char_rgb1_SB_DFFSR_Q_R[2]
.sym 41069 final_rgb[0]
.sym 41070 final_rgb[4]
.sym 41074 rgb_SB_LUT4_O_I3
.sym 41081 rgb_SB_LUT4_O_I2
.sym 41089 rgb_SB_LUT4_O_I2
.sym 41097 final_rgb[4]
.sym 41098 rgb_SB_LUT4_O_I3
.sym 41100 rgb_SB_LUT4_O_I2
.sym 41115 rgb_SB_LUT4_O_I3
.sym 41116 rgb_SB_LUT4_O_I2
.sym 41117 final_rgb[0]
.sym 41155 rgb[1]$SB_IO_OUT
.sym 41157 $PACKER_GND_NET
.sym 41160 rgb[5]$SB_IO_OUT
.sym 41162 ctrl_clk2$SB_IO_OUT
.sym 41178 data2$SB_IO_IN
.sym 41191 latch2$SB_IO_OUT
.sym 41211 latch2$SB_IO_OUT
.sym 43034 $PACKER_VCC_NET
.sym 43144 back_addr[1]
.sym 43153 back_addr[2]
.sym 43155 back_addr[3]
.sym 43161 next_col[5]
.sym 43165 next_col[4]
.sym 43177 next_col[5]
.sym 43179 $PACKER_VCC_NET
.sym 43187 $PACKER_VCC_NET
.sym 43189 next_col[8]
.sym 43190 next_col[4]
.sym 43194 $PACKER_VCC_NET
.sym 43198 next_col[7]
.sym 43199 next_col[6]
.sym 43202 next_col[9]
.sym 43205 $nextpnr_ICESTORM_LC_15$O
.sym 43207 next_col[4]
.sym 43211 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43213 next_col[5]
.sym 43214 $PACKER_VCC_NET
.sym 43217 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43219 next_col[6]
.sym 43220 $PACKER_VCC_NET
.sym 43223 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43225 next_col[7]
.sym 43229 hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 43231 $PACKER_VCC_NET
.sym 43232 next_col[8]
.sym 43235 $nextpnr_ICESTORM_LC_16$I3
.sym 43237 next_col[9]
.sym 43245 $nextpnr_ICESTORM_LC_16$I3
.sym 43275 $PACKER_VCC_NET
.sym 43300 next_col[7]
.sym 43302 hsync_SB_LUT4_O_I2
.sym 43312 next_col[6]
.sym 43316 next_col[9]
.sym 43317 next_col[8]
.sym 43321 next_col[5]
.sym 43323 $PACKER_VCC_NET
.sym 43325 next_col[4]
.sym 43328 $nextpnr_ICESTORM_LC_18$O
.sym 43331 next_col[4]
.sym 43334 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43336 next_col[5]
.sym 43340 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43343 next_col[6]
.sym 43346 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43348 next_col[7]
.sym 43352 hsync_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43354 next_col[8]
.sym 43355 $PACKER_VCC_NET
.sym 43358 hsync_SB_LUT4_O_I3
.sym 43360 next_col[9]
.sym 43367 hsync_SB_LUT4_O_I2
.sym 43368 hsync_SB_LUT4_O_I3
.sym 43380 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43381 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43382 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43383 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43384 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43385 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43402 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43403 col[8]
.sym 43411 hsync$SB_IO_OUT
.sym 43423 col[5]
.sym 43424 col[4]
.sym 43425 col[7]
.sym 43426 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43431 col[0]
.sym 43433 col[6]
.sym 43435 col[3]
.sym 43439 col[1]
.sym 43440 char_x1[1]
.sym 43445 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43446 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43447 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43450 col[2]
.sym 43451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43453 col[0]
.sym 43454 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43459 col[1]
.sym 43460 char_x1[1]
.sym 43463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43466 col[2]
.sym 43469 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43471 col[3]
.sym 43472 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43475 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43477 col[4]
.sym 43478 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43483 col[5]
.sym 43484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43487 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43489 col[6]
.sym 43490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43493 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43495 col[7]
.sym 43496 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43501 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43502 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 43503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43505 char_x1[2]
.sym 43506 char_x1[1]
.sym 43507 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43508 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 43519 col[0]
.sym 43526 col[1]
.sym 43528 col[3]
.sym 43529 col[8]
.sym 43536 col[2]
.sym 43537 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43546 $PACKER_VCC_NET
.sym 43549 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43551 next_col[8]
.sym 43554 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 43555 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 43558 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 43560 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 43562 char_x1[2]
.sym 43563 char_x1[1]
.sym 43564 col[8]
.sym 43568 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 43570 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 43574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43576 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43577 col[8]
.sym 43580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43582 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43583 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 43586 $nextpnr_ICESTORM_LC_26$I3
.sym 43588 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 43590 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 43592 $nextpnr_ICESTORM_LC_26$COUT
.sym 43594 $PACKER_VCC_NET
.sym 43596 $nextpnr_ICESTORM_LC_26$I3
.sym 43599 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 43600 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 43601 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 43602 $nextpnr_ICESTORM_LC_26$COUT
.sym 43607 char_x1[1]
.sym 43611 next_col[8]
.sym 43618 char_x1[2]
.sym 43619 char_x1[1]
.sym 43620 $PACKER_VCC_NET
.sym 43622 clk_out_$glb_clk
.sym 43625 char_x1[0]
.sym 43626 char_x1[9]
.sym 43627 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43628 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43629 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 43630 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43637 next_col[8]
.sym 43640 back_addr[2]
.sym 43642 back_addr[3]
.sym 43648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 43651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 43666 col[5]
.sym 43668 col[4]
.sym 43669 col[0]
.sym 43670 col[6]
.sym 43671 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43675 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43676 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43681 col[2]
.sym 43682 char_x1[0]
.sym 43684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43685 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43686 col[1]
.sym 43687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43688 col[3]
.sym 43689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43694 col[7]
.sym 43697 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43700 col[0]
.sym 43701 char_x1[0]
.sym 43703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43705 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43706 col[1]
.sym 43707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43709 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43711 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43712 col[2]
.sym 43713 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43717 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43718 col[3]
.sym 43719 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43721 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43723 col[4]
.sym 43724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43725 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43727 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43729 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43730 col[5]
.sym 43731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43733 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43735 col[6]
.sym 43736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43737 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43739 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43741 col[7]
.sym 43742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 43749 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43750 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 43753 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43754 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43760 $PACKER_VCC_NET
.sym 43770 $PACKER_VCC_NET
.sym 43772 char_y1[3]
.sym 43777 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 43779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 43782 char_y1[2]
.sym 43783 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43789 char_y1[2]
.sym 43793 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 43795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43796 char_y1[3]
.sym 43797 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 43798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 43801 col[8]
.sym 43802 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 43808 $PACKER_VCC_NET
.sym 43815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 43820 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 43822 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 43823 col[8]
.sym 43824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43826 $nextpnr_ICESTORM_LC_21$I3
.sym 43828 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 43829 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 43830 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 43832 $nextpnr_ICESTORM_LC_21$COUT
.sym 43835 $PACKER_VCC_NET
.sym 43836 $nextpnr_ICESTORM_LC_21$I3
.sym 43842 $nextpnr_ICESTORM_LC_21$COUT
.sym 43851 char_y1[2]
.sym 43853 char_y1[3]
.sym 43854 $PACKER_VCC_NET
.sym 43863 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 43864 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 43865 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 43866 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 43870 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 43872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 43888 back_addr[2]
.sym 43896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43897 new_y1[8]
.sym 43899 new_y1[7]
.sym 43900 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 43901 new_y1[5]
.sym 43902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 43905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 43929 char_y1[8]
.sym 43930 char_y1[5]
.sym 43934 char_y1[4]
.sym 43935 char_y1[3]
.sym 43936 char_y1[9]
.sym 43938 $PACKER_VCC_NET
.sym 43939 char_y1[6]
.sym 43940 char_y1[2]
.sym 43941 char_y1[7]
.sym 43943 $nextpnr_ICESTORM_LC_46$O
.sym 43946 char_y1[2]
.sym 43949 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43951 $PACKER_VCC_NET
.sym 43952 char_y1[3]
.sym 43955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43957 char_y1[4]
.sym 43958 $PACKER_VCC_NET
.sym 43959 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43961 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43963 $PACKER_VCC_NET
.sym 43964 char_y1[5]
.sym 43965 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43969 char_y1[6]
.sym 43971 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43973 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43976 char_y1[7]
.sym 43977 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43979 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43982 char_y1[8]
.sym 43983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43985 $nextpnr_ICESTORM_LC_47$I3
.sym 43987 char_y1[9]
.sym 43989 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43993 char_y1[3]
.sym 43994 char_y1[9]
.sym 43995 char_y1[8]
.sym 43996 char_y1[5]
.sym 43997 char_y1[6]
.sym 43998 char_y1[2]
.sym 43999 char_y1[7]
.sym 44000 char_y1[4]
.sym 44011 new_y1[1]
.sym 44015 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 44017 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44018 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 44020 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 44021 u_koopa_rom.mem.0.0_RADDR
.sym 44023 new_y1[6]
.sym 44024 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 44029 $nextpnr_ICESTORM_LC_47$I3
.sym 44040 new_y1[0]
.sym 44050 char_y1[3]
.sym 44054 char_y1[6]
.sym 44055 char_y1[2]
.sym 44057 char_y1[4]
.sym 44061 char_y1[5]
.sym 44064 char_y1[7]
.sym 44070 $nextpnr_ICESTORM_LC_47$I3
.sym 44075 char_y1[7]
.sym 44079 new_y1[0]
.sym 44086 char_y1[3]
.sym 44094 char_y1[4]
.sym 44098 char_y1[5]
.sym 44103 char_y1[6]
.sym 44109 char_y1[2]
.sym 44114 clk_out_$glb_clk
.sym 44116 u_koopa_rom.mem.0.0_RADDR
.sym 44117 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 44119 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 44120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 44121 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 44122 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 44123 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 44134 new_y1[9]
.sym 44135 clk_in$SB_IO_IN
.sym 44140 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44142 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44143 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 44144 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 44149 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 44158 char_y1[9]
.sym 44163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44167 char_y1[8]
.sym 44173 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44174 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 44176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44183 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44190 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44191 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44197 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44198 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44199 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44202 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44203 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 44204 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44205 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44208 char_y1[8]
.sym 44215 char_y1[9]
.sym 44221 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44222 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44223 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44226 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44227 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44228 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44229 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44232 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44233 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44234 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44235 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44239 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 44240 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 44241 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 44242 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 44243 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 44244 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 44245 u_koopa_rom.mem.0.0_RADDR_1
.sym 44246 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 44251 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 44257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 44259 new_y1[0]
.sym 44265 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 44266 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44267 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44280 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 44281 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 44283 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44284 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44285 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44286 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 44287 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 44289 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44290 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44301 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 44302 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44308 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 44310 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 44313 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44314 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 44316 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 44319 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 44320 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 44321 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 44322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44326 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 44328 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 44332 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 44334 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 44337 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44338 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 44339 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 44340 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 44343 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 44345 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 44349 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44350 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 44352 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44356 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 44357 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 44362 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 44363 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 44364 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 44365 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 44366 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44367 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 44368 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 44369 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 44375 u_koopa_rom.mem.0.0_RADDR_1
.sym 44376 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44386 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 44395 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 44403 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44404 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44405 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44406 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44407 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 44408 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 44410 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 44411 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44412 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 44413 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44414 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44415 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44416 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44417 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44418 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44422 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44435 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44437 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 44441 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44444 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44445 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44447 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44450 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44451 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44453 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44455 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44456 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44457 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44459 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 44461 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 44462 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 44463 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 44465 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 44467 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 44468 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 44469 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 44471 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44473 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 44474 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 44475 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 44478 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44480 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44481 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44485 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 44486 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 44487 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 44488 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 44489 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 44490 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 44491 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 44492 u_koopa_rom.mem.0.4_RDATA[0]
.sym 44499 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 44512 $PACKER_VCC_NET
.sym 44514 u_koopa_rom.mem.0.4_RDATA[1]
.sym 44515 rgb[2]$SB_IO_OUT
.sym 44517 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44518 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 44527 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44528 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 44534 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44539 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44548 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 44549 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44552 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 44553 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 44554 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44555 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44557 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44559 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 44560 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 44561 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 44562 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44565 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44566 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44567 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44568 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44571 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44572 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44573 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 44574 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44577 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 44578 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 44579 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44580 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 44583 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44584 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44585 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 44586 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44589 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 44590 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44591 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44592 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44595 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44596 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44597 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 44598 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 44601 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 44602 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 44603 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 44604 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44609 char_rgb1_SB_DFFSR_Q_R[2]
.sym 44610 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44612 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44614 char_rgb1_SB_DFFSR_Q_R[3]
.sym 44620 u_koopa_rom.mem.0.0_RDATA[0]
.sym 44621 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 44624 u_koopa_rom.mem.0.0_RDATA[1]
.sym 44632 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 44653 char_rgb1_SB_DFFSR_Q_R[2]
.sym 44669 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44671 char_rgb1_SB_DFFSR_Q_R[3]
.sym 44673 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 44675 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44682 char_rgb1_SB_DFFSR_Q_R[3]
.sym 44684 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44685 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44690 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 44707 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 44709 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44729 clk_out_$glb_clk
.sym 44730 char_rgb1_SB_DFFSR_Q_R[2]
.sym 44744 u_koopa_rom.mem.0.4_RDATA[2]
.sym 44746 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 44750 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 44752 char_rgb1_SB_DFFSR_Q_R[2]
.sym 44755 rgb[3]$SB_IO_OUT
.sym 44774 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44776 rgb_SB_LUT4_O_I2
.sym 44778 char_rgb1_SB_DFFSR_Q_R[3]
.sym 44780 final_rgb[3]
.sym 44784 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44792 char_rgb1_SB_DFFSR_Q_R[2]
.sym 44793 rgb_SB_LUT4_O_I3
.sym 44798 final_rgb[2]
.sym 44805 char_rgb1_SB_DFFSR_Q_R[3]
.sym 44806 char_rgb1_SB_DFFSR_Q_R[0]
.sym 44807 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 44823 rgb_SB_LUT4_O_I3
.sym 44825 final_rgb[2]
.sym 44826 rgb_SB_LUT4_O_I2
.sym 44830 rgb_SB_LUT4_O_I3
.sym 44831 rgb_SB_LUT4_O_I2
.sym 44832 final_rgb[3]
.sym 44852 clk_out_$glb_clk
.sym 44853 char_rgb1_SB_DFFSR_Q_R[2]
.sym 44896 rgb_SB_LUT4_O_I2
.sym 44898 rgb_SB_LUT4_O_I3
.sym 44926 final_rgb[1]
.sym 44965 rgb_SB_LUT4_O_I2
.sym 44966 final_rgb[1]
.sym 44967 rgb_SB_LUT4_O_I3
.sym 44988 rgb[0]$SB_IO_OUT
.sym 45021 clk_in$SB_IO_IN
.sym 45036 clk_in$SB_IO_IN
.sym 46850 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 46974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46998 $PACKER_GND_NET
.sym 47096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47210 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47211 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47213 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 47215 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47222 back_addr[0]
.sym 47225 $PACKER_VCC_NET
.sym 47229 $PACKER_VCC_NET
.sym 47232 $PACKER_VCC_NET
.sym 47255 char_x1[1]
.sym 47262 char_x1[2]
.sym 47266 char_x1[5]
.sym 47267 char_x1[4]
.sym 47270 char_x1[7]
.sym 47273 char_x1[3]
.sym 47274 $PACKER_VCC_NET
.sym 47277 char_x1[6]
.sym 47279 char_x1[8]
.sym 47281 $PACKER_VCC_NET
.sym 47282 $nextpnr_ICESTORM_LC_38$O
.sym 47284 char_x1[1]
.sym 47288 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47290 $PACKER_VCC_NET
.sym 47291 char_x1[2]
.sym 47294 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47296 char_x1[3]
.sym 47297 $PACKER_VCC_NET
.sym 47298 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47303 char_x1[4]
.sym 47304 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47306 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47308 $PACKER_VCC_NET
.sym 47309 char_x1[5]
.sym 47310 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47312 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47314 char_x1[6]
.sym 47316 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47318 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47321 char_x1[7]
.sym 47322 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47324 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47326 char_x1[8]
.sym 47328 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47332 char_x1[5]
.sym 47333 char_x1[4]
.sym 47335 char_x1[6]
.sym 47336 char_x1[7]
.sym 47337 char_x1[8]
.sym 47339 char_x1[3]
.sym 47345 $PACKER_GND_NET
.sym 47347 back_addr[3]
.sym 47353 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47359 back_addr[8]
.sym 47364 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47368 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47375 char_x1[9]
.sym 47377 char_x1[2]
.sym 47379 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47383 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47390 char_x1[4]
.sym 47392 new_x1[2]
.sym 47398 new_x1[1]
.sym 47400 char_x1[6]
.sym 47405 $nextpnr_ICESTORM_LC_39$I3
.sym 47408 char_x1[9]
.sym 47409 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47415 $nextpnr_ICESTORM_LC_39$I3
.sym 47420 char_x1[2]
.sym 47426 char_x1[4]
.sym 47431 new_x1[2]
.sym 47437 new_x1[1]
.sym 47444 char_x1[6]
.sym 47448 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 47449 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47453 clk_out_$glb_clk
.sym 47456 new_x1[1]
.sym 47457 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 47458 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 47459 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 47460 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 47461 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 47462 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 47480 new_x1[8]
.sym 47484 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47490 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47496 char_x1[5]
.sym 47498 char_x1[9]
.sym 47500 char_x1[7]
.sym 47503 char_x1[3]
.sym 47509 char_x1[8]
.sym 47513 new_x1[9]
.sym 47517 new_x1[0]
.sym 47537 new_x1[0]
.sym 47542 new_x1[9]
.sym 47548 char_x1[7]
.sym 47555 char_x1[5]
.sym 47560 char_x1[9]
.sym 47568 char_x1[3]
.sym 47572 char_x1[8]
.sym 47576 clk_out_$glb_clk
.sym 47578 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 47579 new_x1[9]
.sym 47580 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 47581 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 47582 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 47583 new_x1[0]
.sym 47584 u_controller1.buttons_SB_LUT4_I2_I3[1]
.sym 47585 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 47594 hsync$SB_IO_OUT
.sym 47602 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47612 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 47619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47623 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47636 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47638 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47642 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47644 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47645 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47648 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47649 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47650 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47653 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47654 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47657 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47661 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47663 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47665 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47669 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47671 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47672 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47673 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47675 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47677 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47679 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47681 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47683 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 47684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47685 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47689 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47693 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47695 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47697 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47701 new_x1[8]
.sym 47713 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47714 back_addr[10]
.sym 47715 back_addr[5]
.sym 47716 back_addr[7]
.sym 47717 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 47719 back_addr[10]
.sym 47720 back_addr[6]
.sym 47723 back_addr[4]
.sym 47726 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47730 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47731 buttons1[0]
.sym 47732 buttons1[1]
.sym 47733 new_y1[4]
.sym 47735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 47737 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47769 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47774 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 47776 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 47778 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 47782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47784 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 47789 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 47836 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 47840 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 47845 $PACKER_GND_NET
.sym 47849 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47850 char_y1[2]
.sym 47855 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47858 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 47866 new_y1[9]
.sym 47868 new_y1[5]
.sym 47874 new_y1[7]
.sym 47880 new_y1[8]
.sym 47882 new_y1[3]
.sym 47893 new_y1[4]
.sym 47894 new_y1[2]
.sym 47896 new_y1[6]
.sym 47901 new_y1[3]
.sym 47904 new_y1[9]
.sym 47912 new_y1[8]
.sym 47916 new_y1[5]
.sym 47922 new_y1[6]
.sym 47931 new_y1[2]
.sym 47936 new_y1[7]
.sym 47940 new_y1[4]
.sym 47945 clk_out_$glb_clk
.sym 47947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 47950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 47953 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 47954 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 47959 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47966 $PACKER_VCC_NET
.sym 47976 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 47979 u_koopa_rom.mem.0.0_RADDR
.sym 47980 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 47982 $PACKER_VCC_NET
.sym 47990 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47991 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47993 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 47995 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 47996 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 47997 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47998 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 47999 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48000 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48001 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48003 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48007 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48010 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48013 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48015 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48017 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48018 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48020 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48021 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48022 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 48023 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48026 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 48028 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48029 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48030 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48032 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 48034 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48035 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48036 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 48038 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 48040 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48041 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 48044 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48046 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48047 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48048 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 48050 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48052 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48053 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 48054 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48056 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48058 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48059 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48060 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48062 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 48064 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48066 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 48070 facing_right1
.sym 48071 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48072 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48073 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48074 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48075 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48076 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48077 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48082 u_koopa_rom.mem.0.0_RADDR
.sym 48086 new_y1[8]
.sym 48088 new_y1[7]
.sym 48090 new_y1[5]
.sym 48094 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 48097 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48098 u_koopa_rom.mem.0.0_RADDR_1
.sym 48099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48102 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 48103 facing_right1
.sym 48106 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 48112 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48116 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48117 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48120 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 48122 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48127 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48130 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48131 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48133 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 48135 facing_right1
.sym 48137 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 48140 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48142 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48143 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 48145 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48146 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48147 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 48149 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48151 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48152 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48153 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 48155 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48157 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48158 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48159 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48161 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48163 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 48164 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48165 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48168 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48169 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48171 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48176 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 48177 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48180 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48181 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48182 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 48183 facing_right1
.sym 48186 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 48187 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48193 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 48194 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 48195 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 48196 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 48197 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48198 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48199 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48200 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48205 $PACKER_VCC_NET
.sym 48206 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48208 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48210 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48214 new_y1[6]
.sym 48215 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 48216 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48218 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 48220 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 48222 buttons1[0]
.sym 48223 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48228 buttons1[1]
.sym 48235 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48236 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48240 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48242 facing_right1
.sym 48243 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48244 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48249 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48250 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48253 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48257 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48259 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48263 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48264 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48269 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48270 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48273 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48276 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48280 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48281 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48286 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48288 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48291 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48292 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 48293 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48294 facing_right1
.sym 48297 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48304 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48305 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48311 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48312 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 48316 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 48317 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48318 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48319 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48320 u_koopa_rom.mem.0.0_RDATA[0]
.sym 48321 u_koopa_rom.mem.0.0_RDATA[1]
.sym 48330 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 48335 $PACKER_GND_NET
.sym 48338 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48340 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 48341 char_rgb1_SB_DFFSR_Q_R[3]
.sym 48344 u_koopa_rom.mem.0.4_RDATA[3]
.sym 48346 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 48347 char_rgb1_SB_DFFSR_Q_R[2]
.sym 48349 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48361 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48362 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48366 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 48370 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48373 facing_right1
.sym 48376 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48377 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48383 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48384 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48386 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48387 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 48390 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48391 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48398 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48399 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48402 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48404 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48408 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48411 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 48416 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48417 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48420 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 48422 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48426 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48428 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48433 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 48434 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 48435 facing_right1
.sym 48437 clk_out_$glb_clk
.sym 48438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48440 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 48441 buttons1[0]
.sym 48444 buttons1[1]
.sym 48455 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 48462 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48468 data1$SB_IO_IN
.sym 48484 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 48486 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 48487 u_koopa_rom.mem.0.4_RDATA[0]
.sym 48488 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 48489 u_koopa_rom.mem.0.4_RDATA[1]
.sym 48490 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 48491 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 48492 u_koopa_rom.mem.0.4_RDATA[2]
.sym 48493 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 48495 u_koopa_rom.mem.0.4_RDATA[0]
.sym 48500 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 48504 u_koopa_rom.mem.0.4_RDATA[3]
.sym 48505 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 48506 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 48519 u_koopa_rom.mem.0.4_RDATA[2]
.sym 48520 u_koopa_rom.mem.0.4_RDATA[0]
.sym 48521 u_koopa_rom.mem.0.4_RDATA[3]
.sym 48522 u_koopa_rom.mem.0.4_RDATA[1]
.sym 48525 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 48526 u_koopa_rom.mem.0.4_RDATA[0]
.sym 48527 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 48528 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 48537 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 48538 u_koopa_rom.mem.0.4_RDATA[0]
.sym 48539 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 48540 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 48549 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 48550 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 48551 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 48552 u_koopa_rom.mem.0.4_RDATA[0]
.sym 48563 u_controller1.shift_reg[3]
.sym 48567 u_controller1.shift_reg[1]
.sym 48568 u_controller1.shift_reg[0]
.sym 48569 u_controller1.shift_reg[2]
.sym 48576 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 48577 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 48580 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 48687 ctrl_clk1$SB_IO_OUT
.sym 48700 $PACKER_VCC_NET
.sym 48701 $PACKER_VCC_NET
.sym 48706 rgb[2]$SB_IO_OUT
.sym 48810 clk_out
.sym 48825 $PACKER_GND_NET
.sym 48828 ctrl_clk1$SB_IO_OUT
.sym 48878 rgb[3]$SB_IO_OUT
.sym 48880 clk_out
.sym 48882 clk_in$SB_IO_IN
.sym 48902 clk_in$SB_IO_IN
.sym 48942 clk_in$SB_IO_IN
.sym 50565 back_addr[7]
.sym 50699 state_SB_DFFSR_Q_R
.sym 50917 state_SB_DFFSR_Q_R
.sym 50918 state[0]
.sym 50921 state[2]
.sym 50924 state[1]
.sym 51060 back_addr[1]
.sym 51061 back_addr[8]
.sym 51088 state[1]
.sym 51090 state[0]
.sym 51093 state[2]
.sym 51120 state[1]
.sym 51121 state[0]
.sym 51122 state[2]
.sym 51126 state[0]
.sym 51127 state[2]
.sym 51129 state[1]
.sym 51139 state[2]
.sym 51140 state[0]
.sym 51141 state[1]
.sym 51151 state[1]
.sym 51152 state[0]
.sym 51153 state[2]
.sym 51176 $PACKER_VCC_NET
.sym 51177 $PACKER_GND_NET
.sym 51183 back_addr[2]
.sym 51222 new_x1[3]
.sym 51224 new_x1[6]
.sym 51225 new_x1[8]
.sym 51226 new_x1[7]
.sym 51233 new_x1[5]
.sym 51235 new_x1[4]
.sym 51239 new_x1[5]
.sym 51246 new_x1[4]
.sym 51258 new_x1[6]
.sym 51263 new_x1[7]
.sym 51267 new_x1[8]
.sym 51280 new_x1[3]
.sym 51284 clk_out_$glb_clk
.sym 51287 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 51288 new_x1[3]
.sym 51290 new_x1[6]
.sym 51291 new_x1[5]
.sym 51292 new_x1[7]
.sym 51293 new_x1[4]
.sym 51299 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 51309 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 51310 new_x1[8]
.sym 51315 new_x1[2]
.sym 51331 new_x1[2]
.sym 51336 new_x1[1]
.sym 51338 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51339 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51340 new_x1[0]
.sym 51344 $PACKER_VCC_NET
.sym 51347 new_x1[6]
.sym 51348 new_x1[5]
.sym 51349 new_x1[7]
.sym 51353 new_x1[3]
.sym 51358 new_x1[4]
.sym 51359 $nextpnr_ICESTORM_LC_37$O
.sym 51362 new_x1[0]
.sym 51365 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51366 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51367 new_x1[1]
.sym 51369 new_x1[0]
.sym 51371 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51373 $PACKER_VCC_NET
.sym 51374 new_x1[2]
.sym 51375 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51377 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51380 new_x1[3]
.sym 51381 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51383 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51386 new_x1[4]
.sym 51387 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51389 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51392 new_x1[5]
.sym 51393 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51395 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51398 new_x1[6]
.sym 51399 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51401 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 51403 new_x1[7]
.sym 51405 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51406 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51407 frame_rate_$glb_clk
.sym 51411 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 51412 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 51413 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 51414 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 51415 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 51416 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 51422 $PACKER_VCC_NET
.sym 51432 $PACKER_VCC_NET
.sym 51434 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 51441 new_x1[2]
.sym 51445 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 51450 new_x1[8]
.sym 51451 new_x1[1]
.sym 51452 new_x1[3]
.sym 51454 new_x1[6]
.sym 51455 new_x1[5]
.sym 51456 u_controller1.buttons_SB_LUT4_I2_I3[1]
.sym 51457 new_x1[4]
.sym 51459 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 51460 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 51464 new_x1[7]
.sym 51465 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 51467 new_x1[9]
.sym 51468 new_x1[2]
.sym 51469 buttons1[1]
.sym 51475 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51476 buttons1[0]
.sym 51477 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51478 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51479 new_x1[0]
.sym 51482 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51485 new_x1[8]
.sym 51486 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 51489 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51490 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51491 new_x1[9]
.sym 51492 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 51495 new_x1[6]
.sym 51496 new_x1[9]
.sym 51497 new_x1[8]
.sym 51498 new_x1[7]
.sym 51501 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51503 buttons1[0]
.sym 51504 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 51508 buttons1[1]
.sym 51509 u_controller1.buttons_SB_LUT4_I2_I3[1]
.sym 51516 new_x1[0]
.sym 51519 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 51520 new_x1[1]
.sym 51521 new_x1[0]
.sym 51522 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 51525 new_x1[4]
.sym 51526 new_x1[3]
.sym 51527 new_x1[5]
.sym 51528 new_x1[2]
.sym 51529 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51530 frame_rate_$glb_clk
.sym 51532 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 51533 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51534 new_x1[2]
.sym 51546 back_addr[9]
.sym 51549 back_addr[4]
.sym 51553 back_addr[6]
.sym 51554 back_addr[8]
.sym 51577 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51581 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 51584 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51597 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 51607 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 51608 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51609 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 51652 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51653 frame_rate_$glb_clk
.sym 51657 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 51658 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 51659 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 51660 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 51661 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 51662 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 51668 $PACKER_VCC_NET
.sym 51671 $PACKER_GND_NET
.sym 51674 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 51681 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51683 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51684 new_y1[0]
.sym 51688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51778 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 51779 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 51780 new_y1[4]
.sym 51781 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 51782 new_y1[2]
.sym 51783 new_y1[3]
.sym 51784 new_y1[7]
.sym 51785 new_y1[5]
.sym 51797 u_koopa_rom.mem.0.0_RADDR_1
.sym 51802 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 51829 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 51843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 51846 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 51847 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 51848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51852 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 51854 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 51871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 51876 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 51878 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 51889 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 51891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 51894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 51896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 51903 new_y1[0]
.sym 51904 u_controller1.buttons_SB_LUT4_I2_1_I3[1]
.sym 51906 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51907 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[3]
.sym 51924 new_y1[4]
.sym 51925 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51927 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 51929 new_y1[2]
.sym 51931 new_y1[3]
.sym 51935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51942 facing_right1
.sym 51943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 51944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 51945 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 51947 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 51948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51949 $PACKER_VCC_NET
.sym 51950 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 51953 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 51954 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 51955 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 51956 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 51957 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 51958 facing_right1
.sym 51961 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 51962 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 51963 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 51964 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 51966 facing_right1
.sym 51968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 51973 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 51976 $PACKER_VCC_NET
.sym 51981 facing_right1
.sym 51982 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51983 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 51984 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 51987 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51988 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 51989 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 51990 facing_right1
.sym 51993 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 51994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51995 facing_right1
.sym 51996 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 51999 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52000 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 52001 facing_right1
.sym 52002 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 52005 facing_right1
.sym 52006 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52007 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 52008 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 52011 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52012 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 52013 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 52014 facing_right1
.sym 52017 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 52018 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52019 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 52020 facing_right1
.sym 52021 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 52022 frame_rate_$glb_clk
.sym 52023 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 52027 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 52037 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 52038 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52039 u_koopa_rom.mem.0.4_RDATA[3]
.sym 52040 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52042 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52044 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52046 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52055 buttons1[3]
.sym 52065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52066 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52067 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52068 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52070 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52071 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52072 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 52073 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52074 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52077 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52079 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52080 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52085 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 52087 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52088 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52089 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 52092 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 52094 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52097 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 52099 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 52100 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 52101 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 52103 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52105 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52106 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52107 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52109 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52111 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52112 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52113 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52115 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52117 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52118 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52119 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 52121 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52123 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52124 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52125 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52127 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52129 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52130 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52131 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52133 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52135 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52136 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52137 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52139 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 52141 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 52142 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 52143 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 52152 u_controller1.ctr[0]
.sym 52161 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 52170 u_koopa_rom.mem.0.0_RADDR
.sym 52171 u_koopa_rom.mem.0.0_RDATA[0]
.sym 52173 u_koopa_rom.mem.0.0_RDATA[1]
.sym 52178 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 52183 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 52188 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52189 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52190 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 52191 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52192 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52193 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52195 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52196 facing_right1
.sym 52197 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 52200 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 52201 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52203 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 52206 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 52212 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 52213 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 52220 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 52222 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 52223 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 52224 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 52226 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 52228 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52229 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52230 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 52232 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 52234 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 52235 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 52236 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 52239 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 52240 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 52241 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 52242 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 52245 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 52247 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 52248 facing_right1
.sym 52251 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52253 facing_right1
.sym 52254 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 52268 clk_out_$glb_clk
.sym 52269 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52270 buttons1[2]
.sym 52271 latch1_SB_LUT4_O_I2[0]
.sym 52272 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 52273 buttons1[3]
.sym 52274 latch1$SB_IO_OUT
.sym 52275 u_controller1.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 52276 latch1_SB_LUT4_O_I2[2]
.sym 52277 u_controller1.buttons_SB_DFFE_Q_E
.sym 52285 u_koopa_rom.mem.0.0_RADDR_1
.sym 52304 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 52322 u_controller1.buttons_SB_DFFE_Q_E
.sym 52324 u_controller1.shift_reg[1]
.sym 52325 u_controller1.shift_reg[0]
.sym 52334 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52336 latch1_SB_LUT4_O_I2[0]
.sym 52341 latch1_SB_LUT4_O_I2[2]
.sym 52350 latch1_SB_LUT4_O_I2[2]
.sym 52351 latch1_SB_LUT4_O_I2[0]
.sym 52352 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52357 u_controller1.shift_reg[0]
.sym 52377 u_controller1.shift_reg[1]
.sym 52390 u_controller1.buttons_SB_DFFE_Q_E
.sym 52391 ctrl_clk1_SB_LUT4_O_I2[0]_$glb_clk
.sym 52400 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52407 u_controller1.NEScount[0]
.sym 52410 u_controller1.buttons_SB_DFFE_Q_E
.sym 52414 u_controller1.buttons_SB_DFFE_Q_E
.sym 52421 latch1$SB_IO_OUT
.sym 52438 latch1$SB_IO_OUT
.sym 52441 u_controller1.shift_reg[2]
.sym 52443 data1$SB_IO_IN
.sym 52447 u_controller1.shift_reg[1]
.sym 52448 u_controller1.shift_reg[0]
.sym 52461 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 52475 u_controller1.shift_reg[2]
.sym 52499 u_controller1.shift_reg[0]
.sym 52503 data1$SB_IO_IN
.sym 52510 u_controller1.shift_reg[1]
.sym 52513 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 52514 ctrl_clk1_SB_LUT4_O_I2[0]_$glb_clk
.sym 52515 latch1$SB_IO_OUT
.sym 52544 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 52570 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 52576 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 52581 latch1$SB_IO_OUT
.sym 52602 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 52603 latch1$SB_IO_OUT
.sym 52605 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 52648 rgb[4]$SB_IO_OUT
.sym 52683 clk_out
.sym 52687 rgb[3]$SB_IO_OUT
.sym 52705 rgb[3]$SB_IO_OUT
.sym 52707 clk_out
.sym 54393 back_addr[8]
.sym 54396 back_addr[9]
.sym 54401 back_addr[6]
.sym 54798 state[0]
.sym 54801 state[2]
.sym 54802 state_SB_DFFSR_Q_R
.sym 54804 state[1]
.sym 54822 state[0]
.sym 54824 state[1]
.sym 54825 state[2]
.sym 54828 state[2]
.sym 54829 state[0]
.sym 54831 state[1]
.sym 54846 state[0]
.sym 54847 state[2]
.sym 54848 state[1]
.sym 54864 state[2]
.sym 54865 state[0]
.sym 54867 state[1]
.sym 54869 counter[21]_$glb_clk
.sym 54870 state_SB_DFFSR_Q_R
.sym 54883 state_SB_DFFSR_Q_R
.sym 54884 back_addr[6]
.sym 54887 back_addr[9]
.sym 54889 back_addr[4]
.sym 54890 vsync$SB_IO_OUT
.sym 54891 back_addr[5]
.sym 54894 back_addr[8]
.sym 54897 $PACKER_VCC_NET
.sym 54901 $PACKER_VCC_NET
.sym 54903 $PACKER_VCC_NET
.sym 55040 new_x1[5]
.sym 55041 new_x1[7]
.sym 55042 new_x1[4]
.sym 55045 new_x1[3]
.sym 55047 new_x1[6]
.sym 55052 new_x1[1]
.sym 55055 new_x1[8]
.sym 55057 $PACKER_VCC_NET
.sym 55060 new_x1[2]
.sym 55061 $PACKER_VCC_NET
.sym 55063 $PACKER_VCC_NET
.sym 55067 $nextpnr_ICESTORM_LC_56$O
.sym 55069 new_x1[1]
.sym 55073 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55075 new_x1[2]
.sym 55076 $PACKER_VCC_NET
.sym 55079 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55081 new_x1[3]
.sym 55082 $PACKER_VCC_NET
.sym 55085 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55087 $PACKER_VCC_NET
.sym 55088 new_x1[4]
.sym 55091 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55093 new_x1[5]
.sym 55097 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55100 new_x1[6]
.sym 55103 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 55105 $PACKER_VCC_NET
.sym 55106 new_x1[7]
.sym 55109 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 55111 new_x1[8]
.sym 55112 $PACKER_VCC_NET
.sym 55153 u_controller1.buttons_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 55161 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 55162 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 55163 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 55164 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55165 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55169 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 55170 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 55171 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 55172 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 55173 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55175 new_x1[9]
.sym 55185 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 55186 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55190 $nextpnr_ICESTORM_LC_57$I3
.sym 55192 new_x1[9]
.sym 55200 $nextpnr_ICESTORM_LC_57$I3
.sym 55204 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55205 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 55206 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 55216 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55217 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55218 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 55221 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 55222 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 55223 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55228 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55229 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55230 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55233 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 55234 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 55235 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55237 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 55238 frame_rate_$glb_clk
.sym 55283 new_x1[3]
.sym 55286 new_x1[0]
.sym 55291 new_x1[2]
.sym 55293 new_x1[6]
.sym 55294 new_x1[5]
.sym 55295 new_x1[7]
.sym 55296 new_x1[4]
.sym 55304 $PACKER_VCC_NET
.sym 55306 new_x1[1]
.sym 55308 $PACKER_VCC_NET
.sym 55313 $nextpnr_ICESTORM_LC_33$O
.sym 55315 new_x1[0]
.sym 55319 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55321 new_x1[1]
.sym 55322 $PACKER_VCC_NET
.sym 55325 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55327 new_x1[2]
.sym 55329 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55331 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55333 new_x1[3]
.sym 55334 $PACKER_VCC_NET
.sym 55335 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55337 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55339 $PACKER_VCC_NET
.sym 55340 new_x1[4]
.sym 55341 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55343 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55345 new_x1[5]
.sym 55346 $PACKER_VCC_NET
.sym 55347 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55349 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55351 new_x1[6]
.sym 55352 $PACKER_VCC_NET
.sym 55353 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55355 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55357 $PACKER_VCC_NET
.sym 55358 new_x1[7]
.sym 55359 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55390 $PACKER_VCC_NET
.sym 55394 $PACKER_VCC_NET
.sym 55395 $PACKER_VCC_NET
.sym 55399 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55408 $PACKER_VCC_NET
.sym 55412 new_x1[8]
.sym 55414 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 55416 $PACKER_VCC_NET
.sym 55417 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 55421 new_x1[9]
.sym 55431 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 55432 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55436 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55438 new_x1[8]
.sym 55439 $PACKER_VCC_NET
.sym 55440 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55443 new_x1[9]
.sym 55445 $PACKER_VCC_NET
.sym 55446 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55449 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 55450 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55452 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 55483 u_controller1.buttons_SB_LUT4_I1_1_O
.sym 55484 frame_rate_$glb_clk
.sym 55493 u_controller1.buttons_SB_LUT4_I1_I2
.sym 55513 new_y1[9]
.sym 55517 new_y1[8]
.sym 55521 new_y1[6]
.sym 55528 new_y1[6]
.sym 55534 new_y1[5]
.sym 55537 new_y1[4]
.sym 55539 new_y1[2]
.sym 55540 new_y1[3]
.sym 55541 new_y1[7]
.sym 55544 new_y1[1]
.sym 55554 $PACKER_VCC_NET
.sym 55555 new_y1[0]
.sym 55559 $nextpnr_ICESTORM_LC_50$O
.sym 55561 new_y1[0]
.sym 55565 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55568 new_y1[1]
.sym 55571 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55573 new_y1[2]
.sym 55574 $PACKER_VCC_NET
.sym 55575 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55577 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55579 new_y1[3]
.sym 55581 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55583 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55585 new_y1[4]
.sym 55587 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55589 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55592 new_y1[5]
.sym 55593 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55595 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55597 new_y1[6]
.sym 55599 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55601 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55604 new_y1[7]
.sym 55605 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55610 new_y1[1]
.sym 55611 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 55612 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 55613 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 55614 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 55615 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 55616 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55622 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55624 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55631 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55642 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 55644 new_y1[1]
.sym 55645 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55652 new_y1[4]
.sym 55653 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 55654 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 55655 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 55657 new_y1[5]
.sym 55660 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 55662 new_y1[2]
.sym 55663 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55665 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55667 new_y1[9]
.sym 55668 u_controller1.buttons_SB_LUT4_I1_O
.sym 55669 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 55671 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 55673 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55676 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 55677 new_y1[8]
.sym 55678 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 55679 new_y1[3]
.sym 55682 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55685 new_y1[8]
.sym 55686 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 55689 new_y1[9]
.sym 55692 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55695 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 55697 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55698 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 55701 new_y1[5]
.sym 55702 new_y1[4]
.sym 55703 new_y1[2]
.sym 55704 new_y1[3]
.sym 55708 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 55709 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55710 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 55713 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 55715 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 55716 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55719 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55721 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55722 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55725 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 55727 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 55728 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 55729 u_controller1.buttons_SB_LUT4_I1_O
.sym 55730 frame_rate_$glb_clk
.sym 55732 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 55733 new_y1[9]
.sym 55734 u_controller1.buttons_SB_LUT4_I1_O
.sym 55735 new_y1[8]
.sym 55737 new_y1[6]
.sym 55767 new_y1[9]
.sym 55776 u_controller1.buttons_SB_LUT4_I2_1_I3[1]
.sym 55779 new_y1[7]
.sym 55782 new_y1[1]
.sym 55783 new_y1[0]
.sym 55784 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 55790 new_y1[9]
.sym 55791 u_controller1.buttons_SB_LUT4_I1_O
.sym 55792 new_y1[8]
.sym 55800 buttons1[3]
.sym 55802 new_y1[6]
.sym 55803 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[3]
.sym 55819 new_y1[0]
.sym 55824 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[3]
.sym 55825 new_y1[1]
.sym 55826 new_y1[0]
.sym 55827 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 55836 u_controller1.buttons_SB_LUT4_I2_1_I3[1]
.sym 55837 buttons1[3]
.sym 55842 new_y1[7]
.sym 55843 new_y1[8]
.sym 55844 new_y1[6]
.sym 55845 new_y1[9]
.sym 55852 u_controller1.buttons_SB_LUT4_I1_O
.sym 55853 frame_rate_$glb_clk
.sym 55868 u_koopa_rom.mem.0.0_RDATA[0]
.sym 55877 u_koopa_rom.mem.0.0_RDATA[1]
.sym 55879 buttons1[2]
.sym 55880 new_y1[0]
.sym 55903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 55911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 55947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 55948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 55979 u_controller1.ctr[1]
.sym 55980 u_controller1.ctr[2]
.sym 55981 u_controller1.ctr[3]
.sym 55982 u_controller1.ctr[4]
.sym 55983 u_controller1.ctr[5]
.sym 55984 u_controller1.ctr[6]
.sym 55985 u_controller1.ctr[7]
.sym 55991 $PACKER_GND_NET
.sym 56048 u_controller1.ctr[0]
.sym 56085 u_controller1.ctr[0]
.sym 56099 clk_in$SB_IO_IN_$glb_clk
.sym 56101 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 56102 u_controller1.NEScount[0]
.sym 56103 u_controller1.NEScount[1]
.sym 56104 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 56105 u_controller1.NEScount[3]
.sym 56106 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 56107 u_controller1.NEScount[5]
.sym 56108 u_controller1.NEScount[6]
.sym 56116 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56122 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56124 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56144 u_controller1.buttons_SB_DFFE_Q_E
.sym 56147 u_controller1.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56151 latch1_SB_LUT4_O_I2[0]
.sym 56152 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 56156 latch1_SB_LUT4_O_I2[2]
.sym 56157 u_controller1.NEScount[0]
.sym 56158 u_controller1.NEScount[7]
.sym 56159 u_controller1.NEScount[8]
.sym 56160 u_controller1.NEScount[9]
.sym 56163 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 56164 latch1_SB_LUT4_O_I2[2]
.sym 56165 u_controller1.NEScount[6]
.sym 56167 u_controller1.shift_reg[3]
.sym 56168 u_controller1.NEScount[1]
.sym 56169 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 56170 u_controller1.NEScount[3]
.sym 56172 u_controller1.NEScount[5]
.sym 56173 u_controller1.shift_reg[2]
.sym 56177 u_controller1.shift_reg[2]
.sym 56181 u_controller1.NEScount[1]
.sym 56182 u_controller1.NEScount[9]
.sym 56183 u_controller1.NEScount[8]
.sym 56184 u_controller1.NEScount[0]
.sym 56187 u_controller1.NEScount[7]
.sym 56188 u_controller1.NEScount[6]
.sym 56190 u_controller1.NEScount[5]
.sym 56194 u_controller1.shift_reg[3]
.sym 56200 latch1_SB_LUT4_O_I2[2]
.sym 56201 latch1_SB_LUT4_O_I2[0]
.sym 56202 u_controller1.NEScount[3]
.sym 56205 u_controller1.NEScount[8]
.sym 56206 u_controller1.NEScount[0]
.sym 56207 u_controller1.NEScount[1]
.sym 56208 u_controller1.NEScount[9]
.sym 56212 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 56213 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 56214 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 56217 u_controller1.NEScount[3]
.sym 56218 latch1_SB_LUT4_O_I2[2]
.sym 56219 u_controller1.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56221 u_controller1.buttons_SB_DFFE_Q_E
.sym 56222 ctrl_clk1_SB_LUT4_O_I2[0]_$glb_clk
.sym 56224 u_controller1.NEScount[7]
.sym 56225 u_controller1.NEScount[8]
.sym 56226 u_controller1.NEScount[9]
.sym 56237 char_rgb1_SB_DFFSR_Q_R[2]
.sym 56243 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 56246 latch1$SB_IO_OUT
.sym 56269 u_controller1.NEScount[3]
.sym 56270 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 56271 u_controller1.NEScount[5]
.sym 56280 u_controller1.NEScount[6]
.sym 56281 u_controller1.NEScount[7]
.sym 56283 u_controller1.NEScount[9]
.sym 56290 u_controller1.NEScount[8]
.sym 56291 $PACKER_VCC_NET
.sym 56292 $PACKER_VCC_NET
.sym 56297 $nextpnr_ICESTORM_LC_7$O
.sym 56300 u_controller1.NEScount[3]
.sym 56303 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 56305 $PACKER_VCC_NET
.sym 56306 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 56309 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 56311 $PACKER_VCC_NET
.sym 56312 u_controller1.NEScount[5]
.sym 56315 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 56317 u_controller1.NEScount[6]
.sym 56318 $PACKER_VCC_NET
.sym 56321 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 56323 $PACKER_VCC_NET
.sym 56324 u_controller1.NEScount[7]
.sym 56327 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 56329 u_controller1.NEScount[8]
.sym 56330 $PACKER_VCC_NET
.sym 56333 $nextpnr_ICESTORM_LC_8$I3
.sym 56335 $PACKER_VCC_NET
.sym 56336 u_controller1.NEScount[9]
.sym 56343 $nextpnr_ICESTORM_LC_8$I3
.sym 56479 rgb[1]$SB_IO_OUT
.sym 56483 $PACKER_GND_NET
.sym 56510 rgb[5]$SB_IO_OUT
.sym 56512 ctrl_clk2$SB_IO_OUT
.sym 56514 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 56515 rgb[5]$SB_IO_OUT
.sym 56518 ctrl_clk2$SB_IO_OUT
.sym 56528 rgb[5]$SB_IO_OUT
.sym 56532 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 56538 ctrl_clk2$SB_IO_OUT
.sym 58356 back_addr[10]
.sym 58362 back_addr[0]
.sym 58467 back_addr[3]
.sym 58472 back_addr[1]
.sym 58476 back_addr[2]
.sym 58601 $PACKER_VCC_NET
.sym 58848 back_addr[10]
.sym 58851 back_addr[4]
.sym 58852 back_addr[7]
.sym 58853 back_addr[5]
.sym 58961 back_addr[2]
.sym 58968 back_addr[3]
.sym 58975 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 58977 $PACKER_GND_NET
.sym 59082 $PACKER_VCC_NET
.sym 59214 back_addr[2]
.sym 59334 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59350 new_y1[6]
.sym 59364 $PACKER_VCC_NET
.sym 59372 $PACKER_VCC_NET
.sym 59375 new_y1[9]
.sym 59376 new_y1[6]
.sym 59378 new_y1[3]
.sym 59379 new_y1[8]
.sym 59383 new_y1[4]
.sym 59387 new_y1[7]
.sym 59388 new_y1[5]
.sym 59389 $nextpnr_ICESTORM_LC_41$O
.sym 59391 new_y1[3]
.sym 59395 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59398 new_y1[4]
.sym 59401 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59404 new_y1[5]
.sym 59407 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59409 $PACKER_VCC_NET
.sym 59410 new_y1[6]
.sym 59413 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 59415 new_y1[7]
.sym 59419 u_controller1.buttons_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 59421 new_y1[8]
.sym 59425 $nextpnr_ICESTORM_LC_42$I3
.sym 59427 $PACKER_VCC_NET
.sym 59428 new_y1[9]
.sym 59435 $nextpnr_ICESTORM_LC_42$I3
.sym 59467 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 59469 $PACKER_GND_NET
.sym 59474 u_controller1.buttons_SB_LUT4_I1_I2
.sym 59481 $PACKER_VCC_NET
.sym 59482 u_controller1.buttons_SB_LUT4_I1_O
.sym 59485 new_y1[6]
.sym 59486 new_y1[7]
.sym 59489 $PACKER_VCC_NET
.sym 59490 new_y1[4]
.sym 59492 new_y1[2]
.sym 59493 new_y1[3]
.sym 59495 new_y1[5]
.sym 59497 new_y1[1]
.sym 59498 new_y1[0]
.sym 59501 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59506 new_y1[0]
.sym 59512 $nextpnr_ICESTORM_LC_36$O
.sym 59514 new_y1[0]
.sym 59518 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59519 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59520 $PACKER_VCC_NET
.sym 59521 new_y1[1]
.sym 59522 new_y1[0]
.sym 59524 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59526 new_y1[2]
.sym 59528 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59530 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59532 new_y1[3]
.sym 59533 $PACKER_VCC_NET
.sym 59534 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59536 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59538 new_y1[4]
.sym 59539 $PACKER_VCC_NET
.sym 59540 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59542 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59544 new_y1[5]
.sym 59545 $PACKER_VCC_NET
.sym 59546 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59548 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59550 new_y1[6]
.sym 59551 $PACKER_VCC_NET
.sym 59552 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59554 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 59556 new_y1[7]
.sym 59557 $PACKER_VCC_NET
.sym 59558 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59559 u_controller1.buttons_SB_LUT4_I1_O
.sym 59560 frame_rate_$glb_clk
.sym 59598 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 59604 new_y1[9]
.sym 59605 u_controller1.buttons_SB_LUT4_I1_O
.sym 59608 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59609 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59611 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 59614 new_y1[8]
.sym 59616 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59620 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59624 $PACKER_VCC_NET
.sym 59627 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 59631 buttons1[2]
.sym 59634 u_controller1.buttons_SB_LUT4_I1_I2
.sym 59635 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59637 $PACKER_VCC_NET
.sym 59638 new_y1[8]
.sym 59639 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 59642 new_y1[9]
.sym 59643 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59644 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59645 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59648 u_controller1.buttons_SB_LUT4_I1_I2
.sym 59650 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59651 buttons1[2]
.sym 59654 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 59656 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 59657 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59667 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59668 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 59669 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 59682 u_controller1.buttons_SB_LUT4_I1_O
.sym 59683 frame_rate_$glb_clk
.sym 59703 u_koopa_rom.mem.0.0_RADDR_1
.sym 59712 new_y1[8]
.sym 59854 u_controller1.ctr[0]
.sym 59860 u_controller1.ctr[3]
.sym 59862 u_controller1.ctr[0]
.sym 59866 u_controller1.ctr[1]
.sym 59867 u_controller1.ctr[2]
.sym 59870 u_controller1.ctr[5]
.sym 59871 u_controller1.ctr[6]
.sym 59872 u_controller1.ctr[7]
.sym 59877 u_controller1.ctr[4]
.sym 59881 $nextpnr_ICESTORM_LC_45$O
.sym 59883 u_controller1.ctr[0]
.sym 59887 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 59890 u_controller1.ctr[1]
.sym 59891 u_controller1.ctr[0]
.sym 59893 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 59896 u_controller1.ctr[2]
.sym 59897 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 59899 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 59901 u_controller1.ctr[3]
.sym 59903 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 59905 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 59907 u_controller1.ctr[4]
.sym 59909 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 59911 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 59914 u_controller1.ctr[5]
.sym 59915 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 59917 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 59920 u_controller1.ctr[6]
.sym 59921 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 59923 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 59926 u_controller1.ctr[7]
.sym 59927 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 59929 clk_in$SB_IO_IN_$glb_clk
.sym 59947 u_koopa_rom.mem.0.0_RDATA[1]
.sym 59948 u_koopa_rom.mem.0.0_RDATA[0]
.sym 59965 $PACKER_GND_NET
.sym 59967 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 59973 u_controller1.NEScount[0]
.sym 59976 u_controller1.NEScount[3]
.sym 59980 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 59983 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 59987 u_controller1.NEScount[6]
.sym 59990 u_controller1.NEScount[1]
.sym 59993 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 60002 u_controller1.NEScount[5]
.sym 60004 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 60006 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 60008 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 60010 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 60013 u_controller1.NEScount[0]
.sym 60014 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 60016 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 60019 u_controller1.NEScount[1]
.sym 60020 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 60022 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 60024 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 60026 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 60028 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 60031 u_controller1.NEScount[3]
.sym 60032 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 60034 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 60037 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 60038 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 60040 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 60042 u_controller1.NEScount[5]
.sym 60044 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 60046 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 60048 u_controller1.NEScount[6]
.sym 60050 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 60052 clk_in$SB_IO_IN_$glb_clk
.sym 60071 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 60073 u_koopa_rom.mem.0.4_RDATA[2]
.sym 60077 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 60090 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 60096 u_controller1.NEScount[8]
.sym 60097 u_controller1.NEScount[9]
.sym 60119 u_controller1.NEScount[7]
.sym 60127 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 60129 u_controller1.NEScount[7]
.sym 60131 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 60133 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 60136 u_controller1.NEScount[8]
.sym 60137 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 60142 u_controller1.NEScount[9]
.sym 60143 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 60175 clk_in$SB_IO_IN_$glb_clk
.sym 60317 rgb[0]$SB_IO_OUT
.sym 60326 rgb[2]$SB_IO_OUT
.sym 62052 back_addr[10]
.sym 62060 back_addr[0]
.sym 62187 back_addr[1]
.sym 62310 back_addr[2]
.sym 62543 $PACKER_VCC_NET
.sym 62544 back_addr[0]
.sym 62545 back_addr[7]
.sym 62547 $PACKER_VCC_NET
.sym 62549 back_addr[0]
.sym 62550 $PACKER_VCC_NET
.sym 62551 back_addr[10]
.sym 62552 back_addr[4]
.sym 62554 back_addr[5]
.sym 62670 back_addr[3]
.sym 62673 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 62812 $PACKER_GND_NET
.sym 62916 hsync$SB_IO_OUT
.sym 63036 back_addr[6]
.sym 63037 back_addr[5]
.sym 63038 back_addr[4]
.sym 63039 back_addr[7]
.sym 63044 back_addr[10]
.sym 63046 back_addr[10]
.sym 63281 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 63282 $PACKER_VCC_NET
.sym 63288 $PACKER_VCC_NET
.sym 63291 $PACKER_VCC_NET
.sym 63293 $PACKER_VCC_NET
.sym 63296 $PACKER_GND_NET
.sym 63414 u_koopa_rom.mem.0.0_RADDR
.sym 63530 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63532 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63533 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63534 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 63535 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63538 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63660 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63671 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63785 $PACKER_VCC_NET
.sym 63792 $PACKER_GND_NET
.sym 63897 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 63899 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 64010 $PACKER_GND_NET
.sym 64141 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64187 $PACKER_GND_NET
.sym 64201 rgb[2]$SB_IO_OUT
.sym 64237 counter[0]
.sym 64264 clk_in$SB_IO_IN
.sym 65882 back_addr[1]
.sym 65885 back_addr[7]
.sym 66005 back_addr[2]
.sym 66018 back_addr[5]
.sym 66022 back_addr[4]
.sym 66147 $PACKER_GND_NET
.sym 66378 back_addr[1]
.sym 66379 back_addr[8]
.sym 66498 $PACKER_VCC_NET
.sym 66508 back_addr[2]
.sym 66513 vsync$SB_IO_OUT
.sym 66622 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 66628 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 66639 $PACKER_GND_NET
.sym 66743 $PACKER_VCC_NET
.sym 66744 $PACKER_VCC_NET
.sym 66867 back_addr[9]
.sym 66868 back_addr[6]
.sym 66872 back_addr[8]
.sym 66874 back_addr[4]
.sym 66990 $PACKER_VCC_NET
.sym 66996 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 67000 $PACKER_VCC_NET
.sym 67005 vsync$SB_IO_OUT
.sym 67122 u_koopa_rom.mem.0.0_RADDR_1
.sym 67135 $PACKER_GND_NET
.sym 67359 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67360 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 67364 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67365 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67366 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67367 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67368 u_koopa_rom.mem.0.4_RDATA[3]
.sym 67369 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67488 u_koopa_rom.mem.0.0_RADDR
.sym 67489 $PACKER_GND_NET
.sym 67497 vsync$SB_IO_OUT
.sym 67608 u_koopa_rom.mem.0.0_RADDR_1
.sym 67622 $PACKER_GND_NET
.sym 67730 u_controller1.buttons_SB_DFFE_Q_E
.sym 67860 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67871 latch1$SB_IO_OUT
.sym 67977 $PACKER_GND_NET
.sym 67981 vsync$SB_IO_OUT
.sym 67993 $PACKER_VCC_NET
.sym 68000 rgb[4]$SB_IO_OUT
.sym 68005 $PACKER_VCC_NET
.sym 68006 rgb[2]$SB_IO_OUT
.sym 68009 rgb[4]$SB_IO_OUT
.sym 68018 rgb[4]$SB_IO_OUT
.sym 68027 $PACKER_VCC_NET
.sym 68028 rgb[2]$SB_IO_OUT
.sym 68062 counter[1]
.sym 68063 counter[2]
.sym 68064 counter[3]
.sym 68065 counter[4]
.sym 68066 counter[5]
.sym 68067 counter[6]
.sym 68068 counter[7]
.sym 68134 counter[0]
.sym 68181 counter[0]
.sym 68183 clk_out_$glb_clk
.sym 68189 counter[8]
.sym 68190 counter[9]
.sym 68191 counter[10]
.sym 68192 counter[11]
.sym 68193 counter[12]
.sym 68194 counter[13]
.sym 68195 counter[14]
.sym 68196 counter[15]
.sym 68348 counter[16]
.sym 68349 counter[17]
.sym 68350 counter[18]
.sym 68351 counter[19]
.sym 68352 counter[20]
.sym 68353 counter[21]
.sym 69713 back_addr[5]
.sym 69716 back_addr[9]
.sym 69721 back_addr[8]
.sym 69723 back_addr[6]
.sym 69724 back_addr[4]
.sym 69826 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 69827 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 69839 $PACKER_GND_NET
.sym 69972 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70205 back_addr[4]
.sym 70209 back_addr[5]
.sym 70211 back_addr[6]
.sym 70212 back_addr[9]
.sym 70216 back_addr[8]
.sym 70317 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 70323 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 70331 $PACKER_GND_NET
.sym 70468 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 70710 $PACKER_VCC_NET
.sym 70822 $PACKER_GND_NET
.sym 70947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 70949 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 70954 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 71054 u_koopa_rom.mem.0.4_RDATA[3]
.sym 71055 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 71058 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 71060 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 71195 u_koopa_rom.mem.0.0_RDATA[0]
.sym 71199 u_koopa_rom.mem.0.0_RDATA[1]
.sym 71203 $PACKER_VCC_NET
.sym 71209 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 71329 u_koopa_rom.mem.0.0_RADDR_1
.sym 71423 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 71424 u_koopa_rom.mem.0.4_RDATA[2]
.sym 71425 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 71430 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 71437 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 71438 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 71442 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 71573 u_koopa_rom.mem.0.0_RDATA[1]
.sym 71579 u_koopa_rom.mem.0.0_RDATA[0]
.sym 71831 rgb[1]$SB_IO_OUT
.sym 71837 latch1$SB_IO_OUT
.sym 71859 latch1$SB_IO_OUT
.sym 71862 vsync$SB_IO_OUT
.sym 71865 rgb[1]$SB_IO_OUT
.sym 71935 counter[1]
.sym 71941 counter[0]
.sym 71945 counter[3]
.sym 71949 counter[0]
.sym 71956 counter[6]
.sym 71957 counter[7]
.sym 71960 counter[2]
.sym 71962 counter[4]
.sym 71963 counter[5]
.sym 71966 $nextpnr_ICESTORM_LC_55$O
.sym 71968 counter[0]
.sym 71972 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 71975 counter[1]
.sym 71976 counter[0]
.sym 71978 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 71980 counter[2]
.sym 71982 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 71984 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 71986 counter[3]
.sym 71988 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 71990 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 71992 counter[4]
.sym 71994 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 71996 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 71998 counter[5]
.sym 72000 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 72002 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 72005 counter[6]
.sym 72006 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 72008 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 72011 counter[7]
.sym 72012 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 72014 clk_out_$glb_clk
.sym 72018 clk_in$SB_IO_IN
.sym 72073 counter[21]
.sym 72092 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 72097 counter[8]
.sym 72098 counter[9]
.sym 72100 counter[11]
.sym 72110 counter[13]
.sym 72111 counter[14]
.sym 72115 counter[10]
.sym 72117 counter[12]
.sym 72128 counter[15]
.sym 72129 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72132 counter[8]
.sym 72133 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 72135 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 72138 counter[9]
.sym 72139 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72141 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 72144 counter[10]
.sym 72145 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 72147 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72150 counter[11]
.sym 72151 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 72153 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 72156 counter[12]
.sym 72157 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72159 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 72161 counter[13]
.sym 72163 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 72165 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 72167 counter[14]
.sym 72169 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 72171 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 72173 counter[15]
.sym 72175 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 72177 clk_out_$glb_clk
.sym 72215 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 72223 counter[19]
.sym 72228 counter[16]
.sym 72240 counter[20]
.sym 72245 counter[17]
.sym 72246 counter[18]
.sym 72249 counter[21]
.sym 72252 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 72254 counter[16]
.sym 72256 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 72258 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 72260 counter[17]
.sym 72262 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 72264 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72266 counter[18]
.sym 72268 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 72270 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 72273 counter[19]
.sym 72274 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 72276 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 72279 counter[20]
.sym 72280 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 72284 counter[21]
.sym 72286 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 72300 clk_out_$glb_clk
.sym 73314 back_addr[3]
.sym 73413 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73434 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73536 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 73659 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73665 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 73679 back_addr[6]
.sym 73680 back_addr[10]
.sym 73682 $PACKER_VCC_NET
.sym 73683 $PACKER_VCC_NET
.sym 73684 back_addr[0]
.sym 73685 back_addr[4]
.sym 73687 back_addr[5]
.sym 73688 $PACKER_VCC_NET
.sym 73690 back_addr[7]
.sym 73704 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73708 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 73716 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73724 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 73725 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73741 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 73743 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73744 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 73747 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 73749 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 73750 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 73782 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 73793 back_addr[1]
.sym 73795 back_addr[2]
.sym 73800 back_addr[3]
.sym 73803 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 73804 $PACKER_GND_NET
.sym 73805 back_addr[3]
.sym 73905 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 73924 $PACKER_VCC_NET
.sym 74028 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74052 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74151 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74171 back_addr[6]
.sym 74175 back_addr[4]
.sym 74176 back_addr[5]
.sym 74177 back_addr[10]
.sym 74178 back_addr[0]
.sym 74180 back_addr[7]
.sym 74200 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74205 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74208 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74212 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74213 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74216 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74227 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74228 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74229 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74263 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74265 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 74266 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74274 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74284 back_addr[2]
.sym 74291 back_addr[3]
.sym 74297 back_addr[3]
.sym 74300 $PACKER_GND_NET
.sym 74304 $PACKER_GND_NET
.sym 74397 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 74405 $PACKER_VCC_NET
.sym 74418 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 74420 $PACKER_VCC_NET
.sym 74520 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 74537 back_addr[2]
.sym 74546 hsync$SB_IO_OUT
.sym 74549 u_koopa_rom.mem.0.0_RADDR
.sym 74641 u_koopa_rom.mem.0.0_RDATA[3]
.sym 74645 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 74668 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74670 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74671 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74673 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74764 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 74768 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 74786 u_koopa_rom.mem.0.0_RDATA[3]
.sym 74794 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 74795 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74796 $PACKER_GND_NET
.sym 74887 u_koopa_rom.mem.0.0_RDATA[2]
.sym 74891 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 74897 $PACKER_VCC_NET
.sym 74909 $PACKER_VCC_NET
.sym 74913 $PACKER_VCC_NET
.sym 74920 $PACKER_VCC_NET
.sym 74927 u_koopa_rom.mem.0.0_RDATA[0]
.sym 74931 u_koopa_rom.mem.0.0_RDATA[1]
.sym 74935 u_koopa_rom.mem.0.0_RDATA[0]
.sym 74936 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 74939 u_koopa_rom.mem.0.0_RDATA[1]
.sym 74940 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 74944 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 74946 u_koopa_rom.mem.0.0_RDATA[3]
.sym 74948 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 74952 u_koopa_rom.mem.0.0_RDATA[2]
.sym 74954 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 74956 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 74959 u_koopa_rom.mem.0.0_RDATA[3]
.sym 74960 u_koopa_rom.mem.0.0_RDATA[0]
.sym 74961 u_koopa_rom.mem.0.0_RDATA[1]
.sym 74962 u_koopa_rom.mem.0.0_RDATA[2]
.sym 74965 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 74966 u_koopa_rom.mem.0.0_RDATA[1]
.sym 74967 u_koopa_rom.mem.0.0_RDATA[0]
.sym 74968 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 74983 u_koopa_rom.mem.0.0_RDATA[1]
.sym 74984 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 74985 u_koopa_rom.mem.0.0_RDATA[0]
.sym 74986 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 74995 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 74996 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 74997 u_koopa_rom.mem.0.0_RDATA[0]
.sym 74998 u_koopa_rom.mem.0.0_RDATA[1]
.sym 75010 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 75014 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 75026 u_koopa_rom.mem.0.0_RADDR_1
.sym 75032 u_koopa_rom.mem.0.0_RADDR
.sym 75043 hsync$SB_IO_OUT
.sym 75133 u_koopa_rom.mem.0.2_RDATA[3]
.sym 75137 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 75157 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 75158 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 75160 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 75163 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 75256 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 75260 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 75278 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 75283 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 75288 $PACKER_GND_NET
.sym 75297 u_koopa_rom.mem.0.2_RDATA[3]
.sym 75307 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 75309 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 75313 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 75315 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 75317 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 75318 u_koopa_rom.mem.0.0_RDATA[1]
.sym 75321 u_koopa_rom.mem.0.2_RDATA[2]
.sym 75324 u_koopa_rom.mem.0.0_RDATA[0]
.sym 75325 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 75328 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 75329 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 75330 u_koopa_rom.mem.0.0_RDATA[0]
.sym 75331 u_koopa_rom.mem.0.0_RDATA[1]
.sym 75334 u_koopa_rom.mem.0.2_RDATA[2]
.sym 75335 u_koopa_rom.mem.0.0_RDATA[0]
.sym 75336 u_koopa_rom.mem.0.0_RDATA[1]
.sym 75337 u_koopa_rom.mem.0.2_RDATA[3]
.sym 75340 u_koopa_rom.mem.0.0_RDATA[0]
.sym 75341 u_koopa_rom.mem.0.0_RDATA[1]
.sym 75342 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 75343 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 75370 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 75371 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 75372 u_koopa_rom.mem.0.0_RDATA[1]
.sym 75373 u_koopa_rom.mem.0.0_RDATA[0]
.sym 75379 u_koopa_rom.mem.0.2_RDATA[2]
.sym 75383 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 75389 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 75393 u_koopa_rom.mem.0.4_RDATA[2]
.sym 75400 $PACKER_VCC_NET
.sym 75401 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 75406 $PACKER_VCC_NET
.sym 75502 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 75506 u_koopa_rom.mem.0.2_RDATA_3[3]
.sym 75514 u_koopa_rom.mem.0.0_RADDR_1
.sym 75535 hsync$SB_IO_OUT
.sym 75656 rgb[0]$SB_IO_OUT
.sym 75668 rgb[0]$SB_IO_OUT
.sym 75671 rgb[1]$SB_IO_OUT
.sym 75684 rgb[1]$SB_IO_OUT
.sym 75690 rgb[0]$SB_IO_OUT
.sym 75697 counter[21]
.sym 75710 counter[21]
.sym 75744 clk_in$SB_IO_IN
.sym 76691 back_addr[9]
.sym 76896 clk_in$SB_IO_IN
.sym 76910 back_addr[2]
.sym 77029 $PACKER_VCC_NET
.sym 77031 back_addr[10]
.sym 77034 back_addr[0]
.sym 77035 back_addr[3]
.sym 77040 $PACKER_VCC_NET
.sym 77043 back_addr[6]
.sym 77046 back_addr[9]
.sym 77048 back_addr[2]
.sym 77049 back_addr[8]
.sym 77051 back_addr[5]
.sym 77052 back_addr[4]
.sym 77056 back_addr[1]
.sym 77057 back_addr[7]
.sym 77075 back_addr[3]
.sym 77076 back_addr[4]
.sym 77077 back_addr[0]
.sym 77078 back_addr[5]
.sym 77079 back_addr[6]
.sym 77080 back_addr[7]
.sym 77081 back_addr[8]
.sym 77082 back_addr[9]
.sym 77083 back_addr[10]
.sym 77084 back_addr[2]
.sym 77085 back_addr[1]
.sym 77086 clk_out_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77103 $PACKER_VCC_NET
.sym 77107 back_addr[10]
.sym 77108 $PACKER_VCC_NET
.sym 77110 back_addr[0]
.sym 77156 $PACKER_GND_NET
.sym 77158 $PACKER_VCC_NET
.sym 77188 $PACKER_GND_NET_$glb_clk
.sym 77189 $PACKER_GND_NET
.sym 77198 $PACKER_VCC_NET
.sym 77223 back_addr[8]
.sym 77233 back_addr[8]
.sym 77236 back_addr[3]
.sym 77237 back_addr[1]
.sym 77245 back_addr[2]
.sym 77247 back_addr[10]
.sym 77248 back_addr[5]
.sym 77249 $PACKER_VCC_NET
.sym 77252 back_addr[9]
.sym 77256 back_addr[6]
.sym 77257 back_addr[7]
.sym 77259 back_addr[0]
.sym 77260 $PACKER_VCC_NET
.sym 77262 back_addr[4]
.sym 77279 back_addr[3]
.sym 77280 back_addr[4]
.sym 77281 back_addr[0]
.sym 77282 back_addr[5]
.sym 77283 back_addr[6]
.sym 77284 back_addr[7]
.sym 77285 back_addr[8]
.sym 77286 back_addr[9]
.sym 77287 back_addr[10]
.sym 77288 back_addr[2]
.sym 77289 back_addr[1]
.sym 77290 clk_out_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77325 back_addr[2]
.sym 77337 $PACKER_VCC_NET
.sym 77360 $PACKER_GND_NET
.sym 77392 $PACKER_GND_NET_$glb_clk
.sym 77393 $PACKER_GND_NET
.sym 77402 $PACKER_VCC_NET
.sym 77436 back_addr[7]
.sym 77437 back_addr[10]
.sym 77442 back_addr[3]
.sym 77446 $PACKER_VCC_NET
.sym 77447 back_addr[0]
.sym 77448 $PACKER_VCC_NET
.sym 77451 back_addr[4]
.sym 77455 back_addr[6]
.sym 77456 back_addr[9]
.sym 77460 back_addr[8]
.sym 77461 back_addr[5]
.sym 77463 back_addr[2]
.sym 77466 back_addr[1]
.sym 77483 back_addr[3]
.sym 77484 back_addr[4]
.sym 77485 back_addr[0]
.sym 77486 back_addr[5]
.sym 77487 back_addr[6]
.sym 77488 back_addr[7]
.sym 77489 back_addr[8]
.sym 77490 back_addr[9]
.sym 77491 back_addr[10]
.sym 77492 back_addr[2]
.sym 77493 back_addr[1]
.sym 77494 clk_out_$glb_clk
.sym 77495 $PACKER_VCC_NET
.sym 77496 $PACKER_VCC_NET
.sym 77510 back_addr[7]
.sym 77513 back_addr[10]
.sym 77514 $PACKER_VCC_NET
.sym 77515 back_addr[0]
.sym 77516 $PACKER_VCC_NET
.sym 77521 $PACKER_VCC_NET
.sym 77528 $PACKER_VCC_NET
.sym 77557 $PACKER_VCC_NET
.sym 77564 $PACKER_GND_NET
.sym 77596 $PACKER_GND_NET_$glb_clk
.sym 77597 $PACKER_GND_NET
.sym 77606 $PACKER_VCC_NET
.sym 77629 back_addr[1]
.sym 77634 back_addr[8]
.sym 77646 back_addr[2]
.sym 77649 back_addr[3]
.sym 77654 back_addr[1]
.sym 77657 back_addr[8]
.sym 77659 $PACKER_VCC_NET
.sym 77660 back_addr[9]
.sym 77663 back_addr[7]
.sym 77664 back_addr[6]
.sym 77666 $PACKER_VCC_NET
.sym 77667 back_addr[5]
.sym 77668 back_addr[4]
.sym 77669 back_addr[0]
.sym 77670 back_addr[10]
.sym 77687 back_addr[3]
.sym 77688 back_addr[4]
.sym 77689 back_addr[0]
.sym 77690 back_addr[5]
.sym 77691 back_addr[6]
.sym 77692 back_addr[7]
.sym 77693 back_addr[8]
.sym 77694 back_addr[9]
.sym 77695 back_addr[10]
.sym 77696 back_addr[2]
.sym 77697 back_addr[1]
.sym 77698 clk_out_$glb_clk
.sym 77699 $PACKER_VCC_NET
.sym 77700 $PACKER_VCC_NET
.sym 77725 $PACKER_VCC_NET
.sym 77754 $PACKER_VCC_NET
.sym 77768 $PACKER_GND_NET
.sym 77800 $PACKER_GND_NET_$glb_clk
.sym 77801 $PACKER_GND_NET
.sym 77810 $PACKER_VCC_NET
.sym 77844 back_addr[5]
.sym 77848 back_addr[7]
.sym 77850 back_addr[3]
.sym 77852 back_addr[10]
.sym 77853 back_addr[2]
.sym 77857 back_addr[0]
.sym 77858 back_addr[1]
.sym 77861 $PACKER_VCC_NET
.sym 77863 $PACKER_VCC_NET
.sym 77868 back_addr[8]
.sym 77870 back_addr[4]
.sym 77871 back_addr[9]
.sym 77874 back_addr[6]
.sym 77891 back_addr[3]
.sym 77892 back_addr[4]
.sym 77893 back_addr[0]
.sym 77894 back_addr[5]
.sym 77895 back_addr[6]
.sym 77896 back_addr[7]
.sym 77897 back_addr[8]
.sym 77898 back_addr[9]
.sym 77899 back_addr[10]
.sym 77900 back_addr[2]
.sym 77901 back_addr[1]
.sym 77902 clk_out_$glb_clk
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77918 back_addr[5]
.sym 77924 back_addr[7]
.sym 77928 back_addr[10]
.sym 77963 $PACKER_GND_NET
.sym 77965 $PACKER_VCC_NET
.sym 78004 $PACKER_GND_NET_$glb_clk
.sym 78005 $PACKER_GND_NET
.sym 78014 $PACKER_VCC_NET
.sym 78051 $PACKER_VCC_NET
.sym 78058 $PACKER_VCC_NET
.sym 78060 u_koopa_rom.mem.0.0_RADDR
.sym 78064 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78065 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78066 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78067 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78068 u_koopa_rom.mem.0.0_RADDR_1
.sym 78072 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78075 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78076 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78077 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78095 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78096 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78098 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78099 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78100 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78101 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78102 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78103 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78104 u_koopa_rom.mem.0.0_RADDR_1
.sym 78105 u_koopa_rom.mem.0.0_RADDR
.sym 78106 clk_out_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78124 $PACKER_VCC_NET
.sym 78127 $PACKER_VCC_NET
.sym 78140 $PACKER_VCC_NET
.sym 78141 $PACKER_VCC_NET
.sym 78162 $PACKER_VCC_NET
.sym 78176 $PACKER_GND_NET
.sym 78208 $PACKER_GND_NET_$glb_clk
.sym 78209 $PACKER_GND_NET
.sym 78218 $PACKER_VCC_NET
.sym 78251 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78252 u_koopa_rom.mem.0.0_RADDR_1
.sym 78264 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78265 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78267 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78270 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78271 u_koopa_rom.mem.0.0_RADDR
.sym 78276 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78277 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78278 $PACKER_VCC_NET
.sym 78279 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78280 $PACKER_VCC_NET
.sym 78299 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78300 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78302 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78303 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78304 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78305 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78306 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78307 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78308 u_koopa_rom.mem.0.0_RADDR_1
.sym 78309 u_koopa_rom.mem.0.0_RADDR
.sym 78310 clk_out_$glb_clk
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78325 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78333 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78357 $PACKER_VCC_NET
.sym 78380 $PACKER_GND_NET
.sym 78412 $PACKER_GND_NET_$glb_clk
.sym 78413 $PACKER_GND_NET
.sym 78422 $PACKER_VCC_NET
.sym 78440 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78442 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78443 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78446 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78457 $PACKER_VCC_NET
.sym 78459 u_koopa_rom.mem.0.0_RADDR
.sym 78468 $PACKER_VCC_NET
.sym 78473 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78474 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78475 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78476 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78478 u_koopa_rom.mem.0.0_RADDR_1
.sym 78480 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78481 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78482 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78483 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78503 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78504 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78506 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78507 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78508 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78509 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78510 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78511 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78512 u_koopa_rom.mem.0.0_RADDR_1
.sym 78513 u_koopa_rom.mem.0.0_RADDR
.sym 78514 clk_out_$glb_clk
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78545 $PACKER_VCC_NET
.sym 78548 $PACKER_VCC_NET
.sym 78552 u_koopa_rom.mem.0.0_RADDR
.sym 78561 $PACKER_VCC_NET
.sym 78584 $PACKER_GND_NET
.sym 78616 $PACKER_GND_NET_$glb_clk
.sym 78617 $PACKER_GND_NET
.sym 78626 $PACKER_VCC_NET
.sym 78662 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78663 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78666 u_koopa_rom.mem.0.0_RADDR_1
.sym 78667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78668 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78669 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78672 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78673 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78679 $PACKER_VCC_NET
.sym 78686 $PACKER_VCC_NET
.sym 78688 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78690 u_koopa_rom.mem.0.0_RADDR
.sym 78707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78710 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78711 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78712 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78713 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78714 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78715 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78716 u_koopa_rom.mem.0.0_RADDR_1
.sym 78717 u_koopa_rom.mem.0.0_RADDR
.sym 78718 clk_out_$glb_clk
.sym 78719 $PACKER_VCC_NET
.sym 78720 $PACKER_VCC_NET
.sym 78774 $PACKER_VCC_NET
.sym 78788 $PACKER_GND_NET
.sym 78816 $PACKER_GND_NET_$glb_clk
.sym 78817 $PACKER_GND_NET
.sym 78826 $PACKER_VCC_NET
.sym 78865 $PACKER_GND_NET
.sym 78867 $PACKER_GND_NET
.sym 78868 vsync$SB_IO_OUT
.sym 78871 hsync$SB_IO_OUT
.sym 78877 vsync$SB_IO_OUT
.sym 78884 hsync$SB_IO_OUT
.sym 78891 $PACKER_GND_NET
.sym 104256 u_controller2.ctr[0]
.sym 104324 u_mypll.locked
.sym 104935 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 104936 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 104951 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 104952 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 105186 u_controller2.ctr[0]
.sym 105191 u_controller2.ctr[1]
.sym 105192 u_controller2.ctr[0]
.sym 105195 u_controller2.ctr[2]
.sym 105196 u_controller2.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 105199 u_controller2.ctr[3]
.sym 105200 u_controller2.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 105203 u_controller2.ctr[4]
.sym 105204 u_controller2.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 105207 u_controller2.ctr[5]
.sym 105208 u_controller2.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 105211 u_controller2.ctr[6]
.sym 105212 u_controller2.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 105215 u_controller2.ctr[7]
.sym 105216 u_controller2.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 105219 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 105220 u_controller2.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 105223 u_controller2.NEScount[0]
.sym 105224 u_controller2.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 105227 u_controller2.NEScount[1]
.sym 105228 u_controller2.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 105231 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 105232 u_controller2.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 105235 u_controller2.NEScount[3]
.sym 105236 u_controller2.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 105239 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 105240 u_controller2.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 105243 u_controller2.NEScount[5]
.sym 105244 u_controller2.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 105247 u_controller2.NEScount[6]
.sym 105248 u_controller2.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 105251 u_controller2.NEScount[7]
.sym 105252 u_controller2.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105255 u_controller2.NEScount[8]
.sym 105256 u_controller2.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 105259 u_controller2.NEScount[9]
.sym 105260 u_controller2.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 105835 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105836 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105843 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105844 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105847 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105848 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105851 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105852 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105855 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105856 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105857 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105858 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0
.sym 105859 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1
.sym 105860 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105862 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105863 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105864 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105866 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105867 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105868 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105870 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105871 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105872 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105874 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105875 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105876 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105878 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105879 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105880 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105882 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 105883 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 105884 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 105886 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105887 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105888 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105889 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 105890 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105891 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105892 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 105895 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 105896 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 105899 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105900 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105903 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105904 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105907 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 105908 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105911 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 105912 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105915 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 105916 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 105919 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 105920 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 105922 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105923 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105926 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105927 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105928 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 105930 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 105931 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 105932 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105934 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 105935 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 105936 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105938 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 105939 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 105940 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105942 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 105943 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 105944 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 105946 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 105947 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 105948 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 105949 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105950 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105951 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 105952 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 105955 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105956 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 105958 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105959 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105960 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105962 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105963 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 105964 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 105967 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 105968 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 105971 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 105972 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 105975 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105976 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105979 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 105980 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 105982 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105983 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 105984 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 106018 new_x2[0]
.sym 106023 new_x2[1]
.sym 106026 $PACKER_VCC_NET
.sym 106027 new_x2[2]
.sym 106028 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 106031 new_x2[3]
.sym 106032 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 106035 new_x2[4]
.sym 106036 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 106039 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106040 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 106043 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 106044 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 106047 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106048 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 106051 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106052 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106055 new_x2[9]
.sym 106056 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106058 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106059 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106060 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106062 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 106063 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 106064 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106066 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106067 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106068 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106070 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 106071 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 106072 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106074 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 106075 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 106076 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106078 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 106079 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 106080 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106082 new_x2[1]
.sym 106086 new_x2[2]
.sym 106087 $PACKER_VCC_NET
.sym 106090 new_x2[3]
.sym 106091 $PACKER_VCC_NET
.sym 106094 new_x2[4]
.sym 106095 $PACKER_VCC_NET
.sym 106098 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106100 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106102 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 106104 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 106106 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106107 $PACKER_VCC_NET
.sym 106108 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106110 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 106111 $PACKER_VCC_NET
.sym 106112 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106114 new_x2[9]
.sym 106120 $nextpnr_ICESTORM_LC_23$I3
.sym 106150 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 106151 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 106152 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 106168 new_y2[0]
.sym 106178 u_controller2.NEScount[7]
.sym 106179 u_controller2.NEScount[6]
.sym 106180 u_controller2.NEScount[5]
.sym 106186 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106187 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 106188 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 106198 u_controller2.NEScount[3]
.sym 106199 u_controller2.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106200 latch2_SB_LUT4_O_I2[2]
.sym 106201 u_controller2.NEScount[9]
.sym 106202 u_controller2.NEScount[8]
.sym 106203 u_controller2.NEScount[1]
.sym 106204 u_controller2.NEScount[0]
.sym 106205 u_controller2.NEScount[9]
.sym 106206 u_controller2.NEScount[8]
.sym 106207 u_controller2.NEScount[1]
.sym 106208 u_controller2.NEScount[0]
.sym 106210 u_controller2.NEScount[3]
.sym 106214 latch2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 106215 $PACKER_VCC_NET
.sym 106218 u_controller2.NEScount[5]
.sym 106219 $PACKER_VCC_NET
.sym 106222 u_controller2.NEScount[6]
.sym 106223 $PACKER_VCC_NET
.sym 106226 u_controller2.NEScount[7]
.sym 106227 $PACKER_VCC_NET
.sym 106230 u_controller2.NEScount[8]
.sym 106231 $PACKER_VCC_NET
.sym 106234 u_controller2.NEScount[9]
.sym 106235 $PACKER_VCC_NET
.sym 106240 $nextpnr_ICESTORM_LC_13$I3
.sym 106785 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106786 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106787 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 106790 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 106791 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 106792 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106794 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 106795 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 106796 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106798 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 106799 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 106800 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106802 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 106803 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 106804 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106806 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 106807 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 106808 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106810 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[1]
.sym 106811 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_O[0]
.sym 106812 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106814 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106815 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106816 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106818 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106819 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106820 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106822 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106823 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 106824 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 106825 facing_right2
.sym 106826 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106827 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[2]
.sym 106828 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2[3]
.sym 106829 $PACKER_GND_NET
.sym 106835 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106836 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 106837 facing_right2
.sym 106838 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106839 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106840 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 106844 char_x2[4]
.sym 106845 facing_right2
.sym 106846 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 106847 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[2]
.sym 106848 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2[3]
.sym 106850 char_x2[2]
.sym 106854 $PACKER_VCC_NET
.sym 106855 char_x2[3]
.sym 106856 char_x2[2]
.sym 106858 $PACKER_VCC_NET
.sym 106859 char_x2[4]
.sym 106860 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O_I3
.sym 106862 $PACKER_VCC_NET
.sym 106863 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 106864 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 106867 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 106868 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 106871 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 106872 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 106875 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[2]
.sym 106876 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I3_O[3]
.sym 106879 char_x2[9]
.sym 106880 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106884 $nextpnr_ICESTORM_LC_52$I3
.sym 106888 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 106892 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 106896 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 106900 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 106901 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 106905 new_x2[2]
.sym 106912 char_x2[9]
.sym 106914 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106915 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 106916 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 106919 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106920 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 106923 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106924 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106927 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106928 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106930 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106931 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106932 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106933 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106934 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106935 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106936 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106938 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106939 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 106940 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 106943 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106944 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106945 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106946 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106947 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106948 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106949 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106950 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106951 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106952 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106953 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106954 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106955 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106956 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106957 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106958 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106959 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106960 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106961 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106962 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106963 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106964 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106965 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 106966 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 106967 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 106968 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106969 new_x2[3]
.sym 106973 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 106974 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 106975 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 106976 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 106977 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 106997 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 107001 new_x2[4]
.sym 107005 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 107010 new_x2[0]
.sym 107013 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107014 new_x2[1]
.sym 107015 $PACKER_VCC_NET
.sym 107016 new_x2[0]
.sym 107018 new_x2[2]
.sym 107020 new_x2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107022 new_x2[3]
.sym 107023 $PACKER_VCC_NET
.sym 107024 new_x2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107026 new_x2[4]
.sym 107027 $PACKER_VCC_NET
.sym 107028 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107030 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 107031 $PACKER_VCC_NET
.sym 107032 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 107034 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]
.sym 107035 $PACKER_VCC_NET
.sym 107036 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107038 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 107039 $PACKER_VCC_NET
.sym 107040 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107042 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I3_O[1]
.sym 107043 $PACKER_VCC_NET
.sym 107044 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107045 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 107046 new_x2[9]
.sym 107047 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107048 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 107051 buttons2[1]
.sym 107052 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 107054 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 107055 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 107056 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107057 new_x2[1]
.sym 107058 new_x2[0]
.sym 107059 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.sym 107060 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O[3]
.sym 107061 new_x2[9]
.sym 107062 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 107063 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 107064 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3
.sym 107065 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q
.sym 107066 new_x2[4]
.sym 107067 new_x2[3]
.sym 107068 new_x2[2]
.sym 107070 buttons2[0]
.sym 107071 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 107072 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107081 new_x2[9]
.sym 107106 new_y2[0]
.sym 107110 new_y2[1]
.sym 107111 $PACKER_VCC_NET
.sym 107114 new_y2[2]
.sym 107116 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107118 new_y2[3]
.sym 107119 $PACKER_VCC_NET
.sym 107120 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107122 new_y2[4]
.sym 107123 $PACKER_VCC_NET
.sym 107124 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107126 new_y2[5]
.sym 107127 $PACKER_VCC_NET
.sym 107128 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107130 new_y2[6]
.sym 107131 $PACKER_VCC_NET
.sym 107132 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107134 new_y2[7]
.sym 107135 $PACKER_VCC_NET
.sym 107136 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107138 new_y2[8]
.sym 107139 $PACKER_VCC_NET
.sym 107140 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 107142 new_y2[9]
.sym 107143 $PACKER_VCC_NET
.sym 107144 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107146 buttons2[2]
.sym 107147 u_controller2.buttons_SB_LUT4_I1_I2
.sym 107148 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107149 new_y2[5]
.sym 107150 new_y2[4]
.sym 107151 new_y2[3]
.sym 107152 new_y2[2]
.sym 107153 new_y2[9]
.sym 107154 new_y2[8]
.sym 107155 new_y2[7]
.sym 107156 new_y2[6]
.sym 107159 buttons2[3]
.sym 107160 u_controller2.buttons_SB_LUT4_I2_I3[1]
.sym 107162 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 107163 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 107164 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107165 new_y2[1]
.sym 107166 new_y2[0]
.sym 107167 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 107168 u_controller2.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 107173 u_controller2.shift_reg[3]
.sym 107178 latch2_SB_LUT4_O_I2[0]
.sym 107179 ctrl_clk2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107180 latch2_SB_LUT4_O_I2[2]
.sym 107182 u_controller2.NEScount[3]
.sym 107183 latch2_SB_LUT4_O_I2[0]
.sym 107184 latch2_SB_LUT4_O_I2[2]
.sym 107185 u_controller2.shift_reg[0]
.sym 107189 u_controller2.shift_reg[1]
.sym 107193 u_controller2.shift_reg[2]
.sym 107213 u_controller2.shift_reg[2]
.sym 107221 data2$SB_IO_IN
.sym 107225 u_controller2.shift_reg[1]
.sym 107229 u_controller2.shift_reg[0]
.sym 107746 facing_right2
.sym 107747 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2[1]
.sym 107748 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107749 facing_right2
.sym 107750 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107751 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[2]
.sym 107752 u_marco_rom.mem.0.0_RADDR_8_SB_LUT4_O_I2[3]
.sym 107753 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[0]
.sym 107754 facing_right2
.sym 107755 u_marco_rom.mem.0.0_RADDR_2_SB_LUT4_O_I2[2]
.sym 107756 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107757 facing_right2
.sym 107758 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107759 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[2]
.sym 107760 u_marco_rom.mem.0.0_RADDR_7_SB_LUT4_O_I2[3]
.sym 107761 facing_right2
.sym 107762 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107763 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[2]
.sym 107764 u_marco_rom.mem.0.0_RADDR_9_SB_LUT4_O_I2[3]
.sym 107769 facing_right2
.sym 107770 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107771 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[2]
.sym 107772 u_marco_rom.mem.0.0_RADDR_6_SB_LUT4_O_I2[3]
.sym 107773 facing_right2
.sym 107774 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107775 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[2]
.sym 107776 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[3]
.sym 107778 col[0]
.sym 107779 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 107780 char_x2[0]
.sym 107782 col[1]
.sym 107783 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107784 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 107786 col[2]
.sym 107787 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 107788 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 107790 col[3]
.sym 107791 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 107792 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 107794 col[4]
.sym 107795 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]
.sym 107796 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 107798 col[5]
.sym 107799 new_x2_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 107800 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 107802 col[6]
.sym 107803 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_LUT4_I1_I3_SB_DFF_D_Q
.sym 107804 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 107806 col[7]
.sym 107807 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 107808 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 107810 col[8]
.sym 107811 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q
.sym 107812 new_x2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFE_D_Q_SB_DFF_D_Q_SB_LUT4_I2_I3
.sym 107814 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 107815 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 107816 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 107818 $PACKER_VCC_NET
.sym 107820 $nextpnr_ICESTORM_LC_9$I3
.sym 107824 $nextpnr_ICESTORM_LC_9$COUT
.sym 107828 char_x2[2]
.sym 107829 new_x2[0]
.sym 107833 next_col[0]
.sym 107840 char_x2[3]
.sym 107842 col[0]
.sym 107843 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 107846 col[1]
.sym 107847 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107848 char_x2[1]
.sym 107850 col[2]
.sym 107851 char_x2[2]
.sym 107854 col[3]
.sym 107855 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 107858 col[4]
.sym 107859 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 107862 col[5]
.sym 107863 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 107866 col[6]
.sym 107867 u_marco_rom.mem.0.0_RADDR_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 107870 col[7]
.sym 107871 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107874 col[8]
.sym 107875 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107878 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 107879 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107883 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 107884 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 107885 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 107886 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 107887 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2
.sym 107888 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3
.sym 107889 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107890 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107891 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2
.sym 107892 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107893 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107894 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107895 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107896 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107898 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107899 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107900 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 107901 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0]
.sym 107902 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 107903 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 107904 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 107906 row[0]
.sym 107907 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107908 char_y2[0]
.sym 107910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107911 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107912 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107915 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107916 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 107919 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107920 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107923 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107924 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 107926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107927 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 107928 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 107930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107931 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107932 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107935 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107936 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107938 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107939 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107940 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 107942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107943 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 107944 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 107948 $nextpnr_ICESTORM_LC_3$I3
.sym 107952 char_y2[4]
.sym 107953 new_x2[1]
.sym 107957 u_marco_rom.mem.0.0_RADDR_10_SB_LUT4_O_I2[1]
.sym 107964 char_y2[6]
.sym 107965 new_y2[0]
.sym 107970 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107974 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107975 $PACKER_VCC_NET
.sym 107978 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 107982 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 107986 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107987 $PACKER_VCC_NET
.sym 107990 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107991 $PACKER_VCC_NET
.sym 107994 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107998 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108002 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 108003 $PACKER_VCC_NET
.sym 108008 $nextpnr_ICESTORM_LC_25$I3
.sym 108012 char_y2[9]
.sym 108020 char_y2[7]
.sym 108028 new_x2[0]
.sym 108036 char_y2[8]
.sym 108045 new_y2[9]
.sym 108049 new_y2[6]
.sym 108053 new_y2[7]
.sym 108057 inside_char_tile_next_next2
.sym 108061 new_y2[4]
.sym 108066 new_y2[0]
.sym 108069 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108071 new_y2[1]
.sym 108072 new_y2[0]
.sym 108074 $PACKER_VCC_NET
.sym 108075 new_y2[2]
.sym 108076 new_y2_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108079 new_y2[3]
.sym 108080 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108083 new_y2[4]
.sym 108084 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108087 new_y2[5]
.sym 108088 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108091 new_y2[6]
.sym 108092 new_y2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108095 new_y2[7]
.sym 108096 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108099 new_y2[8]
.sym 108100 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 108101 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108102 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108103 new_y2[9]
.sym 108104 new_y2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 108106 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 108107 new_y2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 108108 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108110 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 108111 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 108112 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108118 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 108119 new_y2_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 108120 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108122 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 108123 new_y2_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 108124 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108126 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 108127 new_y2_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 108128 new_y2_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108130 new_y2[3]
.sym 108134 new_y2[4]
.sym 108138 new_y2[5]
.sym 108142 new_y2[6]
.sym 108143 $PACKER_VCC_NET
.sym 108146 new_y2[7]
.sym 108150 new_y2[8]
.sym 108154 new_y2[9]
.sym 108155 $PACKER_VCC_NET
.sym 108160 $nextpnr_ICESTORM_LC_32$I3
.sym 108174 ctrl_clk2_SB_LUT4_O_I2[0]
.sym 108175 ctrl_clk2_SB_LUT4_O_I2[1]
.sym 108176 latch2$SB_IO_OUT
.sym 108586 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108587 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108588 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108590 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108591 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108592 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108685 next_col[9]
.sym 108686 next_col[8]
.sym 108687 next_col[5]
.sym 108688 next_col[4]
.sym 108701 next_col[7]
.sym 108702 next_col[6]
.sym 108703 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 108704 u_vga.col_count_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 108705 next_col[1]
.sym 108709 next_col[3]
.sym 108713 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 108714 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 108715 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 108716 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 108717 next_col[3]
.sym 108718 next_col[2]
.sym 108719 next_col[1]
.sym 108720 next_col[0]
.sym 108722 next_col[5]
.sym 108723 next_col[3]
.sym 108724 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 108725 next_col[2]
.sym 108729 next_col[7]
.sym 108730 next_col[6]
.sym 108731 next_row[2]
.sym 108732 next_col[0]
.sym 108733 next_col[4]
.sym 108734 next_row[3]
.sym 108735 next_col[2]
.sym 108736 next_col[1]
.sym 108738 next_col[0]
.sym 108743 next_col[1]
.sym 108744 next_col[0]
.sym 108747 next_col[2]
.sym 108748 u_vga.col_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 108751 next_col[3]
.sym 108752 u_vga.col_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 108755 next_col[4]
.sym 108756 u_vga.col_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108759 next_col[5]
.sym 108760 u_vga.col_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 108763 next_col[6]
.sym 108764 u_vga.col_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 108767 next_col[7]
.sym 108768 u_vga.col_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 108771 next_col[8]
.sym 108772 u_vga.col_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 108775 next_col[9]
.sym 108776 u_vga.col_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 108784 next_col[0]
.sym 108802 col[3]
.sym 108806 col[4]
.sym 108807 $PACKER_VCC_NET
.sym 108810 col[5]
.sym 108811 $PACKER_VCC_NET
.sym 108814 col[6]
.sym 108818 col[7]
.sym 108822 col[8]
.sym 108823 $PACKER_VCC_NET
.sym 108826 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 108827 $PACKER_VCC_NET
.sym 108832 $nextpnr_ICESTORM_LC_20$I3
.sym 108834 col[2]
.sym 108838 col[3]
.sym 108839 $PACKER_VCC_NET
.sym 108842 col[4]
.sym 108843 $PACKER_VCC_NET
.sym 108846 col[5]
.sym 108850 col[6]
.sym 108854 col[7]
.sym 108855 $PACKER_VCC_NET
.sym 108858 col[8]
.sym 108859 $PACKER_VCC_NET
.sym 108862 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 108863 $PACKER_VCC_NET
.sym 108868 $nextpnr_ICESTORM_LC_30$I3
.sym 108879 back_addr[14]
.sym 108880 back_addr[13]
.sym 108893 back_addr_SB_DFF_Q_D
.sym 108898 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108899 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 108900 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 108901 $PACKER_VCC_NET
.sym 108922 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 108923 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108924 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108928 char_y2[5]
.sym 108930 row[0]
.sym 108931 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108935 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108936 char_y2[1]
.sym 108938 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108939 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108940 char_y2[2]
.sym 108942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 108943 u_marco_rom.mem.0.0_RADDR_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108944 char_y2[3]
.sym 108946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108947 char_y2[4]
.sym 108949 char_y2[5]
.sym 108950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108951 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108952 char_y2[4]
.sym 108954 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108955 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108959 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108962 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108963 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108966 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 108967 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108971 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 108972 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 108976 $nextpnr_ICESTORM_LC_4$I3
.sym 108977 new_y2[2]
.sym 108985 new_y2[3]
.sym 108989 new_y2[1]
.sym 108994 char_y2[4]
.sym 108999 char_y2[5]
.sym 109002 $PACKER_VCC_NET
.sym 109003 char_y2[6]
.sym 109004 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109007 char_y2[7]
.sym 109008 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109011 char_y2[8]
.sym 109012 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 109015 char_y2[9]
.sym 109016 u_marco_rom.mem.0.0_RADDR_4_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 109020 $nextpnr_ICESTORM_LC_2$I3
.sym 109021 new_y2[5]
.sym 109026 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109027 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109028 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109030 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109031 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109032 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109049 new_y2[8]
.sym 109065 char_rgb2[1]
.sym 109066 inside_char_tile2
.sym 109067 char_rgb2[0]
.sym 109068 inside_char_tile2_SB_LUT4_I1_I3[3]
.sym 109069 u_marco_rom.u_palette.index[3]
.sym 109070 u_marco_rom.u_palette.index[2]
.sym 109071 u_marco_rom.u_palette.index[1]
.sym 109072 u_marco_rom.u_palette.index[0]
.sym 109077 u_marco_rom.u_palette.index[3]
.sym 109078 u_marco_rom.u_palette.index[2]
.sym 109079 u_marco_rom.u_palette.index[1]
.sym 109080 u_marco_rom.u_palette.index[0]
.sym 109097 u_marco_rom.u_palette.index[3]
.sym 109098 u_marco_rom.u_palette.index[2]
.sym 109099 u_marco_rom.u_palette.index[1]
.sym 109100 u_marco_rom.u_palette.index[0]
.sym 109101 u_marco_rom.u_palette.index[3]
.sym 109102 u_marco_rom.u_palette.index[2]
.sym 109103 u_marco_rom.u_palette.index[1]
.sym 109104 u_marco_rom.u_palette.index[0]
.sym 109105 char_rgb2[5]
.sym 109106 char_rgb2[4]
.sym 109107 char_rgb2[3]
.sym 109108 char_rgb2[2]
.sym 109114 u_marco_rom.u_palette.index[3]
.sym 109115 u_marco_rom.u_palette.index[2]
.sym 109116 u_marco_rom.u_palette.index[1]
.sym 109117 u_marco_rom.u_palette.index[3]
.sym 109118 u_marco_rom.u_palette.index[2]
.sym 109119 u_marco_rom.u_palette.index[1]
.sym 109120 u_marco_rom.u_palette.index[0]
.sym 109634 next_row[2]
.sym 109638 next_row[3]
.sym 109642 next_row[4]
.sym 109643 $PACKER_VCC_NET
.sym 109646 next_row[5]
.sym 109650 next_row[6]
.sym 109654 next_row[7]
.sym 109658 next_row[8]
.sym 109662 next_row[9]
.sym 109663 $PACKER_VCC_NET
.sym 109668 $nextpnr_ICESTORM_LC_44$I3
.sym 109670 next_row[1]
.sym 109671 next_row[0]
.sym 109672 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2]
.sym 109673 next_row[9]
.sym 109674 next_col[9]
.sym 109675 next_row[8]
.sym 109676 next_col[8]
.sym 109681 next_row[9]
.sym 109682 next_row[8]
.sym 109683 next_row[3]
.sym 109684 next_row[2]
.sym 109687 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 109688 u_vga.frame_tick_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 109689 col[3]
.sym 109693 next_row[7]
.sym 109694 next_row[6]
.sym 109695 next_row[5]
.sym 109696 next_row[4]
.sym 109698 next_row[0]
.sym 109703 next_row[1]
.sym 109704 next_row[0]
.sym 109707 next_row[2]
.sym 109708 u_vga.row_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 109711 next_row[3]
.sym 109712 u_vga.row_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 109715 next_row[4]
.sym 109716 u_vga.row_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 109719 next_row[5]
.sym 109720 u_vga.row_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 109723 next_row[6]
.sym 109724 u_vga.row_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 109727 next_row[7]
.sym 109728 u_vga.row_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 109731 next_row[8]
.sym 109732 u_vga.row_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 109735 next_row[9]
.sym 109736 u_vga.row_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109748 next_row[0]
.sym 109755 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 109762 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109763 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109766 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109767 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109768 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109770 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109771 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109772 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109774 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109775 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 109776 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 109778 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109779 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109780 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 109784 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109788 $nextpnr_ICESTORM_LC_53$I3
.sym 109791 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109792 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109794 col[7]
.sym 109795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 109798 col[8]
.sym 109799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109800 back_addr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 109802 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 109803 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 109804 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[3]
.sym 109807 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 109808 back_addr_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
.sym 109811 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 109812 back_addr_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 109815 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 109816 back_addr_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 109819 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 109820 back_addr_SB_DFF_Q_4_D_SB_LUT4_O_I2[3]
.sym 109823 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 109824 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 109827 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 109828 back_addr_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 109831 back_addr_SB_DFF_Q_D_SB_CARRY_CO_I1
.sym 109832 back_addr_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 109836 $nextpnr_ICESTORM_LC_58$I3
.sym 109837 next_row[2]
.sym 109841 back_addr[11]
.sym 109845 next_row[1]
.sym 109849 next_row[0]
.sym 109854 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109855 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109856 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109857 next_row[6]
.sym 109861 next_row[8]
.sym 109866 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109867 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109868 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109869 next_row[5]
.sym 109890 row[0]
.sym 109894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109898 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109899 $PACKER_VCC_NET
.sym 109902 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 109903 $PACKER_VCC_NET
.sym 109906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109907 $PACKER_VCC_NET
.sym 109910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109915 $PACKER_VCC_NET
.sym 109918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109922 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 109927 $PACKER_VCC_NET
.sym 109929 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 109930 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 109931 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109932 inside_plt_tile_next_next_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 109936 tile_rgb_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 109941 next_row[9]
.sym 109949 back_addr[12]
.sym 109958 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109959 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 109960 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 109962 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109963 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 109964 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[2]
.sym 109970 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109971 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 109972 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[2]
.sym 109978 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109979 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[1]
.sym 109980 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_RAM40_4K_RDATA_RDATA_1_SB_LUT4_I2_O[2]
.sym 109994 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 109995 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 109996 tile_rgb_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 110006 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 110007 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 110008 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 110017 inside_plt_tile_next_next
.sym 110031 tile_rgb[4]
.sym 110032 inside_plt_tile
.sym 110033 char_rgb2[1]
.sym 110034 tile_rgb[1]
.sym 110035 inside_plt_tile
.sym 110036 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 110041 tile_rgb[0]
.sym 110042 char_rgb2[0]
.sym 110043 inside_plt_tile
.sym 110044 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 110049 char_rgb2[3]
.sym 110050 tile_rgb[3]
.sym 110051 inside_plt_tile
.sym 110052 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 110054 char_rgb1[2]
.sym 110055 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 110056 final_rgb_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 110057 tile_rgb[5]
.sym 110058 char_rgb2[5]
.sym 110059 inside_plt_tile
.sym 110060 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 110066 char_rgb1[5]
.sym 110067 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 110068 final_rgb_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 110069 char_rgb2[2]
.sym 110070 tile_rgb[2]
.sym 110071 inside_plt_tile
.sym 110072 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 110073 char_rgb2[4]
.sym 110074 inside_char_tile2_SB_LUT4_I1_O[1]
.sym 110075 inside_char_tile2_SB_LUT4_I1_O[2]
.sym 110076 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 110594 next_row[1]
.sym 110598 next_row[2]
.sym 110599 $PACKER_VCC_NET
.sym 110602 next_row[3]
.sym 110606 next_row[4]
.sym 110607 $PACKER_VCC_NET
.sym 110610 next_row[5]
.sym 110614 next_row[6]
.sym 110618 next_row[7]
.sym 110622 next_row[8]
.sym 110626 next_row[9]
.sym 110627 $PACKER_VCC_NET
.sym 110631 vsync_SB_LUT4_O_I2
.sym 110632 vsync_SB_LUT4_O_I3
.sym 110653 col[4]
.sym 110657 col[6]
.sym 110673 next_col[5]
.sym 110677 next_col[4]
.sym 110681 next_col[6]
.sym 110685 col[5]
.sym 110690 next_col[7]
.sym 110694 next_col[8]
.sym 110695 $PACKER_VCC_NET
.sym 110698 next_col[9]
.sym 110704 $nextpnr_ICESTORM_LC_6$I3
.sym 110705 next_col[9]
.sym 110709 next_col[7]
.sym 110713 next_row[3]
.sym 110717 inside_char_tile_next_next1
.sym 110723 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110724 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 110727 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110728 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110731 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110732 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110735 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110736 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110739 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110740 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110751 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110752 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110754 row[0]
.sym 110755 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110758 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110760 char_y1[1]
.sym 110762 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110763 char_y1[2]
.sym 110766 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 110767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110770 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110771 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110774 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110775 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110778 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110783 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110786 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110787 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 110796 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 110800 $nextpnr_ICESTORM_LC_28$I3
.sym 110805 next_row[4]
.sym 110809 new_y1[1]
.sym 110813 next_row[7]
.sym 110818 row[0]
.sym 110819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 110820 char_y1[0]
.sym 110822 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110826 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110830 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[1]
.sym 110831 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[2]
.sym 110832 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2[3]
.sym 110834 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 110835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110836 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110838 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110840 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110842 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110846 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110847 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110850 back_addr_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110852 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 110854 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 110855 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 110856 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 110858 $PACKER_VCC_NET
.sym 110860 $nextpnr_ICESTORM_LC_27$I3
.sym 110864 $nextpnr_ICESTORM_LC_27$COUT
.sym 110865 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110866 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110867 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 110868 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 110870 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 110871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 110872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 110873 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 110874 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110876 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110882 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 110883 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110886 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 110887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 110888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110890 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 110891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 110892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 110894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 110895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 110896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.sym 110899 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 110900 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 110903 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 110904 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 110907 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 110908 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 110911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 110912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 110915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110916 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 110922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 110924 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 110928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 110931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 110932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 110934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 110936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110938 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 110939 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 110940 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110942 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110943 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110944 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110946 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 110947 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110948 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110950 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 110951 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110952 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110954 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 110955 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110956 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110957 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 110958 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110959 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 110960 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 110966 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 110967 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 110968 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 110978 next_row[5]
.sym 110982 next_row[6]
.sym 110986 next_row[7]
.sym 110990 next_row[8]
.sym 110994 next_row[9]
.sym 110995 $PACKER_VCC_NET
.sym 110998 $PACKER_VCC_NET
.sym 111000 $nextpnr_ICESTORM_LC_11$I3
.sym 111002 final_rgb[5]
.sym 111003 rgb_SB_LUT4_O_I2
.sym 111004 $nextpnr_ICESTORM_LC_11$COUT
.sym 111005 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111006 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111007 char_rgb1_SB_DFFSR_Q_R[2]
.sym 111008 char_rgb1_SB_DFFSR_Q_R[3]
.sym 111010 char_rgb1[3]
.sym 111011 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111012 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 111013 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111014 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111015 char_rgb1_SB_DFFSR_Q_R[2]
.sym 111016 char_rgb1_SB_DFFSR_Q_R[3]
.sym 111017 char_rgb1[5]
.sym 111018 char_rgb1[4]
.sym 111019 char_rgb1[3]
.sym 111020 char_rgb1[2]
.sym 111021 char_rgb1[1]
.sym 111022 inside_char_tile1
.sym 111023 char_rgb1[0]
.sym 111024 inside_char_tile1_SB_LUT4_I1_I3[3]
.sym 111025 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111026 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111027 char_rgb1_SB_DFFSR_Q_R[2]
.sym 111028 char_rgb1_SB_DFFSR_Q_R[3]
.sym 111030 char_rgb1[0]
.sym 111031 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111032 final_rgb_SB_DFF_Q_5_D_SB_LUT4_O_I3[2]
.sym 111034 char_rgb1[4]
.sym 111035 inside_char_tile1
.sym 111036 inside_char_tile1_SB_LUT4_I2_I3[2]
.sym 111038 char_rgb1[1]
.sym 111039 final_rgb_SB_DFF_Q_2_D_SB_LUT4_O_I3[1]
.sym 111040 final_rgb_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 111042 final_rgb[4]
.sym 111043 rgb_SB_LUT4_O_I2
.sym 111044 rgb_SB_LUT4_O_I3
.sym 111054 final_rgb[0]
.sym 111055 rgb_SB_LUT4_O_I2
.sym 111056 rgb_SB_LUT4_O_I3
.sym 111554 next_col[4]
.sym 111558 next_col[5]
.sym 111559 $PACKER_VCC_NET
.sym 111562 next_col[6]
.sym 111563 $PACKER_VCC_NET
.sym 111566 next_col[7]
.sym 111570 next_col[8]
.sym 111571 $PACKER_VCC_NET
.sym 111574 next_col[9]
.sym 111580 $nextpnr_ICESTORM_LC_16$I3
.sym 111586 next_col[4]
.sym 111590 next_col[5]
.sym 111594 next_col[6]
.sym 111598 next_col[7]
.sym 111602 next_col[8]
.sym 111603 $PACKER_VCC_NET
.sym 111606 next_col[9]
.sym 111611 hsync_SB_LUT4_O_I2
.sym 111612 hsync_SB_LUT4_O_I3
.sym 111618 col[0]
.sym 111619 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111622 col[1]
.sym 111623 char_x1[1]
.sym 111626 col[2]
.sym 111627 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111630 col[3]
.sym 111631 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111634 col[4]
.sym 111635 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111638 col[5]
.sym 111639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111642 col[6]
.sym 111643 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111646 col[7]
.sym 111647 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111650 col[8]
.sym 111651 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111654 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 111655 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111659 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 111660 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 111662 $PACKER_VCC_NET
.sym 111664 $nextpnr_ICESTORM_LC_26$I3
.sym 111665 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 111666 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 111667 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111668 $nextpnr_ICESTORM_LC_26$COUT
.sym 111672 char_x1[1]
.sym 111673 next_col[8]
.sym 111678 $PACKER_VCC_NET
.sym 111679 char_x1[2]
.sym 111680 char_x1[1]
.sym 111682 col[0]
.sym 111683 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111684 char_x1[0]
.sym 111686 col[1]
.sym 111687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111690 col[2]
.sym 111691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111694 col[3]
.sym 111695 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111698 col[4]
.sym 111699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111700 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111702 col[5]
.sym 111703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111706 col[6]
.sym 111707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111710 col[7]
.sym 111711 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111714 col[8]
.sym 111715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111718 back_addr_SB_DFF_Q_8_D_SB_LUT4_O_I2[1]
.sym 111719 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 111720 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 111722 $PACKER_VCC_NET
.sym 111724 $nextpnr_ICESTORM_LC_21$I3
.sym 111728 $nextpnr_ICESTORM_LC_21$COUT
.sym 111734 $PACKER_VCC_NET
.sym 111735 char_y1[3]
.sym 111736 char_y1[2]
.sym 111741 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 111742 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 111743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111746 char_y1[2]
.sym 111750 $PACKER_VCC_NET
.sym 111751 char_y1[3]
.sym 111754 $PACKER_VCC_NET
.sym 111755 char_y1[4]
.sym 111756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111758 $PACKER_VCC_NET
.sym 111759 char_y1[5]
.sym 111760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111763 char_y1[6]
.sym 111764 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111767 char_y1[7]
.sym 111768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111771 char_y1[8]
.sym 111772 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111775 char_y1[9]
.sym 111776 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111780 $nextpnr_ICESTORM_LC_47$I3
.sym 111784 char_y1[7]
.sym 111785 new_y1[0]
.sym 111792 char_y1[3]
.sym 111796 char_y1[4]
.sym 111800 char_y1[5]
.sym 111804 char_y1[6]
.sym 111808 char_y1[2]
.sym 111811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111812 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 111813 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 111814 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111816 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111817 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 111818 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 111819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111820 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111824 char_y1[8]
.sym 111828 char_y1[9]
.sym 111830 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 111831 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111832 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111833 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 111834 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111836 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111837 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111838 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111840 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 111842 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 111843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 111844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 111845 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 111846 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111847 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 111848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111851 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 111852 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 111855 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 111856 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
.sym 111857 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 111858 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 111860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111863 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 111864 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 111866 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 111867 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111868 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 111871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111874 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 111875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 111878 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 111879 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 111882 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 111883 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111884 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 111886 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 111887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 111890 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 111891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 111892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 111894 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.sym 111895 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
.sym 111896 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111898 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 111899 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 111900 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I1[3]
.sym 111902 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111903 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111904 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111905 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111906 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111907 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111908 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 111909 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111910 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111911 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111912 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111913 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111914 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 111915 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 111916 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111917 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111918 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111919 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]
.sym 111920 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 111921 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111922 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 111923 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 111924 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111925 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111926 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111927 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111928 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 111929 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111930 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111931 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 111932 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111933 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111934 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 111935 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]
.sym 111936 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 111938 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111939 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111940 char_rgb1_SB_DFFSR_Q_R[3]
.sym 111941 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 111955 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111956 char_rgb1_SB_DFFSR_Q_1_D[1]
.sym 111970 char_rgb1_SB_DFFSR_Q_R[0]
.sym 111971 char_rgb1_SB_DFFSR_Q_1_D[0]
.sym 111972 char_rgb1_SB_DFFSR_Q_R[3]
.sym 111982 final_rgb[2]
.sym 111983 rgb_SB_LUT4_O_I2
.sym 111984 rgb_SB_LUT4_O_I3
.sym 111986 final_rgb[3]
.sym 111987 rgb_SB_LUT4_O_I2
.sym 111988 rgb_SB_LUT4_O_I3
.sym 112026 final_rgb[1]
.sym 112027 rgb_SB_LUT4_O_I2
.sym 112028 rgb_SB_LUT4_O_I3
.sym 112578 char_x1[1]
.sym 112582 $PACKER_VCC_NET
.sym 112583 char_x1[2]
.sym 112586 $PACKER_VCC_NET
.sym 112587 char_x1[3]
.sym 112588 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112591 char_x1[4]
.sym 112592 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112594 $PACKER_VCC_NET
.sym 112595 char_x1[5]
.sym 112596 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112599 char_x1[6]
.sym 112600 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112603 char_x1[7]
.sym 112604 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112607 char_x1[8]
.sym 112608 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112611 char_x1[9]
.sym 112612 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 112616 $nextpnr_ICESTORM_LC_39$I3
.sym 112620 char_x1[2]
.sym 112624 char_x1[4]
.sym 112625 new_x1[2]
.sym 112629 new_x1[1]
.sym 112636 char_x1[6]
.sym 112639 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 112640 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112645 new_x1[0]
.sym 112649 new_x1[9]
.sym 112656 char_x1[7]
.sym 112660 char_x1[5]
.sym 112664 char_x1[9]
.sym 112668 char_x1[3]
.sym 112672 char_x1[8]
.sym 112674 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112675 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112678 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112679 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112680 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112682 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112683 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112684 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112686 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112687 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112688 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112690 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112691 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112692 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112694 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]
.sym 112695 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112696 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112699 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112700 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112703 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112704 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112707 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]
.sym 112708 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112711 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112712 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 112715 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112716 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_CARRY_I1_CO
.sym 112737 new_y1[3]
.sym 112741 new_y1[9]
.sym 112745 new_y1[8]
.sym 112749 new_y1[5]
.sym 112753 new_y1[6]
.sym 112757 new_y1[2]
.sym 112761 new_y1[7]
.sym 112765 new_y1[4]
.sym 112769 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112770 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 112771 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112774 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112775 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 112776 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 112778 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112779 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112780 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO
.sym 112782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112783 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112784 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 112786 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112787 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112788 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 112790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 112792 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112794 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112796 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112800 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112802 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 112806 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 112807 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 112808 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 112810 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112811 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112812 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112814 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 112815 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112816 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112818 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 112819 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112820 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112823 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 112824 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112825 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112826 facing_right1
.sym 112827 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112828 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112831 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 112832 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112835 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112836 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 112839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112840 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112843 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112844 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112847 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112848 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112849 facing_right1
.sym 112850 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112851 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 112852 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 112855 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112856 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112859 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112860 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112863 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112864 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112867 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112868 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112871 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 112872 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 112875 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112876 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112879 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112880 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 112883 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 112884 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 112887 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112888 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 112891 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112892 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112894 facing_right1
.sym 112895 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 112896 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 112901 u_koopa_rom.mem.0.4_RDATA[0]
.sym 112902 u_koopa_rom.mem.0.4_RDATA[1]
.sym 112903 u_koopa_rom.mem.0.4_RDATA[2]
.sym 112904 u_koopa_rom.mem.0.4_RDATA[3]
.sym 112905 u_koopa_rom.mem.0.4_RDATA[0]
.sym 112906 u_koopa_rom.mem.0.4_RDATA_1[1]
.sym 112907 u_koopa_rom.mem.0.4_RDATA_1[2]
.sym 112908 u_koopa_rom.mem.0.4_RDATA_1[3]
.sym 112913 u_koopa_rom.mem.0.4_RDATA[0]
.sym 112914 u_koopa_rom.mem.0.4_RDATA_3[1]
.sym 112915 u_koopa_rom.mem.0.4_RDATA_3[2]
.sym 112916 u_koopa_rom.mem.0.4_RDATA_3[3]
.sym 112921 u_koopa_rom.mem.0.4_RDATA[0]
.sym 112922 u_koopa_rom.mem.0.4_RDATA_2[1]
.sym 112923 u_koopa_rom.mem.0.4_RDATA_2[2]
.sym 112924 u_koopa_rom.mem.0.4_RDATA_2[3]
.sym 113542 state[2]
.sym 113543 state[1]
.sym 113544 state[0]
.sym 113546 state[2]
.sym 113547 state[1]
.sym 113548 state[0]
.sym 113554 state[2]
.sym 113555 state[1]
.sym 113556 state[0]
.sym 113562 state[2]
.sym 113563 state[1]
.sym 113564 state[0]
.sym 113569 new_x1[5]
.sym 113573 new_x1[4]
.sym 113581 new_x1[6]
.sym 113585 new_x1[7]
.sym 113589 new_x1[8]
.sym 113597 new_x1[3]
.sym 113602 new_x1[0]
.sym 113605 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 113607 new_x1[1]
.sym 113608 new_x1[0]
.sym 113610 $PACKER_VCC_NET
.sym 113611 new_x1[2]
.sym 113612 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113615 new_x1[3]
.sym 113616 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113619 new_x1[4]
.sym 113620 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113623 new_x1[5]
.sym 113624 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113627 new_x1[6]
.sym 113628 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113631 new_x1[7]
.sym 113632 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113635 new_x1[8]
.sym 113636 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 113637 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 113638 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 113639 new_x1[9]
.sym 113640 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 113641 new_x1[9]
.sym 113642 new_x1[8]
.sym 113643 new_x1[7]
.sym 113644 new_x1[6]
.sym 113646 buttons1[0]
.sym 113647 u_controller1.buttons_SB_LUT4_I1_1_I2
.sym 113648 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 113651 buttons1[1]
.sym 113652 u_controller1.buttons_SB_LUT4_I2_I3[1]
.sym 113656 new_x1[0]
.sym 113657 new_x1[1]
.sym 113658 new_x1[0]
.sym 113659 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 113660 u_controller1.buttons_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 113661 new_x1[5]
.sym 113662 new_x1[4]
.sym 113663 new_x1[3]
.sym 113664 new_x1[2]
.sym 113666 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 113667 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 113668 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 113731 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 113732 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113743 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 113744 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 113747 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 113748 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113755 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 113756 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113759 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 113760 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113761 $PACKER_VCC_NET
.sym 113765 facing_right1
.sym 113766 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 113768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 113769 facing_right1
.sym 113770 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113771 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 113772 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 113773 facing_right1
.sym 113774 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113775 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 113776 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 113777 facing_right1
.sym 113778 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113779 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 113780 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 113781 facing_right1
.sym 113782 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113783 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 113784 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 113785 facing_right1
.sym 113786 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113787 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 113788 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 113789 facing_right1
.sym 113790 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113791 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 113792 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 113793 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 113794 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 113795 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 113796 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 113798 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 113799 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 113800 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 113802 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 113803 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 113804 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 113806 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 113807 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 113808 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 113810 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 113811 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 113812 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113814 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 113815 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 113816 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113818 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 113819 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 113820 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113822 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.sym 113823 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
.sym 113824 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113826 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[1]
.sym 113827 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I0[2]
.sym 113828 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 113830 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 113831 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 113832 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 113834 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 113835 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 113836 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 113837 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 113838 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 113839 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 113840 u_koopa_rom.mem.0.4_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 113842 facing_right1
.sym 113843 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 113844 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 113846 facing_right1
.sym 113847 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113848 u_koopa_rom.mem.0.0_RDATA_1_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 113862 latch1_SB_LUT4_O_I2[0]
.sym 113863 ctrl_clk1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113864 latch1_SB_LUT4_O_I2[2]
.sym 113865 u_controller1.shift_reg[0]
.sym 113877 u_controller1.shift_reg[1]
.sym 113893 u_controller1.shift_reg[2]
.sym 113909 u_controller1.shift_reg[0]
.sym 113913 data1$SB_IO_IN
.sym 113917 u_controller1.shift_reg[1]
.sym 113930 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 113931 ctrl_clk1_SB_LUT4_O_I2[1]
.sym 113932 latch1$SB_IO_OUT
.sym 114466 state[2]
.sym 114467 state[1]
.sym 114468 state[0]
.sym 114470 state[2]
.sym 114471 state[1]
.sym 114472 state[0]
.sym 114482 state[2]
.sym 114483 state[1]
.sym 114484 state[0]
.sym 114494 state[2]
.sym 114495 state[1]
.sym 114496 state[0]
.sym 114530 new_x1[1]
.sym 114534 new_x1[2]
.sym 114535 $PACKER_VCC_NET
.sym 114538 new_x1[3]
.sym 114539 $PACKER_VCC_NET
.sym 114542 new_x1[4]
.sym 114543 $PACKER_VCC_NET
.sym 114546 new_x1[5]
.sym 114550 new_x1[6]
.sym 114554 new_x1[7]
.sym 114555 $PACKER_VCC_NET
.sym 114558 new_x1[8]
.sym 114559 $PACKER_VCC_NET
.sym 114562 new_x1[9]
.sym 114568 $nextpnr_ICESTORM_LC_57$I3
.sym 114570 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 114571 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 114572 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114578 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 114579 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 114580 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114582 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 114583 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 114584 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114586 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 114587 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 114588 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114590 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 114591 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 114592 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114594 new_x1[0]
.sym 114598 new_x1[1]
.sym 114599 $PACKER_VCC_NET
.sym 114602 new_x1[2]
.sym 114604 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114606 new_x1[3]
.sym 114607 $PACKER_VCC_NET
.sym 114608 new_x1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114610 new_x1[4]
.sym 114611 $PACKER_VCC_NET
.sym 114612 new_x1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114614 new_x1[5]
.sym 114615 $PACKER_VCC_NET
.sym 114616 new_x1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114618 new_x1[6]
.sym 114619 $PACKER_VCC_NET
.sym 114620 new_x1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114622 new_x1[7]
.sym 114623 $PACKER_VCC_NET
.sym 114624 new_x1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114626 new_x1[8]
.sym 114627 $PACKER_VCC_NET
.sym 114628 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114630 new_x1[9]
.sym 114631 $PACKER_VCC_NET
.sym 114632 new_x1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114634 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 114635 new_x1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 114636 new_x1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114658 new_y1[0]
.sym 114663 new_y1[1]
.sym 114666 $PACKER_VCC_NET
.sym 114667 new_y1[2]
.sym 114668 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114671 new_y1[3]
.sym 114672 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114675 new_y1[4]
.sym 114676 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114679 new_y1[5]
.sym 114680 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114683 new_y1[6]
.sym 114684 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114687 new_y1[7]
.sym 114688 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114691 new_y1[8]
.sym 114692 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 114695 new_y1[9]
.sym 114696 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114698 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 114699 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 114700 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114701 new_y1[5]
.sym 114702 new_y1[4]
.sym 114703 new_y1[3]
.sym 114704 new_y1[2]
.sym 114706 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 114707 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1[1]
.sym 114708 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114710 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 114711 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 114712 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114714 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 114715 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 114716 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114718 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 114719 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 114720 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 114732 new_y1[0]
.sym 114733 new_y1[1]
.sym 114734 new_y1[0]
.sym 114735 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[2]
.sym 114736 u_controller1.buttons_SB_LUT4_I2_1_I3_SB_LUT4_O_I2[3]
.sym 114743 buttons1[3]
.sym 114744 u_controller1.buttons_SB_LUT4_I2_1_I3[1]
.sym 114745 new_y1[9]
.sym 114746 new_y1[8]
.sym 114747 new_y1[7]
.sym 114748 new_y1[6]
.sym 114767 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 114768 inside_char_tile_next_next1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 114808 u_controller1.ctr[0]
.sym 114817 u_controller1.shift_reg[2]
.sym 114821 u_controller1.NEScount[9]
.sym 114822 u_controller1.NEScount[8]
.sym 114823 u_controller1.NEScount[1]
.sym 114824 u_controller1.NEScount[0]
.sym 114826 u_controller1.NEScount[7]
.sym 114827 u_controller1.NEScount[6]
.sym 114828 u_controller1.NEScount[5]
.sym 114829 u_controller1.shift_reg[3]
.sym 114834 u_controller1.NEScount[3]
.sym 114835 latch1_SB_LUT4_O_I2[0]
.sym 114836 latch1_SB_LUT4_O_I2[2]
.sym 114837 u_controller1.NEScount[9]
.sym 114838 u_controller1.NEScount[8]
.sym 114839 u_controller1.NEScount[1]
.sym 114840 u_controller1.NEScount[0]
.sym 114842 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114843 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 114844 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 114846 u_controller1.NEScount[3]
.sym 114847 u_controller1.buttons_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114848 latch1_SB_LUT4_O_I2[2]
.sym 114850 u_controller1.NEScount[3]
.sym 114854 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 114855 $PACKER_VCC_NET
.sym 114858 u_controller1.NEScount[5]
.sym 114859 $PACKER_VCC_NET
.sym 114862 u_controller1.NEScount[6]
.sym 114863 $PACKER_VCC_NET
.sym 114866 u_controller1.NEScount[7]
.sym 114867 $PACKER_VCC_NET
.sym 114870 u_controller1.NEScount[8]
.sym 114871 $PACKER_VCC_NET
.sym 114874 u_controller1.NEScount[9]
.sym 114875 $PACKER_VCC_NET
.sym 114880 $nextpnr_ICESTORM_LC_8$I3
.sym 115618 new_y1[3]
.sym 115622 new_y1[4]
.sym 115626 new_y1[5]
.sym 115630 new_y1[6]
.sym 115631 $PACKER_VCC_NET
.sym 115634 new_y1[7]
.sym 115638 new_y1[8]
.sym 115642 new_y1[9]
.sym 115643 $PACKER_VCC_NET
.sym 115648 $nextpnr_ICESTORM_LC_42$I3
.sym 115650 new_y1[0]
.sym 115653 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 115654 new_y1[1]
.sym 115655 $PACKER_VCC_NET
.sym 115656 new_y1[0]
.sym 115658 new_y1[2]
.sym 115660 new_y1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115662 new_y1[3]
.sym 115663 $PACKER_VCC_NET
.sym 115664 new_y1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115666 new_y1[4]
.sym 115667 $PACKER_VCC_NET
.sym 115668 new_y1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115670 new_y1[5]
.sym 115671 $PACKER_VCC_NET
.sym 115672 new_y1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115674 new_y1[6]
.sym 115675 $PACKER_VCC_NET
.sym 115676 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115678 new_y1[7]
.sym 115679 $PACKER_VCC_NET
.sym 115680 new_y1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115682 new_y1[8]
.sym 115683 $PACKER_VCC_NET
.sym 115684 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 115685 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115686 new_y1[9]
.sym 115687 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 115688 new_y1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 115690 buttons1[2]
.sym 115691 u_controller1.buttons_SB_LUT4_I1_I2
.sym 115692 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 115694 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 115695 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 115696 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 115702 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 115703 new_y1_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 115704 new_y1_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 115746 u_controller1.ctr[0]
.sym 115751 u_controller1.ctr[1]
.sym 115752 u_controller1.ctr[0]
.sym 115755 u_controller1.ctr[2]
.sym 115756 u_controller1.ctr_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 115759 u_controller1.ctr[3]
.sym 115760 u_controller1.ctr_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 115763 u_controller1.ctr[4]
.sym 115764 u_controller1.ctr_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 115767 u_controller1.ctr[5]
.sym 115768 u_controller1.ctr_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 115771 u_controller1.ctr[6]
.sym 115772 u_controller1.ctr_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 115775 u_controller1.ctr[7]
.sym 115776 u_controller1.ctr_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 115779 ctrl_clk1_SB_LUT4_O_I2[0]
.sym 115780 u_controller1.NESclk_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 115783 u_controller1.NEScount[0]
.sym 115784 u_controller1.ctr_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 115787 u_controller1.NEScount[1]
.sym 115788 u_controller1.ctr_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 115791 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 115792 u_controller1.ctr_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 115795 u_controller1.NEScount[3]
.sym 115796 u_controller1.ctr_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 115799 latch1_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 115800 u_controller1.ctr_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 115803 u_controller1.NEScount[5]
.sym 115804 u_controller1.ctr_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 115807 u_controller1.NEScount[6]
.sym 115808 u_controller1.ctr_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 115811 u_controller1.NEScount[7]
.sym 115812 u_controller1.ctr_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 115815 u_controller1.NEScount[8]
.sym 115816 u_controller1.ctr_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 115819 u_controller1.NEScount[9]
.sym 115820 u_controller1.ctr_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 117824 counter[0]
.sym 118754 counter[0]
.sym 118759 counter[1]
.sym 118760 counter[0]
.sym 118763 counter[2]
.sym 118764 counter_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 118767 counter[3]
.sym 118768 counter_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 118771 counter[4]
.sym 118772 counter_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 118775 counter[5]
.sym 118776 counter_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 118779 counter[6]
.sym 118780 counter_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 118783 counter[7]
.sym 118784 counter_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 118787 counter[8]
.sym 118788 counter_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 118791 counter[9]
.sym 118792 counter_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 118795 counter[10]
.sym 118796 counter_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 118799 counter[11]
.sym 118800 counter_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 118803 counter[12]
.sym 118804 counter_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 118807 counter[13]
.sym 118808 counter_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 118811 counter[14]
.sym 118812 counter_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 118815 counter[15]
.sym 118816 counter_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 118819 counter[16]
.sym 118820 counter_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 118823 counter[17]
.sym 118824 counter_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 118827 counter[18]
.sym 118828 counter_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 118831 counter[19]
.sym 118832 counter_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 118835 counter[20]
.sym 118836 counter_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 118839 counter[21]
.sym 118840 counter_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 119210 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119211 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 119212 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 119214 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119215 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_1_RDATA[3]
.sym 119216 tile_rgb_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_RAM40_4K_RDATA_RDATA[3]
.sym 119334 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119335 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119336 tile_rgb_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119358 tile_rgb_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 119359 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119360 tile_rgb_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119521 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119522 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119523 u_koopa_rom.mem.0.0_RDATA[2]
.sym 119524 u_koopa_rom.mem.0.0_RDATA[3]
.sym 119525 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119526 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119527 u_koopa_rom.mem.0.0_RDATA_3[2]
.sym 119528 u_koopa_rom.mem.0.0_RDATA_3[3]
.sym 119537 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119538 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119539 u_koopa_rom.mem.0.0_RDATA_1[2]
.sym 119540 u_koopa_rom.mem.0.0_RDATA_1[3]
.sym 119545 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119546 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119547 u_koopa_rom.mem.0.0_RDATA_2[2]
.sym 119548 u_koopa_rom.mem.0.0_RDATA_2[3]
.sym 119617 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119618 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119619 u_koopa_rom.mem.0.2_RDATA_2[2]
.sym 119620 u_koopa_rom.mem.0.2_RDATA_2[3]
.sym 119621 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119622 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119623 u_koopa_rom.mem.0.2_RDATA[2]
.sym 119624 u_koopa_rom.mem.0.2_RDATA[3]
.sym 119625 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119626 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119627 u_koopa_rom.mem.0.2_RDATA_1[2]
.sym 119628 u_koopa_rom.mem.0.2_RDATA_1[3]
.sym 119645 u_koopa_rom.mem.0.0_RDATA[0]
.sym 119646 u_koopa_rom.mem.0.0_RDATA[1]
.sym 119647 u_koopa_rom.mem.0.2_RDATA_3[2]
.sym 119648 u_koopa_rom.mem.0.2_RDATA_3[3]
