// Verilog HDL and netlist files of
// "16nm_Tests 6T_MultiBank_32K_Test schematic"

// HDL models

// HDL file - 16nm, inv_1xT, functional.
/net/bull/root/Desktop/Cadence/16nm/inv_1xT/functional/verilog.v


// End HDL models

// Netlisted models

// netlist file - 16nm_Tests, 6T_MultiBank_32K_Test, schematic.
ihnl/cds0/netlist


// End HDL models

// globals file 
hdlFilesDir/cds_globals.v

