PACKET0,FUNC_0
SOC15_REG_OFFSET,FUNC_1
UVD,VAR_0
VCN_DEC_CMD_REG_READ_COND_WAIT,VAR_1
amdgpu_ring_write,FUNC_2
mmUVD_GPCOM_VCPU_CMD,VAR_2
mmUVD_GPCOM_VCPU_DATA0,VAR_3
mmUVD_GPCOM_VCPU_DATA1,VAR_4
mmUVD_GP_SCRATCH8,VAR_5
vcn_v1_0_dec_ring_emit_reg_wait,FUNC_3
ring,VAR_6
reg,VAR_7
val,VAR_8
mask,VAR_9
adev,VAR_10
