  #  :checkered_flag:Level-2(Day-1):System Check and SoC design flow lecture

 ## :dart: <b>Objective-1:</b> Install Virtual box and validate the installation process(Task-2)
 :rocket: VirtualBox is a free and open-source x86 and AMD64/Intel64 virtualization software developed by Oracle. It allows users to run multiple operating systems simultaneously on a single physical machine.
 
 ### üì• VirtualBox installation
 VirtualBox 7.1 is installed using the following link-
 [https://www.virtualbox.org/wiki/Downloads](https://www.virtualbox.org/wiki/Downloads)
 ### üñºÔ∏è Installation Validation
![VirtualBox install](/Map_1/Level_2/images/virtualbox_install.png)
<div align="center">:trophy:<b>Status:</b>  <mark>Validated VirtualBox Installation Objective</mark></div>

## :dart: <b>Objective-2:</b> Install Ubuntu iso,setup Ubuntu VM and validate the installation process(Task-2)
 :rocket: Ubuntu is the most commonly used Linux distribution for open-source EDA/VLSI workflows because it provides a stable, compatible, and developer-friendly environment.
 ### üì•Ubuntu iso installation
 Ubuntu 24.04.3 LTS iso is installed using the following link-
 [https://ubuntu.com/download/desktop](https://ubuntu.com/download/desktop)
### üñºÔ∏è Installation Validation
![VM specification](/Map_1/Level_2/images/vm_specification.png)
<div align="center">:trophy:<b>Status:</b>  <mark>Validated System Specification Objective except the RAM size(4864 MB)</mark></div>

![Ubuntu install](/Map_1/Level_2/images/ubuntu_install.png)
<div align="center">:trophy:<b>Status:</b>  <mark>Validated Ubuntu iso Installation and Ubuntu VM setup Objective</mark></div>

## :dart: <b>Objective-3:</b> Summarize the SoC Design flow lecture(Task-1)
GTKWave is a graphical waveform viewer used to visualize simulation results of digital designs, typically from Verilog, VHDL, or mixed HDL simulations. It helps designers debug and verify digital circuits by displaying signals over time.
### :bulb: Key Learnings

- Overview of the chip design cycle.
- Importance of verification in different stages of the design flow.
- Actual difference between microprocessor and microcontroller.
- Difference between processor, macros, analog IPs and their integration to build SoC.
- RTL(register transfer level) to GDSII(Graphical Data Stream information interchange) flow.
- Physical design Terms- Floorplanning, routing,clock tree synthesis, placement.
- Transistor layer, metal interconnect layer.
  
 
### üñºÔ∏è SoC design flow-chart
![SoC design flow-chart](/Map_1/Level_2/images/soc_flow.png)
<div align="center">:trophy:<b>Status:</b> <mark>Summarized the learning</mark></div>

## :star: Level Status: 

- All objectives completed except RAM size specification due to total 8 GB of RAM in my system.
- This is the base of our journey.
- üîì Next level unlocked üîú Tools for verilog,verification and synthesis.

