`timescale 1ns/100ps
module test_sub_adder32();
    reg clk_1Hz;
	reg [31:0] x;//被加数
    reg [31:0] y;//加数
    reg op;//运算类型 0：+，1：-
    wire [31:0] z;//和
    wire overflow;//溢出标志 0：正常 1：溢出
    
    sub_adder32 u0(x,y,op,z,overflow);
    always #50 clk_1Hz = ~clk_1Hz ;
    initial
    begin
    clk_1Hz=0;
	x=32'b00000100000100000001000100000100;y=32'b00000000100010000000010001000001;op = 0; 
	#100;
	x=32'b01000000100000000010010000100000;y=32'b00010010010001001001001000100001;
	#100;
	x=32'b00000100000100000001000100000100;y=32'b00000000100010000000010001000001;op = 1;
	#100;
	x=32'b01000000100000000010010000100000;y=32'b00010010010001001001001000100001;
	end
endmodule
