<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="BOOT_CFG" description=".">
	<bit_field offset="0" width="3" name="Default Boot Source" access="RW" reset_value="0" description="Default Boot Source">
		<bit_field_value name="BOOT_CFG_DEFAULT_BOOT_SOURCE_VALUE_0" value="0b000" description="ISP pin source"/>
		<bit_field_value name="BOOT_CFG_DEFAULT_BOOT_SOURCE_VALUE_1" value="0b001" description="FlexSPI flash"/>
		<bit_field_value name="BOOT_CFG_DEFAULT_BOOT_SOURCE_VALUE_2" value="0b010" description="Serial ISP boot "/>
		<bit_field_value name="BOOT_CFG_DEFAULT_BOOT_SOURCE_VALUE_3" value="0b011" description="Internal flash"/>
		<bit_field_value name="BOOT_CFG_DEFAULT_BOOT_SOURCE_VALUE_4" value="0b100" description="Auto boot similar to ISP auto boot option."/>
    </bit_field>
	<reserved_bit_field offset="3" width="1" reset_value="0"/>
	<bit_field offset="4" width="3" name="Default ISP mode" access="RW" reset_value="0" description="Default ISP mode">
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_0" value="0b000" description="Auto ISP"/>
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_1" value="0b001" description="USB_HID_MSC"/>
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_2" value="0b010" description="UART ISP"/>
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_3" value="0b011" description="SPI Slave ISP"/>
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_4" value="0b100" description="I2C slave ISP"/>
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_5" value="0b101" description="CAN ISP"/>
	<bit_field_value name="BOOT_CFG_DEFAULT_ISP_MODE_VALUE_7" value="0b111" description="Disable ISP fall through"/>
    </bit_field>
	<bit_field offset="7" width="2" name="Boot Speed" access="RW" reset_value="0" description="Boot Speed">
		<bit_field_value name="BOOT_CFG_BOOT_SPEED_VALUE_0" value="0b00" description="Defined by NMPA.SYSTEM_SPEED_CODE"/>
		<bit_field_value name="BOOT_CFG_BOOT_SPEED_VALUE_1" value="0b01" description="48MHz FRO"/>
		<bit_field_value name="BOOT_CFG_BOOT_SPEED_VALUE_2" value="0b10" description="96MHz FRO"/>
		<bit_field_value name="BOOT_CFG_BOOT_SPEED_VALUE_3" value="0b11" description="150MHz PLL"/>
    </bit_field>
	<reserved_bit_field offset="9" width="10" reset_value="0"/>
	<bit_field offset="19" width="2" name="ITRC_ZEROIZE" access="RW" reset_value="0" description="RAM zeroize on ITRC event.">
		<bit_field_value name="BOOT_CFG_ITRC_ZEROIZE_VALUE_0" value="0b00" description="No action"/>
		<bit_field_value name="BOOT_CFG_ITRC_ZEROIZE_VALUE_1" value="0b01" description="Zeroize PKC RAM"/>
		<bit_field_value name="BOOT_CFG_ITRC_ZEROIZE_VALUE_2" value="0b10" description="Zeroize low power RAM (AO_RAM)"/>
		<bit_field_value name="BOOT_CFG_ITRC_ZEROIZE_VALUE_3" value="0b11" description="Zeroize both AO_RAM and PKC_RAM"/>
    </bit_field>
	<bit_field offset="21" width="1" name="ASRT_FATAL" access="RW" reset_value="0" description="Assert on fatal errors. When set ROM drives BOOT_FAIL_PIN high when fatal error condition occurs on three attempts to boot image before locking the part."/>
	<bit_field offset="22" width="1" name="ASRT_RBF" access="RW" reset_value="0" description="Assert on receovery boot. When this bit is set ROM drives the BOOT_FAIL_PIN high whenever no valid image is found in primary boot media and execution enters recovery boot mode from secondary boot media."/>
	<bit_field offset="23" width="1" name="ASRT_ISPF" access="RW" reset_value="0" description="Assert on ISP fall through. When this bit is set ROM drives BOOT_FAIL_PIN high whenever there is no valid image in boot mediaand execution falls through to ISP mode."/>
	<bit_field offset="24" width="8" name="Boot Failure Pin" access="RW" reset_value="0" description="GPIO port and pin number to use for indicating failure reason. The toggle rate of the pin is used to decode the error type."/>
  </register>
  <register offset="0x4" width="32" name="SPI_CAN_CFG" description="SPI CAN Configuration">
  	<bit_field offset="0" width="2" name="SPI_RECOVERY_BOOT_EN" access="RW" reset_value="0" description="SPI flash recovery boot is enabled,  if non-zero value is written to this field."/>
	<bit_field offset="2" width="3" name="SPI_REC_IF" access="RW" reset_value="0" description="Recovery SPI interface">
		<bit_field_value name="SPI_CAN_CFG_SPI_REC_IF_VALUE_0" value="0b000" description="HSPI P1_3-MISO, P0_26-MOSI, P1_1-SSEL1, P1_2-SCK"/>
		<bit_field_value name="SPI_CAN_CFG_SPI_REC_IF_VALUE_1" value="0b001" description="FC0  P0_30-MISO, P0_24-MOSI, P0_31-SSEL0, P0_28-SCK"/>
		<bit_field_value name="SPI_CAN_CFG_SPI_REC_IF_VALUE_2" value="0b010" description="FC3  P0_2-MISO, P0_3-MOSI, P0_4-SSEL0, P0_6-SCK"/>
		<bit_field_value name="SPI_CAN_CFG_SPI_REC_IF_VALUE_3" value="0b011" description="FC1  P2_4-MISO, P2_3-MOSI, P2_5-SSEL0, P1_9-SCK "/>
    </bit_field>  
	<reserved_bit_field offset="5" width="11" reset_value="0"/>
	<bit_field offset="16" width="4" name="CAN_BAUD_RATE" access="RW" reset_value="0" description="CAN Baud Rate"/>
	<reserved_bit_field offset="20" width="12" reset_value="0"/>
  </register> 
  <register offset="0x8" width="32" name="USB_ID" description=".">
    <bit_field offset="0" width="16" name="USB_VENDOR_ID" access="RW" reset_value="0" description=".">
    </bit_field>
    <bit_field offset="16" width="16" name="USB_PRODUCT_ID" access="RW" reset_value="0" description=".">
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="BOOT_TIMEOUT" description=".">
	<bit_field offset="0" width="16" name="POWERDOWN_TIMEOUT_SECS" access="RW" reset_value="0" description="."/>
    <bit_field offset="16" width="16" name="WDOG_TIMEOUT_SECS" access="RW" reset_value="0" description="."/>
  </register>
  <register offset="0x10" width="32" name="CC_SOCU_PIN" description=".">
  	<bit_field offset="0" width="1" name="NIDEN" access="RW" reset_value="0" description="Non Secure non-invasive debug enable">
		<bit_field_value name="CC_SOCU_PIN_NIDEN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_NIDEN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
    <bit_field offset="1" width="1" name="DBGEN" access="RW" reset_value="0" description="Non Secure debug enable">
		<bit_field_value name="CC_SOCU_PIN_DBGEN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_DBGEN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<bit_field offset="2" width="1" name="SPNIDEN" access="RW" reset_value="0" description="Secure non-invasive debug enable">
		<bit_field_value name="CC_SOCU_PIN_SPNIDEN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_SPNIDEN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<bit_field offset="3" width="1" name="SPIDEN" access="RW" reset_value="0" description="Secure invasive debug enable">
		<bit_field_value name="CC_SOCU_PIN_SPIDEN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_SPIDEN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<reserved_bit_field offset="4" width="1" reset_value="0"/>
	<bit_field offset="5" width="1" name="DSP_DBGEN" access="RW" reset_value="0" description="DSP debug enable">
		<bit_field_value name="CC_SOCU_PIN_DSP_DBGEN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_DSP_DBGEN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<bit_field offset="6" width="1" name="ISP_CMD_EN" access="RW" reset_value="0" description="ISP boot command enable">
		<bit_field_value name="CC_SOCU_PIN_ISP_CMD_EN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_ISP_CMD_EN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<bit_field offset="7" width="1" name="FA_CMD_EN" access="RW" reset_value="0" description="FA cmd enable">
		<bit_field_value name="CC_SOCU_PIN_FA_CMD_EN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_FA_CMD_EN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<bit_field offset="8" width="1" name="ME_CMD_EN" access="RW" reset_value="0" description="Flash Mass Erase cmd enable">
		<bit_field_value name="CC_SOCU_PIN_ME_CMD_EN_VALUE_0" value="0b0" description="Use DAP to enable"/>
		<bit_field_value name="CC_SOCU_PIN_ME_CMD_EN_VALUE_1" value="0b1" description="Fixed state"/>
	</bit_field>
	<reserved_bit_field offset="9" width="6" reset_value="0"/>
	<bit_field offset="15" width="1" name="UUID_CHECK" access="RW" reset_value="0" description="Enforce UUID match during Debug authentication."/>
	<bit_field offset="16" width="16" name="INVERSE_VALUE" access="RW" reset_value="0" description="Inverse value of [15:0]"/>
  </register>
  <register offset="0x14" width="32" name="CC_SOCU_DFLT" description=".">
  	<bit_field offset="0" width="1" name="NIDEN" access="RW" reset_value="0" description="Non Secure non-invasive debug Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_NIDEN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_NIDEN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
    <bit_field offset="1" width="1" name="DBGEN" access="RW" reset_value="0" description="Non Secure debug Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_DBGEN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_DBGEN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<bit_field offset="2" width="1" name="SPNIDEN" access="RW" reset_value="0" description="Secure non-invasive debug Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_SPNIDEN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_SPNIDEN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<bit_field offset="3" width="1" name="SPIDEN" access="RW" reset_value="0" description="Secure invasive debug Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_SPIDEN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_SPIDEN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<reserved_bit_field offset="4" width="1" reset_value="0"/>
	<bit_field offset="5" width="1" name="DSP_DBGEN" access="RW" reset_value="0" description="DSP debug Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_DSP_DBGEN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_DSP_DBGEN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<bit_field offset="6" width="1" name="ISP_CMD_EN" access="RW" reset_value="0" description="ISP command Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_ISP_CMD_EN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_ISP_CMD_EN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<bit_field offset="7" width="1" name="FA_CMD_EN" access="RW" reset_value="0" description="Set FA mode command Fixed state">
		<bit_field_value name="CC_SOCU_DFLT_FA_CMD_EN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_FA_CMD_EN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<bit_field offset="8" width="1" name="ME_CMD_EN" access="RW" reset_value="0" description="Mass erase flash command fixed state">
		<bit_field_value name="CC_SOCU_DFLT_ME_CMD_EN_VALUE_0" value="0b0" description="Disabled"/>
		<bit_field_value name="CC_SOCU_DFLT_ME_CMD_EN_VALUE_1" value="0b1" description="Enabled"/>
	</bit_field>
	<reserved_bit_field offset="9" width="7" reset_value="0"/>
	<bit_field offset="16" width="16" name="INVERSE_VALUE" access="RW" reset_value="0" description="Inverse value of [15:0]"/>
  </register>
  <register offset="0x18" width="32" name="VENDOR_USAGE" description=".">
    <reserved_bit_field offset="0" width="16" reset_value="0"/>
    <bit_field offset="16" width="16" name="VENDOR_USAGE" access="RW" reset_value="0" description="Upper 16 bits of vendor usage field defined in DAP. Lower 16-bits come from customer field area.">
    </bit_field>
  </register>
  <register offset="0x1C" width="32" name="SECURE_BOOT_CFG" description=".">
    <bit_field offset="0" width="2" name="ENF_CNSA" access="RW" reset_value="0" description="Enforce CNSA suite algorithm.">
	  <bit_field_value name="SECURE_BOOT_CFG_ENF_CNSA_VALUE_0" value="0b00" description="ECC P-256 keys"/>
      <bit_field_value name="SECURE_BOOT_CFG_ENF_CNSA_VALUE_1" value="0b01" description="ECC P-384 keys, SHA384 and AES256"/>
	  <bit_field_value name="SECURE_BOOT_CFG_ENF_CNSA_VALUE_2" value="0b10" description="ECC P-384 keys, SHA384 and AES256"/>
	  <bit_field_value name="SECURE_BOOT_CFG_ENF_CNSA_VALUE_3" value="0b11" description="ECC P-384 keys, SHA384 and AES256"/>
    </bit_field>
    <bit_field offset="2" width="2" name="DICE_INC_NXP_CFG" access="RW" reset_value="0" description="Include NXP area in DICE computation.">
	  <bit_field_value name="SECURE_BOOT_CFG_DICE_INC_NXP_CFG_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_DICE_INC_NXP_CFG_VALUE_1" value="0b01" description="included"/>
	  <bit_field_value name="SECURE_BOOT_CFG_DICE_INC_NXP_CFG_VALUE_2" value="0b10" description="included"/>
	  <bit_field_value name="SECURE_BOOT_CFG_DICE_INC_NXP_CFG_VALUE_3" value="0b11" description="included"/>
	</bit_field>
    <bit_field offset="4" width="2" name="DICE_CUST_CFG" access="RW" reset_value="0" description="Include Customer factory area (including keys) in DICE computation.">
      <bit_field_value name="SECURE_BOOT_CFG_DICE_CUST_CFG_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_DICE_CUST_CFG_VALUE_1" value="0b01" description="included"/>
	  <bit_field_value name="SECURE_BOOT_CFG_DICE_CUST_CFG_VALUE_2" value="0b10" description="included"/>
	  <bit_field_value name="SECURE_BOOT_CFG_DICE_CUST_CFG_VALUE_3" value="0b11" description="included"/>
	</bit_field>
    <bit_field offset="6" width="2" name="SKIP_DICE" access="RW" reset_value="0" description="Skip DICE computation.">
      <bit_field_value name="SECURE_BOOT_CFG_SKIP_DICE_VALUE_0" value="0b00" description="Enable DICE"/>
      <bit_field_value name="SECURE_BOOT_CFG_SKIP_DICE_VALUE_1" value="0b01" description="Disable DICE"/>
	  <bit_field_value name="SECURE_BOOT_CFG_SKIP_DICE_VALUE_2" value="0b10" description="Disable DICE"/>
	  <bit_field_value name="SECURE_BOOT_CFG_SKIP_DICE_VALUE_3" value="0b11" description="Disable DICE"/>
	</bit_field>
    <bit_field offset="8" width="2" name="ENF_TZM_PRESET" access="RW" reset_value="0" description="TrustZone-M mode.">
      <bit_field_value name="SECURE_BOOT_CFG_ENF_TZM_PRESET_VALUE_0" value="0b00" description="Ignored"/>
      <bit_field_value name="SECURE_BOOT_CFG_ENF_TZM_PRESET_VALUE_1" value="0b01" description="Enforce preset TZM data in image manifest."/>
	  <bit_field_value name="SECURE_BOOT_CFG_ENF_TZM_PRESET_VALUE_2" value="0b10" description="Enforce preset TZM data in image manifest."/>
	  <bit_field_value name="SECURE_BOOT_CFG_ENF_TZM_PRESET_VALUE_3" value="0b11" description="Enforce preset TZM data in image manifest."/>
	</bit_field>
    <bit_field offset="10" width="2" name="BLOCK_SET_KEY" access="RW" reset_value="0" description="Block PUF key code generation.">
	  <bit_field_value name="SECURE_BOOT_CFG_BLOCK_SET_KEY_VALUE_0" value="0b00" description="Enable Key code generation"/>
      <bit_field_value name="SECURE_BOOT_CFG_BLOCK_SET_KEY_VALUE_1" value="0b01" description="Disable key code generation"/>
	  <bit_field_value name="SECURE_BOOT_CFG_BLOCK_SET_KEY_VALUE_2" value="0b10" description="Disable key code generation"/>
	  <bit_field_value name="SECURE_BOOT_CFG_BLOCK_SET_KEY_VALUE_3" value="0b11" description="Disable key code generation"/>
    </bit_field>
    <bit_field offset="12" width="2" name="BLOCK_ENROLL" access="RW" reset_value="0" description="Block PUF enrollement">
      <bit_field_value name="SECURE_BOOT_CFG_BLOCK_ENROLL_VALUE_0" value="0b00" description="Enable enrollment mode"/>
      <bit_field_value name="SECURE_BOOT_CFG_BLOCK_ENROLL_VALUE_1" value="0b01" description="Disable further enrollmnet"/>
	  <bit_field_value name="SECURE_BOOT_CFG_BLOCK_ENROLL_VALUE_2" value="0b10" description="Disable further enrollmnet"/>
	  <bit_field_value name="SECURE_BOOT_CFG_BLOCK_ENROLL_VALUE_3" value="0b11" description="Disable further enrollmnet"/>
	</bit_field>
	<reserved_bit_field offset="14" width="2" reset_value="0"/>
    <bit_field offset="16" width="2" name="FIPS_SHA_STEN" access="RW" reset_value="0" description="Enable self-test for SHA2 block on power-up. Needed for FIPS certification. If this field is non-zero  run self-test and log result in BOOT_STATE register.">
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_SHA_STEN_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_SHA_STEN_VALUE_1" value="0b01" description="On failure continue to boot. "/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_SHA_STEN_VALUE_2" value="0b10" description="On failure enter ISP mode for recovery."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_SHA_STEN_VALUE_3" value="0b11" description="On failure lock the device to enforce power-cycle."/>
	</bit_field>
    <bit_field offset="18" width="2" name="FIPS_AES_STEN" access="RW" reset_value="0" description="Enable self-test for AES block on power-up. Needed for FIPS certification. If this field is non-zero  run self-test and log result in BOOT_STATE register.">
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_AES_STEN_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_AES_STEN_VALUE_1" value="0b01" description="On failure continue to boot. "/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_AES_STEN_VALUE_2" value="0b10" description="On failure enter ISP mode for recovery."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_AES_STEN_VALUE_3" value="0b11" description="On failure lock the device to enforce power-cycle."/>
	</bit_field>
    <bit_field offset="20" width="2" name="FIPS_ECDSA_STEN" access="RW" reset_value="0" description="Enable self-test for ECDSA block on power-up. Needed for FIPS certification. If this field is non-zero  run self-test and log result in BOOT_STATE register.">
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_ECDSA_STEN_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_ECDSA_STEN_VALUE_1" value="0b01" description="On failure continue to boot. "/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_ECDSA_STEN_VALUE_2" value="0b10" description="On failure enter ISP mode for recovery."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_ECDSA_STEN_VALUE_3" value="0b11" description="On failure lock the device to enforce power-cycle."/>
	</bit_field>
    <bit_field offset="22" width="2" name="FIPS_DRBG_STEN" access="RW" reset_value="0" description="Enable self-test for DRBG block on power-up. Needed for FIPS certification. If this field is non-zero  run self-test and log result in BOOT_STATE register.">
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_DRBG_STEN_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_DRBG_STEN_VALUE_1" value="0b01" description="On failure continue to boot. "/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_DRBG_STEN_VALUE_2" value="0b10" description="On failure enter ISP mode for recovery."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_DRBG_STEN_VALUE_3" value="0b11" description="On failure lock the device to enforce power-cycle."/>
   </bit_field>
    <bit_field offset="24" width="2" name="FIPS_CMAC_STEN" access="RW" reset_value="0" description="Enable self-test for CMAC block on power-up. Needed for FIPS certification. If this field is non-zero  run self-test and log result in BOOT_STATE register.">
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_CMAC_STEN_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_CMAC_STEN_VALUE_1" value="0b01" description="On failure continue to boot. "/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_CMAC_STEN_VALUE_2" value="0b10" description="On failure enter ISP mode for recovery."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_CMAC_STEN_VALUE_3" value="0b11" description="On failure lock the device to enforce power-cycle."/>
	</bit_field>
	<bit_field offset="26" width="2" name="FIPS_KDF_STEN" access="RW" reset_value="0" description="Enable self-test for KDF block on power-up. Needed for FIPS certification. If this field is non-zero  run self-test and log result in BOOT_STATE register.">
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_0" value="0b00" description="not included"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_1" value="0b01" description="On failure continue to boot. "/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_2" value="0b10" description="On failure enter ISP mode for recovery."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_3" value="0b11" description="On failure lock the device to enforce power-cycle."/>
	</bit_field>
    <reserved_bit_field offset="28" width="2" reset_value="0"/>
	<bit_field offset="30" width="2" name="SEC_BOOT_EN" access="RW" reset_value="0" description="Secure boot enable.">
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_0" value="0b00" description="Plain image (internal flash with or without CRC)"/>
      <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_1" value="0b01" description="Do CMAC checking of image."/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_2" value="0b10" description="Do completese ECDSA checking of signed images. (internal flash, ECDSA signed)"/>
	  <bit_field_value name="SECURE_BOOT_CFG_FIPS_KDF_STEN_VALUE_3" value="0b11" description="Do completese ECDSA checking of signed images. (internal flash, ECDSA signed)"/>
	</bit_field>
  </register>
  <register offset="0x20" width="32" name="PRINCE_BASE_ADDR" description=".">
    <reserved_bit_field offset="0" width="16" reset_value="0"/>
	<bit_field offset="16" width="2" name="LOCK_REG0" access="RW" reset_value="0" description="Lock PRINCE region0 settings.">
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG0_VALUE_0" value="0b00" description="Region is not locked."/>
      <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG0_VALUE_1" value="0b01" description="Region is locked."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG0_VALUE_2" value="0b10" description="Region is locked."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG0_VALUE_3" value="0b11" description="Region is locked."/>
	</bit_field>
	<bit_field offset="18" width="2" name="LOCK_REG1" access="RW" reset_value="0" description="Lock PRINCE region1 settings.">
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG1_VALUE_0" value="0b00" description="Region is not locked."/>
      <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG1_VALUE_1" value="0b01" description="Region is locked."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG1_VALUE_2" value="0b10" description="Region is locked."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG1_VALUE_3" value="0b11" description="Region is locked."/>
	</bit_field>
	<bit_field offset="20" width="2" name="LOCK_REG2" access="RW" reset_value="0" description="Lock PRINCE region2 settings.">
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG2_VALUE_0" value="0b00" description="Region is not locked."/>
      <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG2_VALUE_1" value="0b01" description="Region is locked."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG2_VALUE_2" value="0b10" description="Region is locked."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_LOCK_REG2_VALUE_3" value="0b11" description="Region is locked."/>
	</bit_field>
	<reserved_bit_field offset="22" width="2" reset_value="0"/>
	<bit_field offset="24" width="2" name="REG0_ERASE_CHECK_EN" access="RW" reset_value="0" description="For PRINCE region0 enable checking whether all encrypted pages are erased together.">
	  <bit_field_value name="PRINCE_BASE_ADDR_REG0_ERASE_CHECK_EN_VALUE_0" value="0b00" description="Check is disabled. "/>
      <bit_field_value name="PRINCE_BASE_ADDR_REG0_ERASE_CHECK_EN_VALUE_1" value="0b01" description="Check is enabled."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_REG0_ERASE_CHECK_EN_VALUE_2" value="0b10" description="Check is enabled."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_REG0_ERASE_CHECK_EN_VALUE_3" value="0b11" description="Check is enabled."/>
	</bit_field>
	<bit_field offset="26" width="2" name="REG1_ERASE_CHECK_EN" access="RW" reset_value="0" description="For PRINCE region1 enable checking whether all encrypted pages are erased together.">
	  <bit_field_value name="PRINCE_BASE_ADDR_REG1_ERASE_CHECK_EN_VALUE_0" value="0b00" description="Check is disabled. "/>
      <bit_field_value name="PRINCE_BASE_ADDR_REG1_ERASE_CHECK_EN_VALUE_1" value="0b01" description="Check is enabled."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_REG1_ERASE_CHECK_EN_VALUE_2" value="0b10" description="Check is enabled."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_REG1_ERASE_CHECK_EN_VALUE_3" value="0b11" description="Check is enabled."/>
	</bit_field>
	<bit_field offset="28" width="2" name="REG2_ERASE_CHECK_EN" access="RW" reset_value="0" description="For PRINCE region2 enable checking whether all encrypted pages are erased together.">
	  <bit_field_value name="PRINCE_BASE_ADDR_REG2_ERASE_CHECK_EN_VALUE_0" value="0b00" description="Check is disabled. "/>
      <bit_field_value name="PRINCE_BASE_ADDR_REG2_ERASE_CHECK_EN_VALUE_1" value="0b01" description="Check is enabled."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_REG2_ERASE_CHECK_EN_VALUE_2" value="0b10" description="Check is enabled."/>
	  <bit_field_value name="PRINCE_BASE_ADDR_REG2_ERASE_CHECK_EN_VALUE_3" value="0b11" description="Check is enabled."/>
	</bit_field>
	<reserved_bit_field offset="30" width="2" reset_value="0"/>
  </register>
  <register offset="0x24" width="32" name="PRINCE_SR_0" description="Region 0, sub-region enable">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="."/>
  </register>
  <register offset="0x28" width="32" name="PRINCE_SR_1" description="Region 1, sub-region enable">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="."/>
  </register>
  <register offset="0x2C" width="32" name="PRINCE_SR_2" description="Region 2, sub-region enable">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="."/>
  </register>
  <register offset="0x30" width="32" name="XTAL_32KHZ_CAPABANK_TRIM" description="Xtal 32kHz capabank triming.">
    <bit_field offset="0" width="1" name="TRIM_VALID" access="RW" reset_value="0" description="0 : Capa Bank trimmings not valid. Default trimmings value are used. 1 : Capa Bank trimmings valid.">
		<bit_field_value name="XTAL_32KHZ_CAPABANK_TRIM_TRIM_VALID_VALUE_0" value="0b0" description="Capa Bank trimmings not valid."/>
		<bit_field_value name="XTAL_32KHZ_CAPABANK_TRIM_TRIM_VALID_VALUE_1" value="0b1" description="Capa Bank trimmings valid."/>
	</bit_field>
    <bit_field offset="1" width="10" name="XTAL_LOAD_CAP_IEC_PF_X100" access="RW" reset_value="0" description="Load capacitance, pF x 100. For example, 6pF becomes 600.">
    </bit_field>
    <bit_field offset="11" width="10" name="PCB_XIN_PARA_CAP_PF_X100" access="RW" reset_value="0" description="PCB XIN parasitic capacitance, pF x 100. For example, 6pF becomes 600.">
    </bit_field>
    <bit_field offset="21" width="10" name="PCB_XOUT_PARA_CAP_PF_X100" access="RW" reset_value="0" description="PCB XOUT parasitic capacitance, pF x 100. For example, 6pF becomes 600.">
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x34" width="32" name="XTAL_16KHZ_CAPABANK_TRIM" description="Xtal 16kHz capabank triming.">
    <bit_field offset="0" width="1" name="TRIM_VALID" access="RW" reset_value="0" description="0 : Capa Bank trimmings not valid. Default trimmings value are used. 1 : Capa Bank trimmings valid.">
		<bit_field_value name="XTAL_16KHZ_CAPABANK_TRIM_TRIM_VALID_VALUE_0" value="0b0" description="Capa Bank trimmings not valid."/>
		<bit_field_value name="XTAL_16KHZ_CAPABANK_TRIM_TRIM_VALID_VALUE_1" value="0b1" description="Capa Bank trimmings valid."/>
	</bit_field>
    <bit_field offset="1" width="10" name="XTAL_LOAD_CAP_IEC_PF_X100" access="RW" reset_value="0" description="Load capacitance, pF x 100. For example, 6pF becomes 600.">
    </bit_field>
    <bit_field offset="11" width="10" name="PCB_XIN_PARA_CAP_PF_X100" access="RW" reset_value="0" description="PCB XIN parasitic capacitance, pF x 100. For example, 6pF becomes 600.">
    </bit_field>
    <bit_field offset="21" width="10" name="PCB_XOUT_PARA_CAP_PF_X100" access="RW" reset_value="0" description="PCB XOUT parasitic capacitance, pF x 100. For example, 6pF becomes 600.">
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x38" width="32" name="FLASH_REMAP_SIZE" description="This 32-bit register contains the size of the image to remap, in bytes. The 12 LSBs are ignored, so the size granularity is 4KB.">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="This 32-bit register contains the size of the image to remap, in bytes. The 12 LSBs are ignored, so the size granularity is 4KB.">
    </bit_field>
	</register>
  <register offset="0x3C" width="32" name="FLASH_REMAP_OFFSET" description="This 32-bit register contains the offset by which the image is to be remapped. The 12 LSBs are ignored, so the remap granularity is 4KB.">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="This 32-bit register contains the offset by which the image is to be remapped. The 12 LSBs are ignored, so the remap granularity is 4KB.">
    </bit_field>
  </register>
  <register offset="0x40" width="32" name="PRINCE_XOM_0" description="eXecute-Only-Memory (XOM) flags for sub-regions in Prince Region 0">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="eXecute-Only-Memory (XOM) flags for sub-regions in Prince Region 0"/>
  </register>
  <register offset="0x44" width="32" name="PRINCE_XOM_1" description="eXecute-Only-Memory (XOM) flags for sub-regions in Prince Region 1">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="eXecute-Only-Memory (XOM) flags for sub-regions in Prince Region 1"/>
  </register>
  <register offset="0x48" width="32" name="PRINCE_XOM_2" description="eXecute-Only-Memory (XOM) flags for sub-regions in Prince Region 2">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="eXecute-Only-Memory (XOM) flags for sub-regions in Prince Region 2"/>
  </register>
  <register offset="0x4C" width="32" name="RoTK_USAGE" description="RoTK usage">
	  <bit_field offset="0" width="3" name="RoTK0_USAGE" access="RW" reset_value="0" description="RoT key 0 usage properties.">
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_0" value="0b000" description="Usable as debug CA,image CA,FW CA,image and FW key"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_1" value="0b001" description="Usable as debug CA only"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_2" value="0b010" description="Usable as image (boot and FW) CA only"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_3" value="0b011" description="Usable as debug, boot and FW image CA"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_4" value="0b100" description="Usable as image key and FW update key only"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_5" value="0b101" description="Usable as boot image key only"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_6" value="0b110" description="Usable as  FW update image  key only"/>
		<bit_field_value name="RoTK_USAGE_RoTK0_USAGE_VALUE_7" value="0b111" description="Key slot is not used"/>
      </bit_field>
      <bit_field offset="3" width="3" name="RoTK1_USAGE" access="RW" reset_value="0" description="RoT key 1 usage properties.">
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_0" value="0b000" description="Usable as debug CA, image CA, FW CA,  image and FW key."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_1" value="0b001" description="Usable as debug CA only."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_2" value="0b010" description="Usable as image (boot and FW) CA only."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_3" value="0b011" description="Usable as debug, boot and FW image CA."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_4" value="0b100" description="Usable as image key and FW update key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_5" value="0b101" description="Usable as boot image key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_6" value="0b110" description="Usable as  FW update image  key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK1_USAGE_VALUE_7" value="0b111" description="Key slot is not used."/>
	  </bit_field>
      <bit_field offset="6" width="3" name="RoTK2_USAGE" access="RW" reset_value="0" description="RoT key 2 usage properties.">
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_0" value="0b000" description="Usable as debug CA, image CA, FW CA,  image and FW key."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_1" value="0b001" description="Usable as debug CA only."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_2" value="0b010" description="Usable as image (boot and FW) CA only."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_3" value="0b011" description="Usable as debug, boot and FW image CA."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_4" value="0b100" description="Usable as image key and FW update key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_5" value="0b101" description="Usable as boot image key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_6" value="0b110" description="Usable as  FW update image  key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK2_USAGE_VALUE_7" value="0b111" description="Key slot is not used."/>
	 </bit_field>
     <bit_field offset="9" width="3" name="RoTK3_USAGE" access="RW" reset_value="0" description="RoT key 3 usage properties.">
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_0" value="0b000" description="Usable as debug CA, image CA, FW CA,  image and FW key."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_1" value="0b001" description="Usable as debug CA only."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_2" value="0b010" description="Usable as image (boot and FW) CA only."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_3" value="0b011" description="Usable as debug, boot and FW image CA."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_4" value="0b100" description="Usable as image key and FW update key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_5" value="0b101" description="Usable as boot image key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_6" value="0b110" description="Usable as  FW update image  key only."/>
		<bit_field_value name="RoTK_USAGE_RoTK3_USAGE_VALUE_7" value="0b111" description="Key slot is not used."/>
	 </bit_field>
	 <reserved_bit_field offset="12" width="20" reset_value="0"/>
  </register>
  <register offset="0x50" width="32" name="ROTKH0" description="Root of Trust Keys Table hash [383:352]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [383:352]"/>
  </register>
  <register offset="0x54" width="32" name="ROTKH1" description="Root of Trust Keys Table hash [351:320]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [351:320]"/>
  </register>
  <register offset="0x58" width="32" name="ROTKH2" description="Root of Trust Keys Table hash [319:288]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [319:288]"/>
  </register>
  <register offset="0x5C" width="32" name="ROTKH3" description="Root of Trust Keys Table hash [287:256]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [287:256]"/>
  </register>
  <register offset="0x60" width="32" name="ROTKH4" description="Root of Trust Keys Table hash [255:224]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [255:224]"/>
  </register>
  <register offset="0x64" width="32" name="ROTKH5" description="Root of Trust Keys Table hash [223:192]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [223:192]"/>
  </register>
  <register offset="0x68" width="32" name="ROTKH6" description="Root of Trust Keys Table hash [191:160]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [191:160]"/>
  </register>
  <register offset="0x6C" width="32" name="ROTKH7" description="Root of Trust Keys Table hash [159:128]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [159:128]"/>
  </register>
  <register offset="0x70" width="32" name="ROTKH8" description="Root of Trust Keys Table hash [127:96]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [127:96]"/>
  </register>
  <register offset="0x74" width="32" name="ROTKH9" description="Root of Trust Keys Table hash [95:64]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [95:64]"/>
  </register>
  <register offset="0x78" width="32" name="ROTKH10" description="Root of Trust Keys Table hash [63:32]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [63:32]"/>
  </register>
  <register offset="0x7C" width="32" name="ROTKH11" description="Root of Trust Keys Table hash [31:0]">
    <bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Root of Trust Keys Table hash [31:0]"/>
  </register>
  <register offset="0x80" width="32" name="FLEXSPI_BOOT_CFG_0" description="FlexSPI BOOT configuration 0">
	<bit_field offset="0" width="1" name="FLEXSPI_AUTO_PROBE_EN" access="RW" reset_value="0" description="Quad/Octal-SPI flash auto probe feature enable">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_AUTO_PROBE_EN_VALUE_0" value="0b0" description="Disable"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_AUTO_PROBE_EN_VALUE_1" value="0b1" description="Enable"/>
    </bit_field>
	<bit_field offset="1" width="3" name="FLEXSPI_PROBE_TYPE" access="RW" reset_value="0" description="Quad/Octal-SPI flash probe type.">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_0" value="0b000" description="QuadSPI NOR"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_1" value="0b001" description="Macronix Octal FLASH"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_2" value="0b010" description="Micron Octal FLASH"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_3" value="0b011" description="Adesto Octal FLASH"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_4" value="0b100" description="Reserved"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_5" value="0b101" description="Reserved"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_6" value="0b110" description="Reserved"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PROBE_TYPE_VALUE_7" value="0b111" description="Reserved"/>	
    </bit_field>
	<bit_field offset="4" width="3" name="FLEXSPI_FLASH_TYPE" access="RW" reset_value="0" description="Define typical Serial NOR Flash types.">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_0" value="0b000" description="QSPI_ADDR_3B"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_1" value="0b001" description="Reserved"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_2" value="0b010" description="HYPER_1V8"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_3" value="0b011" description="HYPER_3V3"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_4" value="0b100" description="FlexSPI_DDR_MXIC"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_5" value="0b101" description="FlexSPI_DDR_MICRON"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_6" value="0b110" description="Reserved"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FLASH_TYPE_VALUE_7" value="0b111" description="Reserved"/>	
    </bit_field>
	<bit_field offset="7" width="4" name="FLEXSPI_DUMMY_CYCLES" access="RW" reset_value="0" description="Quad/Octal-SPI dummy cycles for read command."/>
	<bit_field offset="11" width="3" name="FLEXSPI_FREQUENCY" access="RW" reset_value="0" description="Q/O-SPI flash interface frequency.">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_0" value="0b000" description="50Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_1" value="0b001" description="60Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_2" value="0b010" description="80Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_3" value="0b011" description="100Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_4" value="0b100" description="120Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_5" value="0b101" description="133Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_6" value="0b110" description="166Mhz"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_FREQUENCY_VALUE_7" value="0b111" description="200Mhz"/>	
    </bit_field>
	<bit_field offset="14" width="1" name="FLEXSPI_RESET_ENABLE" access="RW" reset_value="0" description="Use QSPI_RESET_PIN to reset the flash device.">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_RESET_ENABLE_VALUE_0" value="0b0" description="NO_RESET(O/QSPI device reset pin is not connected or available.)"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_RESET_ENABLE_VALUE_1" value="0b1" description="EN_RESET(O/QSPI device reset pin is connected to a GPIO (QSPI_RESET_PIN).)"/>
	</bit_field>
	<bit_field offset="15" width="3" name="FLEXSPI_RESET_GPIO_PORT" access="RW" reset_value="0" description="GPIO  port number to use for O/QSPI reset function."/>
	<bit_field offset="18" width="5" name="FLEXSPI_RESET_GPIO_PIN" access="RW" reset_value="0" description="GPIO  pin number to use for O/QSPI reset function."/>
	<bit_field offset="23" width="2" name="FLEXSPI_HOLD TIME" access="RW" reset_value="0" description="Wait time before access to Serial Flash.">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_HOLD TIME_VALUE_0" value="0b00" description="Wait for 500 micro seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_HOLD TIME_VALUE_1" value="0b01" description="Wait for 1 mili seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_HOLD TIME_VALUE_2" value="0b10" description="Wait for 3 mili seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_HOLD TIME_VALUE_3" value="0b11" description="Wait for 10 mili seconds."/>
    </bit_field>
	<bit_field offset="25" width="4" name="FLEXSPI_PWR_HOLD_TIME" access="RW" reset_value="0" description="Delay after POR before accessing Quad/Octal-SPI flash devices in addition to delay defined by FLEXSPI_HOLD TIME field.">
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_0" value="0b0000" description="No delay"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_1" value="0b0001" description="Waits additional 100 micro-seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_2" value="0b0010" description="Waits additional 500 micro-seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_3" value="0b0011" description="Waits additional 1 mili-seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_4" value="0b0100" description="Waits additional 10 mili-seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_5" value="0b0101" description="Waits additional 20 mili-seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_6" value="0b0110" description="Waits additional 40 mili-seconds."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_7" value="0b0111" description="Waits additional 60 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_8" value="0b1000" description="Waits additional 80 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_9" value="0b1001" description="Waits additional 100 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_10" value="0b1010" description="Waits additional 120 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_11" value="0b1011" description="Waits additional 140 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_12" value="0b1100" description="Waits additional 160 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_13" value="0b1101" description="Waits additional 180 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_14" value="0b1110" description="Waits additional 200 mili-seconds."/>	
		<bit_field_value name="FLEXSPI_BOOT_CFG_0_FLEXSPI_PWR_HOLD_TIME_VALUE_15" value="0b1111" description="Waits additional 220 mili-seconds."/>	
    </bit_field>
	<reserved_bit_field offset="29" width="3" reset_value="0"/>
  </register>
  <register offset="0x84" width="32" name="FLEXSPI_BOOT_CFG_1" description="FlexSPI BOOT configuration 1">
	<bit_field offset="0" width="7" name="FLEXSPI_DELAY_CELL_NUM" access="RW" reset_value="0" description="Delay cell numbers for Flash read sampling via DQS (either internal loopback or external DQS)"/>
	<bit_field offset="7" width="10" name="FLEXSPI_IMAGE_OFFSET" access="RW" reset_value="0" description="Any offset in memory mapped Q/Octal-SPI Flash area could be remapped to offset zero to support  eXecute In Place (XIP) of image programmed at different offset."/>
	<bit_field offset="17" width="4" name="FLEXSPI_REMAP_IMAGE_SIZE" access="RW" reset_value="0" description="Any offset in memory mapped QSPI Flash area could be remapped to offset zero to support  eXecute In Place (XIP) of image programmed at different offset. ">
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_0" value="0b0000" description="256KByte"/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_1" value="0b0001" description="Size of remapped area is 1MByte."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_2" value="0b0010" description="Size of remapped area is 2MByte."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_3" value="0b0011" description="Size of remapped area is 3MByte."/> 
    	<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_4" value="0b0100" description="Size of remapped area is 4MByte."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_5" value="0b0101" description="Size of remapped area is 5MByte."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_6" value="0b0110" description="Size of remapped area is 6MByte. "/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_7" value="0b0111" description="Size of remapped area is 7MByte."/> 
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_8" value="0b1000" description="Size of remapped area is 8MByte."/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_9" value="0b1001" description="Size of remapped area is 9MByte. "/>
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_10" value="0b1010" description="Size of remapped area is 10MByte."/> 	
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_11" value="0b1011" description="Size of remapped area is 11MByte."/> 
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_12" value="0b1100" description="Size of remapped area is 12MByte."/> 
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_13" value="0b1101" description="Size of remapped area is 256KByte."/> 
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_14" value="0b1110" description="Size of remapped area is 512KByte."/> 		
		<bit_field_value name="FLEXSPI_BOOT_CFG_1_FLEXSPI_REMAP_IMAGE_SIZE_VALUE_15" value="0b1111" description="Size of remapped area is 768KByte."/>
	</bit_field>
	<reserved_bit_field offset="0" width="32" reset_value="0"/>
  </register>	
  <register offset="0x90" width="32" name="IPED0_START" description="IPED region">
	<bit_field offset="0" width="2" name="ENABLE_REG0" access="RW" reset_value="0" description="Enable IPED region settings during boot.">
		<bit_field_value name="IPED0_START_ENABLE_REG0_VALUE_0" value="0b00" description="Region is disabled."/>
		<bit_field_value name="IPED0_START_ENABLE_REG0_VALUE_1" value="0b01" description="Region is enabled."/>
		<bit_field_value name="IPED0_START_ENABLE_REG0_VALUE_2" value="0b10" description="Region is enabled and locked."/>
		<bit_field_value name="IPED0_START_ENABLE_REG0_VALUE_3" value="0b11" description="Region is enabled and locked."/>
    </bit_field>
	<reserved_bit_field offset="2" width="6" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG0_START_ADDR" access="RW" reset_value="0" description="Start address"/>
  </register>	
  <register offset="0x94" width="32" name="IPED0_END" description="IPED region">
	<reserved_bit_field offset="0" width="8" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG0_END_ADDR" access="RW" reset_value="0" description="End address"/>
  </register>	
  <register offset="0x98" width="32" name="IPED1_START" description="IPED region">
	<bit_field offset="0" width="2" name="ENABLE_REG1" access="RW" reset_value="0" description="Enable IPED region settings during boot.">
		<bit_field_value name="IPED1_START_ENABLE_REG1_VALUE_0" value="0b00" description="Region is disabled."/>
		<bit_field_value name="IPED1_START_ENABLE_REG1_VALUE_1" value="0b01" description="Region is enabled."/>
		<bit_field_value name="IPED1_START_ENABLE_REG1_VALUE_2" value="0b10" description="Region is enabled and locked."/>
		<bit_field_value name="IPED1_START_ENABLE_REG1_VALUE_3" value="0b11" description="Region is enabled and locked."/>
    </bit_field>
	<reserved_bit_field offset="2" width="6" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG1_START_ADDR" access="RW" reset_value="0" description="Start address"/>
  </register>	
  <register offset="0x9C" width="32" name="IPED1_END" description="IPED region">
	<reserved_bit_field offset="0" width="8" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG1_END_ADDR" access="RW" reset_value="0" description="End address"/>
  </register>
  <register offset="0xA0" width="32" name="IPED2_START" description="IPED region">
	<bit_field offset="0" width="2" name="ENABLE_REG2" access="RW" reset_value="0" description="Enable IPED region settings during boot.">
		<bit_field_value name="IPED1_START_ENABLE_REG2_VALUE_0" value="0b00" description="Region is disabled."/>
		<bit_field_value name="IPED1_START_ENABLE_REG2_VALUE_1" value="0b01" description="Region is enabled."/>
		<bit_field_value name="IPED1_START_ENABLE_REG2_VALUE_2" value="0b10" description="Region is enabled and locked."/>
		<bit_field_value name="IPED1_START_ENABLE_REG2_VALUE_3" value="0b11" description="Region is enabled and locked."/>
    </bit_field>
	<reserved_bit_field offset="2" width="6" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG2_START_ADDR" access="RW" reset_value="0" description="Start address"/>
  </register>	
  <register offset="0xA4" width="32" name="IPED2_END" description="IPED region">
	<reserved_bit_field offset="0" width="8" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG2_END_ADDR" access="RW" reset_value="0" description="End address"/>
  </register>
  <register offset="0xA8" width="32" name="IPED3_START" description="IPED region">
	<bit_field offset="0" width="2" name="ENABLE_REG3" access="RW" reset_value="0" description="Enable IPED region settings during boot.">
		<bit_field_value name="IPED1_START_ENABLE_REG3_VALUE_0" value="0b00" description="Region is disabled."/>
		<bit_field_value name="IPED1_START_ENABLE_REG3_VALUE_1" value="0b01" description="Region is enabled."/>
		<bit_field_value name="IPED1_START_ENABLE_REG3_VALUE_2" value="0b10" description="Region is enabled and locked."/>
		<bit_field_value name="IPED1_START_ENABLE_REG3_VALUE_3" value="0b11" description="Region is enabled and locked."/>
    </bit_field>
	<reserved_bit_field offset="2" width="6" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG3_START_ADDR" access="RW" reset_value="0" description="Start address"/>
  </register>	
  <register offset="0xAC" width="32" name="IPED3_END" description="IPED region">
	<reserved_bit_field offset="0" width="8" reset_value="0"/>
	<bit_field offset="8" width="24" name="IPED_REG3_END_ADDR" access="RW" reset_value="0" description="End address"/>
  </register>
  <register offset="0xB0" width="32" name="QUICK_SET_GPIO_0" description="Drive GPIO 0 port pins high after reset.">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Each bit corresponds to the pin in GPIO port 0.">
	</bit_field>
 </register>
  <register offset="0xB4" width="32" name="QUICK_CLR_GPIO_0" description="Drive GPIO 0 port pins low.">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Each bit corresponds to the pin in GPIO port 0.">
	</bit_field>
 </register>
  <register offset="0xB8" width="32" name="QUICK_SET_GPIO_1" description="Drive GPIO 1 port pins high after reset.">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Each bit corresponds to the pin in GPIO port 1.">
	</bit_field>
 </register>
  <register offset="0xBC" width="32" name="QUICK_CLR_GPIO_1" description="Drive GPIO 1 port pins low.">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="Each bit corresponds to the pin in GPIO port 1."/>
 </register>
  <register offset="0x1F0" width="32" name="CMPA_CMAC0" description="CMPA CMAC">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="CMPA CMAC"/>
  </register>
  <register offset="0x1F4" width="32" name="CMPA_CMAC1" description="CMPA CMAC">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="CMPA CMAC"/>
  </register>
  <register offset="0x1F8" width="32" name="CMPA_CMAC2" description="CMPA CMAC">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="CMPA CMAC"/>
  </register>
  <register offset="0x1FC" width="32" name="CMPA_CMAC3" description="CMPA CMAC">
	<bit_field offset="0" width="32" name="FIELD" access="RW" reset_value="0" description="CMPA CMAC"/>
  </register>
</regs:peripheral>
