Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Nov  8 15:37:38 2017
| Host         : Msy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design       : Top_Level
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Cnt_Hit_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_DAC_Code_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Mask_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Out_Token_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Channel_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_Hit_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_DAC_Code_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Rst_n_Delay2_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__0/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__2/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__3/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__4/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__5/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__6/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__7/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__8/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Rst_n_Delay2_reg_rep__9/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_ADC_Test/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_Feedback_Capacitance/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Sel_OnlyExTrig/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Select_Ramp_ADC/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Select_TDC_On/Output_Valid_Sig_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Out_Val_Evt/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Cmd_Select_Main_Backup/Output_Valid_Sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_DAC_Adj_Chn64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_Mask64_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_34_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 590 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.143        0.000                      0                13733        0.036        0.000                      0                13708        3.250        0.000                       0                  5016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
Clk_In              {0.000 6.250}      12.500          80.000          
  clk_out1_PLL_40M  {0.000 12.500}     25.000          40.000          
  clk_out2_PLL_40M  {0.000 50.000}     100.000         10.000          
  clkfbout_PLL_40M  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_In                    6.098        0.000                      0                 1553        0.118        0.000                      0                 1554        3.250        0.000                       0                   945  
  clk_out1_PLL_40M       17.936        0.000                      0                  750        0.051        0.000                      0                  750       12.000        0.000                       0                   430  
  clk_out2_PLL_40M       84.187        0.000                      0                 6802        0.036        0.000                      0                 6802       49.500        0.000                       0                  3747  
  clkfbout_PLL_40M                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_40M  Clk_In                 23.942        0.000                      0                   13                                                                        
clk_out2_PLL_40M  Clk_In                 23.942        0.000                      0                   13                                                                        
Clk_In            clk_out1_PLL_40M        4.678        0.000                      0                  154        0.217        0.000                      0                  141  
clk_out2_PLL_40M  clk_out1_PLL_40M       13.856        0.000                      0                  213        0.122        0.000                      0                  213  
Clk_In            clk_out2_PLL_40M        6.051        0.000                      0                 1261        0.104        0.000                      0                 1248  
clk_out1_PLL_40M  clk_out2_PLL_40M       17.401        0.000                      0                  213        0.118        0.000                      0                  213  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Clk_In             Clk_In                   5.442        0.000                      0                  874        0.355        0.000                      0                  874  
**async_default**  Clk_In             clk_out1_PLL_40M         4.322        0.000                      0                  206        0.209        0.000                      0                  206  
**async_default**  clk_out1_PLL_40M   clk_out1_PLL_40M        21.340        0.000                      0                  156        0.390        0.000                      0                  156  
**async_default**  clk_out2_PLL_40M   clk_out1_PLL_40M        20.794        0.000                      0                  100        0.239        0.000                      0                  100  
**async_default**  Clk_In             clk_out2_PLL_40M         4.143        0.000                      0                 3520        0.052        0.000                      0                 3520  
**async_default**  clk_out1_PLL_40M   clk_out2_PLL_40M        20.805        0.000                      0                  100        0.235        0.000                      0                  100  
**async_default**  clk_out2_PLL_40M   clk_out2_PLL_40M        91.976        0.000                      0                  559        0.228        0.000                      0                  559  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        6.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.127ns (18.489%)  route 4.968ns (81.511%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 16.853 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.799     8.385    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I3_O)        0.288     8.673 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2/O
                         net (fo=15, routed)          1.126     9.799    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.287    10.086 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[8]_i_1/O
                         net (fo=3, routed)           0.645    10.731    usb_command_interpreter_Inst/data_reg[13][7]
    SLICE_X43Y75         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.253    16.853    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y75         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]/C
                         clock pessimism              0.225    17.079    
                         clock uncertainty           -0.035    17.043    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)       -0.214    16.829    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[8]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.107ns (17.875%)  route 5.086ns (82.125%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 16.867 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.799     8.385    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I3_O)        0.288     8.673 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2/O
                         net (fo=15, routed)          0.929     9.602    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.267     9.869 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[3]_i_1/O
                         net (fo=3, routed)           0.959    10.829    usb_command_interpreter_Inst/data_reg[13][2]
    SLICE_X43Y58         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.267    16.867    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y58         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]/C
                         clock pessimism              0.225    17.093    
                         clock uncertainty           -0.035    17.057    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)       -0.047    17.010    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 1.107ns (18.309%)  route 4.939ns (81.691%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 16.865 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.799     8.385    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I3_O)        0.288     8.673 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2/O
                         net (fo=15, routed)          0.814     9.488    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.267     9.755 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[9]_i_1/O
                         net (fo=3, routed)           0.927    10.682    usb_command_interpreter_Inst/data_reg[13][8]
    SLICE_X33Y67         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.265    16.865    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X33Y67         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]/C
                         clock pessimism              0.242    17.108    
                         clock uncertainty           -0.035    17.072    
    SLICE_X33Y67         FDCE (Setup_fdce_C_D)       -0.198    16.874    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.874    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 1.107ns (18.125%)  route 5.001ns (81.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 16.843 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.799     8.385    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I3_O)        0.288     8.673 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2/O
                         net (fo=15, routed)          1.126     9.799    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[15]_i_2_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.267    10.066 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[4]_i_1/O
                         net (fo=3, routed)           0.677    10.743    usb_command_interpreter_Inst/data_reg[13][3]
    SLICE_X53Y74         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.243    16.843    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X53Y74         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]/C
                         clock pessimism              0.165    17.009    
                         clock uncertainty           -0.035    16.973    
    SLICE_X53Y74         FDCE (Setup_fdce_C_D)       -0.027    16.946    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[4]
  -------------------------------------------------------------------
                         required time                         16.946    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.925ns (15.748%)  route 4.949ns (84.252%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 16.858 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.799     8.385    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y70         LUT5 (Prop_lut5_I3_O)        0.267     8.652 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[191]_i_2/O
                         net (fo=15, routed)          1.018     9.671    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[191]_i_2_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I0_O)        0.106     9.777 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[186]_i_1/O
                         net (fo=1, routed)           0.733    10.509    usb_command_interpreter_Inst/data_reg[13][185]
    SLICE_X61Y62         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.258    16.858    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X61Y62         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]/C
                         clock pessimism              0.165    17.024    
                         clock uncertainty           -0.035    16.988    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)       -0.222    16.766    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[186]
  -------------------------------------------------------------------
                         required time                         16.766    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.943ns (16.128%)  route 4.904ns (83.872%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 16.852 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.973     8.559    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.267     8.826 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[159]_i_2/O
                         net (fo=15, routed)          1.155     9.981    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[159]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.105 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[154]_i_1/O
                         net (fo=1, routed)           0.377    10.482    usb_command_interpreter_Inst/data_reg[13][153]
    SLICE_X65Y72         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.252    16.852    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X65Y72         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]/C
                         clock pessimism              0.165    17.018    
                         clock uncertainty           -0.035    16.982    
    SLICE_X65Y72         FDCE (Setup_fdce_C_D)       -0.234    16.748    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[154]
  -------------------------------------------------------------------
                         required time                         16.748    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.100ns (18.632%)  route 4.804ns (81.368%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 16.867 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.987     8.573    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.270     8.843 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[112]_i_2/O
                         net (fo=16, routed)          0.602     9.445    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[112]_i_2_n_0
    SLICE_X52Y63         LUT5 (Prop_lut5_I4_O)        0.278     9.723 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[112]_i_1/O
                         net (fo=2, routed)           0.816    10.539    usb_command_interpreter_Inst/data_reg[13][111]
    SLICE_X37Y63         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.267    16.867    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X37Y63         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]/C
                         clock pessimism              0.225    17.093    
                         clock uncertainty           -0.035    17.057    
    SLICE_X37Y63         FDCE (Setup_fdce_C_D)       -0.209    16.848    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[112]
  -------------------------------------------------------------------
                         required time                         16.848    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.134ns (19.568%)  route 4.661ns (80.432%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 16.849 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.945     8.532    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.288     8.820 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[63]_i_2/O
                         net (fo=14, routed)          0.805     9.625    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[63]_i_2_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.294     9.919 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[54]_i_1/O
                         net (fo=3, routed)           0.512    10.431    usb_command_interpreter_Inst/data_reg[13][53]
    SLICE_X55Y69         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.249    16.849    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X55Y69         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]/C
                         clock pessimism              0.165    17.015    
                         clock uncertainty           -0.035    16.979    
    SLICE_X55Y69         FDCE (Setup_fdce_C_D)       -0.237    16.742    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[54]
  -------------------------------------------------------------------
                         required time                         16.742    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.134ns (19.467%)  route 4.691ns (80.533%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 16.848 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.945     8.532    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.288     8.820 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[63]_i_2/O
                         net (fo=14, routed)          0.805     9.625    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[63]_i_2_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.294     9.919 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[54]_i_1/O
                         net (fo=3, routed)           0.542    10.461    usb_command_interpreter_Inst/data_reg[13][53]
    SLICE_X52Y70         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.248    16.848    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X52Y70         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]/C
                         clock pessimism              0.165    17.014    
                         clock uncertainty           -0.035    16.978    
    SLICE_X52Y70         FDCE (Setup_fdce_C_D)       -0.204    16.774    usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[54]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.927ns (15.990%)  route 4.870ns (84.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 16.861 - 12.500 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.376     4.636    USB_Con_Inst/SlaveFifoRead_inst/Clk_Out_2_All
    SLICE_X30Y64         FDRE                                         r  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.433     5.069 f  USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep/Q
                         net (fo=98, routed)          2.399     7.468    USB_Con_Inst/SlaveFifoRead_inst/data_reg[11]_rep_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.587 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4/O
                         net (fo=25, routed)          0.973     8.559    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[192]_i_4_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I2_O)        0.267     8.826 f  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[159]_i_2/O
                         net (fo=15, routed)          1.125     9.951    USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[159]_i_2_n_0
    SLICE_X68Y65         LUT5 (Prop_lut5_I4_O)        0.108    10.059 r  USB_Con_Inst/SlaveFifoRead_inst/Out_AnaProb_SS1_SS10_PA[157]_i_1/O
                         net (fo=1, routed)           0.373    10.433    usb_command_interpreter_Inst/data_reg[13][156]
    SLICE_X69Y65         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.261    16.861    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X69Y65         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/C
                         clock pessimism              0.165    17.027    
                         clock uncertainty           -0.035    16.991    
    SLICE_X69Y65         FDCE (Setup_fdce_C_D)       -0.235    16.756    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  6.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     1.734    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.835     2.053    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.515     1.538    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.078     1.616    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.734    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.835     2.053    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.515     1.538    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.076     1.614    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.565     1.537    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.733    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.834     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.515     1.537    
    SLICE_X9Y69          FDCE (Hold_fdce_C_D)         0.075     1.612    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.734    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.835     2.053    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.515     1.538    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.075     1.613    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.734    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.835     2.053    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.515     1.538    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.071     1.609    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.565     1.537    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     1.733    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.834     2.052    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.515     1.537    
    SLICE_X9Y69          FDCE (Hold_fdce_C_D)         0.071     1.608    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.574     1.546    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X11Y52         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.066     1.753    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X11Y52         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y52         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.517     1.546    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.075     1.621    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.440%)  route 0.178ns (54.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.561     1.533    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y73          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.148     1.681 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=7, routed)           0.178     1.859    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.870     2.089    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.588    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.718    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.789%)  route 0.097ns (34.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.574     1.546    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X11Y52         FDRE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.097     1.784    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg
    SLICE_X10Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     1.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1
    SLICE_X10Y52         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.845     2.063    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y52         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.504     1.559    
    SLICE_X10Y52         FDPE (Hold_fdpe_C_D)         0.120     1.679    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.525%)  route 0.184ns (55.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y72          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDCE (Prop_fdce_C_Q)         0.148     1.683 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/Q
                         net (fo=7, routed)           0.184     1.867    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.870     2.089    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.588    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.129     1.717    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_In
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Clk_In }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         12.500      10.330     RAMB36_X0Y14    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y2   BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         12.500      11.251     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X11Y52    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X11Y52    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         12.500      11.500     SLICE_X10Y52    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         12.500      11.500     SLICE_X10Y72    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        12.500      40.133     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X45Y94    Sci_Acq_Inst/Cnt_Wait_2_Readout_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y94    Sci_Acq_Inst/FSM_sequential_State_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X82Y93    Sci_Acq_Inst/Out_Acqing_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X82Y96    Sci_Acq_Inst/Out_Start_Readout_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X82Y96    Sci_Acq_Inst/Out_Start_Readout_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X31Y93    General_ExTrig_Inst/Cnt_State_Trig_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X31Y93    General_ExTrig_Inst/Cnt_State_Trig_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X30Y93    General_ExTrig_Inst/Cnt_State_Trig_reg[4]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.250       3.250      PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X10Y72    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X10Y72    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.250       5.750      SLICE_X10Y72    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X41Y74    usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[56]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X43Y72    usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[59]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X44Y72    usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X45Y77    usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X47Y78    usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       17.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.936ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 0.589ns (9.076%)  route 5.901ns (90.924%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.789ns = ( 31.789 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.560    12.121    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.105    12.226 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.650    13.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.302    31.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.318    
                         clock uncertainty           -0.119    32.200    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.813    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.813    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                 17.936    

Slack (MET) :             18.347ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.589ns (9.676%)  route 5.498ns (90.324%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns = ( 31.797 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.095    11.656    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.105    11.761 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.712    13.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.310    31.797    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.326    
                         clock uncertainty           -0.119    32.208    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.821    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.821    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                 18.347    

Slack (MET) :             18.371ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.392ns (21.638%)  route 5.041ns (78.362%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 31.817 - 25.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.443     7.392    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.379     7.771 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           2.286    10.058    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.105    10.163 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    10.163    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.620 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.760    11.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X2Y73          LUT5 (Prop_lut5_I1_O)        0.261    11.831 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.995    13.826    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.331    31.817    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.545    32.362    
                         clock uncertainty           -0.119    32.244    
    SLICE_X7Y73          FDPE (Setup_fdpe_C_D)       -0.047    32.197    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         32.197    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 18.371    

Slack (MET) :             18.502ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.392ns (22.129%)  route 4.898ns (77.871%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 31.817 - 25.000 ) 
    Source Clock Delay      (SCD):    7.392ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.443     7.392    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.379     7.771 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           2.286    10.058    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.105    10.163 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    10.163    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.620 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    10.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.760    11.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X2Y73          LUT5 (Prop_lut5_I1_O)        0.261    11.831 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.852    13.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.331    31.817    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.545    32.362    
                         clock uncertainty           -0.119    32.244    
    SLICE_X7Y73          FDPE (Setup_fdpe_C_D)       -0.059    32.185    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         32.185    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                 18.502    

Slack (MET) :             18.798ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.589ns (10.454%)  route 5.045ns (89.546%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 31.795 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.965    10.527    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.105    10.632 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           2.389    13.021    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.324    
                         clock uncertainty           -0.119    32.206    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.819    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.819    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                 18.798    

Slack (MET) :             18.836ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.589ns (10.534%)  route 5.003ns (89.466%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns = ( 31.791 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.964    10.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.105    10.631 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           2.347    12.978    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.304    31.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.320    
                         clock uncertainty           -0.119    32.202    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.815    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.815    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                 18.836    

Slack (MET) :             19.416ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.484ns (9.823%)  route 4.443ns (90.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 31.795 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.752    12.314    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.324    
                         clock uncertainty           -0.119    32.206    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.730    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.730    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 19.416    

Slack (MET) :             19.450ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.484ns (9.888%)  route 4.411ns (90.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns = ( 31.797 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.720    12.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.310    31.797    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.326    
                         clock uncertainty           -0.119    32.208    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.732    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                 19.450    

Slack (MET) :             19.495ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.484ns (9.992%)  route 4.360ns (90.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns = ( 31.791 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.669    12.231    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.304    31.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.320    
                         clock uncertainty           -0.119    32.202    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.726    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                 19.495    

Slack (MET) :             19.542ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.484ns (10.093%)  route 4.311ns (89.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.789ns = ( 31.789 - 25.000 ) 
    Source Clock Delay      (SCD):    7.386ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437     7.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379     7.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691     9.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105     9.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.620    12.182    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.302    31.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.529    32.318    
                         clock uncertainty           -0.119    32.200    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.724    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.724    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                 19.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Sig_Out_Cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.801%)  route 0.238ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X8Y59          FDCE                                         r  Prepare_Hv_Cmd_Inst/Sig_Out_Cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.164     1.708 r  Prepare_Hv_Cmd_Inst/Sig_Out_Cmd_reg[1]/Q
                         net (fo=1, routed)           0.238     1.946    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y22         RAMB18E1                                     r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.881     2.100    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y22         RAMB18E1                                     r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.599    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.895    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.141     1.685 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.740    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.843     2.061    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.517     1.544    
    SLICE_X9Y57          FDPE (Hold_fdpe_C_D)         0.075     1.619    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573     1.545    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDPE (Prop_fdpe_C_Q)         0.141     1.686 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.741    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.517     1.545    
    SLICE_X9Y56          FDPE (Hold_fdpe_C_D)         0.075     1.620    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.141     1.685 r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.740    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.843     2.061    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.517     1.544    
    SLICE_X9Y57          FDPE (Hold_fdpe_C_D)         0.071     1.615    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573     1.545    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X13Y54         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[26]/Q
                         net (fo=1, routed)           0.086     1.772    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg_n_0_[26]
    SLICE_X12Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[34]_i_1/O
                         net (fo=1, routed)           0.000     1.817    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[34]_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X12Y54         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[34]/C
                         clock pessimism             -0.504     1.558    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.120     1.678    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.573     1.545    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X13Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[33]/Q
                         net (fo=1, routed)           0.090     1.776    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg_n_0_[33]
    SLICE_X12Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[41]_i_1/O
                         net (fo=1, routed)           0.000     1.821    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[41]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X12Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]/C
                         clock pessimism             -0.504     1.558    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.121     1.679    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.789%)  route 0.097ns (34.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.597     1.569    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y66          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.710 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/Q
                         net (fo=2, routed)           0.097     1.807    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[27]_i_1/O
                         net (fo=1, routed)           0.000     1.852    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[27]
    SLICE_X2Y66          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.868     2.086    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X2Y66          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[27]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.120     1.702    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.478%)  route 0.107ns (36.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.593     1.565    Readout_Dout_Inst/CLK
    SLICE_X1Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     1.706 r  Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg[0]/Q
                         net (fo=2, routed)           0.107     1.813    Readout_Dout_Inst/Sig_Parallel_Data_Temp_Gray_reg_n_0_[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  Readout_Dout_Inst/Sig_Parallel_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    Readout_Dout_Inst/Sig_Parallel_Data[0]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.864     2.082    Readout_Dout_Inst/CLK
    SLICE_X2Y79          FDCE                                         r  Readout_Dout_Inst/Sig_Parallel_Data_reg[0]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.121     1.700    Readout_Dout_Inst/Sig_Parallel_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.568     1.540    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/clk_out1
    SLICE_X14Y66         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.759    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg_n_0_[0][0]
    SLICE_X14Y66         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837     2.055    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/clk_out1
    SLICE_X14Y66         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]/C
                         clock pessimism             -0.515     1.540    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.060     1.600    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.387%)  route 0.117ns (38.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.600     1.572    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X5Y59          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.713 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C/Q
                         net (fo=3, routed)           0.117     1.830    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I2_O)        0.045     1.875 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[70]_i_1/O
                         net (fo=1, routed)           0.000     1.875    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[70]_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.871     2.089    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X6Y59          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[70]/C
                         clock pessimism             -0.501     1.588    
    SLICE_X6Y59          FDCE (Hold_fdce_C_D)         0.121     1.709    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y14    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y22    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y22    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y3   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y1   PLL_40M_Inst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y136   ODDR_Clk_40M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X7Y58     hv_control_Inst/rx_sender/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y61     hv_control_Inst/uart_clk_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y61     hv_control_Inst/uart_clk_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y61     hv_control_Inst/uart_clk_gen/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y61     hv_control_Inst/uart_clk_gen/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y62     Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[12]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X1Y61     Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[12]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X0Y62     Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[15]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X1Y62     Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[15]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X3Y64     Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X1Y58     hv_control_Inst/uart_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y59     hv_control_Inst/uart_clk_gen/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y59     hv_control_Inst/uart_clk_gen/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y59     hv_control_Inst/uart_clk_gen/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y59     hv_control_Inst/uart_clk_gen/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X1Y59     hv_control_Inst/uart_clk_gen/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y58     hv_control_Inst/uart_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y58     hv_control_Inst/uart_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X2Y58     hv_control_Inst/uart_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y59     hv_control_Inst/uart_clk_gen/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       84.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.187ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 0.484ns (3.110%)  route 15.081ns (96.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       14.178    19.176    Prepare_Probe_Register_Inst/State[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.105    19.281 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[88]_P_i_1/O
                         net (fo=2, routed)           0.903    20.183    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[88]
    SLICE_X38Y55         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X38Y55         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_P/C
                         clock pessimism              0.165   104.535    
                         clock uncertainty           -0.149   104.385    
    SLICE_X38Y55         FDPE (Setup_fdpe_C_D)       -0.015   104.370    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_P
  -------------------------------------------------------------------
                         required time                        104.370    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                 84.187    

Slack (MET) :             84.213ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 0.589ns (3.780%)  route 14.995ns (96.220%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       14.140    19.137    Prepare_Probe_Register_Inst/State[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.242 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[96]_P_i_1/O
                         net (fo=2, routed)           0.855    20.097    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[96]
    SLICE_X39Y57         LUT4 (Prop_lut4_I2_O)        0.105    20.202 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[96]_C_i_1/O
                         net (fo=1, routed)           0.000    20.202    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[96]_C_i_1_n_0
    SLICE_X39Y57         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X39Y57         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_C/C
                         clock pessimism              0.165   104.535    
                         clock uncertainty           -0.149   104.385    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)        0.030   104.415    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_C
  -------------------------------------------------------------------
                         required time                        104.415    
                         arrival time                         -20.202    
  -------------------------------------------------------------------
                         slack                                 84.213    

Slack (MET) :             84.306ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 0.484ns (3.140%)  route 14.930ns (96.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       14.140    19.137    Prepare_Probe_Register_Inst/State[1]
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.242 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[96]_P_i_1/O
                         net (fo=2, routed)           0.790    20.032    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[96]
    SLICE_X40Y54         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X40Y54         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_P/C
                         clock pessimism              0.165   104.535    
                         clock uncertainty           -0.149   104.385    
    SLICE_X40Y54         FDPE (Setup_fdpe_C_D)       -0.047   104.338    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[96]_P
  -------------------------------------------------------------------
                         required time                        104.338    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                 84.306    

Slack (MET) :             84.319ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.436ns  (logic 0.484ns (3.136%)  route 14.952ns (96.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 104.372 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       14.173    19.171    Prepare_Probe_Register_Inst/State[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.105    19.276 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[65]_P_i_1/O
                         net (fo=2, routed)           0.778    20.054    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[65]
    SLICE_X30Y56         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.272   104.372    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X30Y56         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_P/C
                         clock pessimism              0.165   104.538    
                         clock uncertainty           -0.149   104.388    
    SLICE_X30Y56         FDPE (Setup_fdpe_C_D)       -0.015   104.373    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_P
  -------------------------------------------------------------------
                         required time                        104.373    
                         arrival time                         -20.054    
  -------------------------------------------------------------------
                         slack                                 84.319    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 0.589ns (3.822%)  route 14.823ns (96.178%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 104.372 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       14.173    19.171    Prepare_Probe_Register_Inst/State[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.105    19.276 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[65]_P_i_1/O
                         net (fo=2, routed)           0.650    19.925    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[65]
    SLICE_X32Y56         LUT4 (Prop_lut4_I2_O)        0.105    20.030 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[65]_C_i_1/O
                         net (fo=1, routed)           0.000    20.030    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[65]_C_i_1_n_0
    SLICE_X32Y56         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.272   104.372    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X32Y56         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_C/C
                         clock pessimism              0.165   104.538    
                         clock uncertainty           -0.149   104.388    
    SLICE_X32Y56         FDCE (Setup_fdce_C_D)        0.030   104.418    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[65]_C
  -------------------------------------------------------------------
                         required time                        104.418    
                         arrival time                         -20.030    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.390ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 0.589ns (3.823%)  route 14.819ns (96.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 104.370 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       13.899    18.896    Prepare_Probe_Register_Inst/State[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.105    19.001 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1256]_P_i_1/O
                         net (fo=2, routed)           0.920    19.921    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1256]
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.105    20.026 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1256]_C_i_1/O
                         net (fo=1, routed)           0.000    20.026    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1256]_C_i_1_n_0
    SLICE_X36Y58         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.270   104.370    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X36Y58         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_C/C
                         clock pessimism              0.165   104.536    
                         clock uncertainty           -0.149   104.386    
    SLICE_X36Y58         FDCE (Setup_fdce_C_D)        0.030   104.416    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_C
  -------------------------------------------------------------------
                         required time                        104.416    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                 84.390    

Slack (MET) :             84.407ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.390ns  (logic 0.589ns (3.827%)  route 14.801ns (96.173%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       14.178    19.176    Prepare_Probe_Register_Inst/State[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.105    19.281 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[88]_P_i_1/O
                         net (fo=2, routed)           0.623    19.904    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[88]
    SLICE_X39Y54         LUT4 (Prop_lut4_I2_O)        0.105    20.009 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[88]_C_i_1/O
                         net (fo=1, routed)           0.000    20.009    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[88]_C_i_1_n_0
    SLICE_X39Y54         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X39Y54         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_C/C
                         clock pessimism              0.165   104.535    
                         clock uncertainty           -0.149   104.385    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.030   104.415    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[88]_C
  -------------------------------------------------------------------
                         required time                        104.415    
                         arrival time                         -20.009    
  -------------------------------------------------------------------
                         slack                                 84.407    

Slack (MET) :             84.499ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.223ns  (logic 0.484ns (3.179%)  route 14.739ns (96.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       13.899    18.896    Prepare_Probe_Register_Inst/State[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I4_O)        0.105    19.001 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1256]_P_i_1/O
                         net (fo=2, routed)           0.840    19.842    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1256]
    SLICE_X35Y56         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X35Y56         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P/C
                         clock pessimism              0.165   104.537    
                         clock uncertainty           -0.149   104.387    
    SLICE_X35Y56         FDPE (Setup_fdpe_C_D)       -0.047   104.340    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1256]_P
  -------------------------------------------------------------------
                         required time                        104.340    
                         arrival time                         -19.842    
  -------------------------------------------------------------------
                         slack                                 84.499    

Slack (MET) :             84.585ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[89]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.212ns  (logic 0.589ns (3.872%)  route 14.623ns (96.128%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       13.784    18.781    Prepare_Probe_Register_Inst/State[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.105    18.886 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[89]_P_i_1/O
                         net (fo=2, routed)           0.839    19.726    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[89]
    SLICE_X39Y51         LUT4 (Prop_lut4_I2_O)        0.105    19.831 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[89]_C_i_1/O
                         net (fo=1, routed)           0.000    19.831    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[89]_C_i_1_n_0
    SLICE_X39Y51         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[89]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X39Y51         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[89]_C/C
                         clock pessimism              0.165   104.535    
                         clock uncertainty           -0.149   104.385    
    SLICE_X39Y51         FDCE (Setup_fdce_C_D)        0.030   104.415    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[89]_C
  -------------------------------------------------------------------
                         required time                        104.415    
                         arrival time                         -19.831    
  -------------------------------------------------------------------
                         slack                                 84.585    

Slack (MET) :             84.640ns  (required time - arrival time)
  Source:                 Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        15.072ns  (logic 0.484ns (3.211%)  route 14.588ns (96.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.359     4.619    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y82         FDCE                                         r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.379     4.998 r  Prepare_Probe_Register_Inst/FSM_sequential_State_reg[1]/Q
                         net (fo=1891, routed)       13.376    18.374    Prepare_Probe_Register_Inst/State[1]
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.105    18.479 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[35]_P_i_1/O
                         net (fo=2, routed)           1.212    19.691    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[35]
    SLICE_X40Y68         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.261   104.361    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X40Y68         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P/C
                         clock pessimism              0.165   104.527    
                         clock uncertainty           -0.149   104.377    
    SLICE_X40Y68         FDPE (Setup_fdpe_C_D)       -0.047   104.330    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[35]_P
  -------------------------------------------------------------------
                         required time                        104.330    
                         arrival time                         -19.691    
  -------------------------------------------------------------------
                         slack                                 84.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[451]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[459]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.812%)  route 0.141ns (43.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.633     1.605    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X41Y49         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[451]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[451]/Q
                         net (fo=1, routed)           0.141     1.888    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[451]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.933 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[459]_i_1/O
                         net (fo=1, routed)           0.000     1.933    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[459]
    SLICE_X41Y50         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[459]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.839     2.057    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X41Y50         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[459]/C
                         clock pessimism             -0.251     1.806    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.091     1.897    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[459]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[889]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[897]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.739%)  route 0.188ns (50.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.629     1.601    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X52Y49         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[889]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.141     1.742 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[889]/Q
                         net (fo=1, routed)           0.188     1.930    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[889]
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.975 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[897]_i_1/O
                         net (fo=1, routed)           0.000     1.975    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[897]
    SLICE_X50Y51         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.834     2.052    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X50Y51         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[897]/C
                         clock pessimism             -0.251     1.801    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.120     1.921    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[897]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.250%)  route 0.169ns (44.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.640     1.612    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X10Y49         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.776 r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[3]/Q
                         net (fo=5, routed)           0.169     1.946    Slow_Control_or_Prob_Inst/Cnt_Send_Bit__0[3]
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit[4]_i_1/O
                         net (fo=1, routed)           0.000     1.991    Slow_Control_or_Prob_Inst/Cnt_Send_Bit[4]
    SLICE_X10Y50         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X10Y50         FDCE                                         r  Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[4]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.120     1.932    Slow_Control_or_Prob_Inst/Cnt_Send_Bit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.776%)  route 0.282ns (60.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.572     1.544    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X11Y100        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.141     1.685 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg[9]/Q
                         net (fo=1, routed)           0.282     1.967    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/FSM_onehot_State_reg_n_0_[9]
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.045     2.012 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_i_1/O
                         net (fo=1, routed)           0.000     2.012    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_i_1_n_0
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.873     2.091    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                         clock pessimism             -0.246     1.845    
    SLICE_X7Y97          FDCE (Hold_fdce_C_D)         0.092     1.937    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[320]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[328]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.717%)  route 0.249ns (57.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.562     1.534    Prepare_Register_Inst/clk_out2
    SLICE_X49Y88         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[320]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Prepare_Register_Inst/Para616_Shiftreg_reg[320]/Q
                         net (fo=1, routed)           0.249     1.924    Prepare_Register_Inst/Para616_Shiftreg_reg_n_0_[320]
    SLICE_X52Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.969 r  Prepare_Register_Inst/Para616_Shiftreg[328]_i_1/O
                         net (fo=1, routed)           0.000     1.969    Prepare_Register_Inst/Para616_Shiftreg[328]
    SLICE_X52Y90         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[328]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.831     2.049    Prepare_Register_Inst/clk_out2
    SLICE_X52Y90         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[328]/C
                         clock pessimism             -0.251     1.798    
    SLICE_X52Y90         FDCE (Hold_fdce_C_D)         0.091     1.889    Prepare_Register_Inst/Para616_Shiftreg_reg[328]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[66]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.496%)  route 0.240ns (53.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.601     1.573    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X2Y101         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.737 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C/Q
                         net (fo=2, routed)           0.240     1.977    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[50]_C_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.045     2.022 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift[66]_i_1/O
                         net (fo=1, routed)           0.000     2.022    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift[66]
    SLICE_X3Y97          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.876     2.094    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X3Y97          FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[66]/C
                         clock pessimism             -0.246     1.848    
    SLICE_X3Y97          FDPE (Hold_fdpe_C_D)         0.092     1.940    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.907%)  route 0.195ns (58.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.640     1.612    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y49         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.141     1.753 r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.195     1.949    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[8]
    SLICE_X14Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.053     1.865    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Prepare_Register_Inst/Para616_Shiftreg_reg[406]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[414]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.487%)  route 0.262ns (58.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.562     1.534    Prepare_Register_Inst/clk_out2
    SLICE_X55Y94         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  Prepare_Register_Inst/Para616_Shiftreg_reg[406]/Q
                         net (fo=1, routed)           0.262     1.937    Prepare_Register_Inst/Para616_Shiftreg_reg_n_0_[406]
    SLICE_X49Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  Prepare_Register_Inst/Para616_Shiftreg[414]_i_1/O
                         net (fo=1, routed)           0.000     1.982    Prepare_Register_Inst/Para616_Shiftreg[414]
    SLICE_X49Y89         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.833     2.051    Prepare_Register_Inst/clk_out2
    SLICE_X49Y89         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[414]/C
                         clock pessimism             -0.251     1.800    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.092     1.892    Prepare_Register_Inst/Para616_Shiftreg_reg[414]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1152]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1160]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.626%)  route 0.270ns (56.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.556     1.528    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X54Y82         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164     1.692 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1152]/Q
                         net (fo=2, routed)           0.270     1.962    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[1152]
    SLICE_X46Y79         LUT5 (Prop_lut5_I2_O)        0.045     2.007 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1160]_C_i_1/O
                         net (fo=1, routed)           0.000     2.007    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1160]_C_i_1_n_0
    SLICE_X46Y79         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1160]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.824     2.042    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X46Y79         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1160]_C/C
                         clock pessimism             -0.251     1.791    
    SLICE_X46Y79         FDCE (Hold_fdce_C_D)         0.120     1.911    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1160]_C
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1458]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1466]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.568     1.540    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X35Y55         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1458]/Q
                         net (fo=1, routed)           0.053     1.734    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg_n_0_[1458]
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1466]_i_1/O
                         net (fo=1, routed)           0.000     1.779    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1466]
    SLICE_X34Y55         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.839     2.057    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X34Y55         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1466]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X34Y55         FDCE (Hold_fdce_C_D)         0.121     1.674    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1466]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PLL_40M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y13    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y16    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y15    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y20    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X0Y20    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y14    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3   Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   PLL_40M_Inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y140   ODDR_Clk_10M/inst/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X5Y109    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[35]_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X1Y70     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X1Y70     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X1Y70     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y70     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y70     Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X57Y51    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1259]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X64Y62    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[125]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[125]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y61    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1261]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X57Y51    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1259]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y60    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1260]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X61Y56    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[290]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y51    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[297]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y57    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[298]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X68Y84    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[815]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y49    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[81]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X68Y84    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[823]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X30Y70    Prepare_Register_Inst/Para616_Shiftreg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X43Y81    Read_Register_Set_Inst/Cnt_Send_Bit_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_40M
  To Clock:  clkfbout_PLL_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y4   PLL_40M_Inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  PLL_40M_Inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack       23.942ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.942ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.900ns  (logic 0.398ns (44.198%)  route 0.502ns (55.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.502     0.900    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X8Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y69          FDCE (Setup_fdce_C_D)       -0.158    24.842    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 23.942    

Slack (MET) :             24.018ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.783ns  (logic 0.398ns (50.804%)  route 0.385ns (49.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.385     0.783    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.199    24.801    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 24.018    

Slack (MET) :             24.030ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.767ns  (logic 0.398ns (51.917%)  route 0.369ns (48.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.369     0.767    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.203    24.797    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.797    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 24.030    

Slack (MET) :             24.044ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.754    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.202    24.798    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 24.044    

Slack (MET) :             24.045ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.787ns  (logic 0.348ns (44.204%)  route 0.439ns (55.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.439     0.787    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X8Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y69          FDCE (Setup_fdce_C_D)       -0.168    24.832    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 24.045    

Slack (MET) :             24.078ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.859ns  (logic 0.433ns (50.383%)  route 0.426ns (49.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.426     0.859    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y69          FDCE (Setup_fdce_C_D)       -0.063    24.937    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 24.078    

Slack (MET) :             24.111ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.985%)  route 0.377ns (52.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.377     0.725    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X6Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.164    24.836    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 24.111    

Slack (MET) :             24.115ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.505%)  route 0.473ns (55.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.473     0.852    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X6Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.033    24.967    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 24.115    

Slack (MET) :             24.125ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.802ns  (logic 0.433ns (54.006%)  route 0.369ns (45.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369     0.802    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 24.125    

Slack (MET) :             24.127ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.034%)  route 0.463ns (54.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.463     0.842    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[12]
    SLICE_X6Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.031    24.969    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 24.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack       23.942ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.942ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.900ns  (logic 0.398ns (44.198%)  route 0.502ns (55.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.502     0.900    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X8Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y69          FDCE (Setup_fdce_C_D)       -0.158    24.842    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 23.942    

Slack (MET) :             24.018ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.783ns  (logic 0.398ns (50.804%)  route 0.385ns (49.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.385     0.783    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.199    24.801    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 24.018    

Slack (MET) :             24.030ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.767ns  (logic 0.398ns (51.917%)  route 0.369ns (48.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.369     0.767    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.203    24.797    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.797    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 24.030    

Slack (MET) :             24.044ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.754    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.202    24.798    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 24.044    

Slack (MET) :             24.045ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.787ns  (logic 0.348ns (44.204%)  route 0.439ns (55.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.439     0.787    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X8Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X8Y69          FDCE (Setup_fdce_C_D)       -0.168    24.832    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 24.045    

Slack (MET) :             24.078ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.859ns  (logic 0.433ns (50.383%)  route 0.426ns (49.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.426     0.859    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y69          FDCE (Setup_fdce_C_D)       -0.063    24.937    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 24.078    

Slack (MET) :             24.111ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.985%)  route 0.377ns (52.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.377     0.725    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X6Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.164    24.836    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 24.111    

Slack (MET) :             24.115ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.505%)  route 0.473ns (55.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.473     0.852    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X6Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.033    24.967    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.967    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 24.115    

Slack (MET) :             24.125ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.802ns  (logic 0.433ns (54.006%)  route 0.369ns (45.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369     0.802    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.073    24.927    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 24.125    

Slack (MET) :             24.127ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.034%)  route 0.463ns (54.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70                                       0.000     0.000 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.463     0.842    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[12]
    SLICE_X6Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.031    24.969    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.969    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 24.127    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.436ns  (logic 2.618ns (35.209%)  route 4.818ns (64.791%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    22.847 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.870    23.717    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.245    23.962 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[23]_P_i_1/O
                         net (fo=2, routed)           0.617    24.579    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[23]_P_i_1_n_0
    SLICE_X2Y67          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.340    29.440    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X2Y67          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P/C
                         clock pessimism              0.159    29.600    
                         clock uncertainty           -0.327    29.272    
    SLICE_X2Y67          FDPE (Setup_fdpe_C_D)       -0.015    29.257    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_P
  -------------------------------------------------------------------
                         required time                         29.257    
                         arrival time                         -24.579    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.477ns  (logic 2.813ns (37.621%)  route 4.664ns (62.379%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.951    23.719    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.252    23.971 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[18]_P_i_2/O
                         net (fo=2, routed)           0.382    24.354    Prepare_Hv_Cmd_Inst/p_0_in__0[17]
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.267    24.621 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[18]_C_i_1/O
                         net (fo=1, routed)           0.000    24.621    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[18]_C_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.340    29.440    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X4Y64          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/C
                         clock pessimism              0.159    29.600    
                         clock uncertainty           -0.327    29.272    
    SLICE_X4Y64          FDCE (Setup_fdce_C_D)        0.030    29.302    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C
  -------------------------------------------------------------------
                         required time                         29.302    
                         arrival time                         -24.621    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.408ns  (logic 2.723ns (36.758%)  route 4.685ns (63.242%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    22.847 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.870    23.717    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.245    23.962 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[23]_P_i_1/O
                         net (fo=2, routed)           0.484    24.446    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[23]_P_i_1_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.105    24.551 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[23]_C_i_1/O
                         net (fo=1, routed)           0.000    24.551    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[23]_C_i_1_n_0
    SLICE_X0Y67          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.340    29.440    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X0Y67          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C/C
                         clock pessimism              0.159    29.600    
                         clock uncertainty           -0.327    29.272    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.030    29.302    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C
  -------------------------------------------------------------------
                         required time                         29.302    
                         arrival time                         -24.551    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.368ns  (logic 2.664ns (36.159%)  route 4.704ns (63.841%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.923    23.712    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.244    23.956 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[22]_P_i_1/O
                         net (fo=2, routed)           0.450    24.406    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[22]_P_i_1_n_0
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.105    24.511 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[22]_C_i_1/O
                         net (fo=1, routed)           0.000    24.511    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[22]_C_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X0Y65          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.030    29.303    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -24.511    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.367ns  (logic 2.813ns (38.182%)  route 4.554ns (61.818%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.951    23.719    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.252    23.971 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[18]_P_i_2/O
                         net (fo=2, routed)           0.272    24.244    Prepare_Hv_Cmd_Inst/p_0_in__0[17]
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.267    24.511 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[18]_P_i_1/O
                         net (fo=1, routed)           0.000    24.511    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[18]_P_i_1_n_0
    SLICE_X4Y63          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X4Y63          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X4Y63          FDPE (Setup_fdpe_C_D)        0.030    29.303    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -24.511    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.313ns  (logic 2.637ns (36.060%)  route 4.676ns (63.940%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.913    23.681    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I0_O)        0.238    23.919 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[20]_P_i_1/O
                         net (fo=2, routed)           0.432    24.351    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[20]_P_i_1_n_0
    SLICE_X3Y67          LUT4 (Prop_lut4_I0_O)        0.105    24.456 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[20]_C_i_1/O
                         net (fo=1, routed)           0.000    24.456    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[20]_C_i_1_n_0
    SLICE_X3Y67          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.340    29.440    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y67          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C/C
                         clock pessimism              0.159    29.600    
                         clock uncertainty           -0.327    29.272    
    SLICE_X3Y67          FDCE (Setup_fdce_C_D)        0.030    29.302    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_C
  -------------------------------------------------------------------
                         required time                         29.302    
                         arrival time                         -24.456    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.185ns  (logic 2.559ns (35.615%)  route 4.626ns (64.385%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 29.442 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.923    23.712    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.244    23.956 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[22]_P_i_1/O
                         net (fo=2, routed)           0.372    24.329    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[22]_P_i_1_n_0
    SLICE_X1Y64          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.342    29.442    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X1Y64          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/C
                         clock pessimism              0.159    29.602    
                         clock uncertainty           -0.327    29.274    
    SLICE_X1Y64          FDPE (Setup_fdpe_C_D)       -0.047    29.227    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P
  -------------------------------------------------------------------
                         required time                         29.227    
                         arrival time                         -24.329    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.248ns  (logic 2.637ns (36.381%)  route 4.611ns (63.619%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.957    23.725    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.238    23.963 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[19]_P_i_2/O
                         net (fo=2, routed)           0.323    24.287    Prepare_Hv_Cmd_Inst/p_0_in__0[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.105    24.392 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[19]_C_i_1/O
                         net (fo=1, routed)           0.000    24.392    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[19]_C_i_1_n_0
    SLICE_X3Y66          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y66          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X3Y66          FDCE (Setup_fdce_C_D)        0.030    29.303    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -24.392    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.241ns  (logic 2.637ns (36.417%)  route 4.604ns (63.583%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.951    23.719    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.238    23.957 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[17]_P_i_2/O
                         net (fo=2, routed)           0.322    24.280    Prepare_Hv_Cmd_Inst/p_0_in__0[16]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.105    24.385 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[17]_C_i_1/O
                         net (fo=1, routed)           0.000    24.385    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[17]_C_i_1_n_0
    SLICE_X3Y65          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y65          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.030    29.303    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -24.385    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.160ns  (logic 2.637ns (36.828%)  route 4.523ns (63.172%))
  Logic Levels:           9  (CARRY4=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.957    23.725    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.238    23.963 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[19]_P_i_2/O
                         net (fo=2, routed)           0.235    24.199    Prepare_Hv_Cmd_Inst/p_0_in__0[18]
    SLICE_X1Y66          LUT6 (Prop_lut6_I0_O)        0.105    24.304 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[19]_P_i_1/O
                         net (fo=1, routed)           0.000    24.304    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[19]_P_i_1_n_0
    SLICE_X1Y66          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X1Y66          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X1Y66          FDPE (Setup_fdpe_C_D)        0.030    29.303    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -24.304    
  -------------------------------------------------------------------
                         slack                                  5.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.782%)  route 0.752ns (84.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.564     1.536    usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Clk_Out_2_All
    SLICE_X15Y70         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg/Q
                         net (fo=9, routed)           0.752     2.429    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/Sig_Start_Cfg_Hv
    SLICE_X13Y65         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.838     2.056    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/clk_out1
    SLICE_X13Y65         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.327     2.137    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.075     2.212    Prepare_Hv_Cmd_Inst/Tell_Start_Cfg/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.254ns (27.656%)  route 0.664ns (72.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X12Y65         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q
                         net (fo=24, routed)          0.383     2.088    Out_Set_Hv_4/O101[2]
    SLICE_X11Y64         LUT4 (Prop_lut4_I2_O)        0.045     2.133 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[34]_P_i_2/O
                         net (fo=3, routed)           0.281     2.414    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[1]
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.045     2.459 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[34]_C_i_1/O
                         net (fo=1, routed)           0.000     2.459    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[34]_C_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.839     2.057    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X11Y64         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C/C
                         clock pessimism             -0.246     1.811    
                         clock uncertainty            0.327     2.138    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.092     2.230    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[34]_C
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.254ns (27.514%)  route 0.669ns (72.486%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X12Y65         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/Q
                         net (fo=13, routed)          0.433     2.138    Out_Set_Hv_4/O101[1]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[35]_P_i_2/O
                         net (fo=3, routed)           0.236     2.419    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[2]
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.045     2.464 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_P_i_1/O
                         net (fo=1, routed)           0.000     2.464    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_P_i_1_n_0
    SLICE_X9Y61          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.842     2.060    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X9Y61          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X9Y61          FDPE (Hold_fdpe_C_D)         0.091     2.232    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_P
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.061%)  route 0.721ns (73.939%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X12Y65         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[1]/Q
                         net (fo=13, routed)          0.433     2.138    Out_Set_Hv_4/O101[1]
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.183 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[35]_P_i_2/O
                         net (fo=3, routed)           0.288     2.470    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[2]
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.045     2.515 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_C_i_1/O
                         net (fo=1, routed)           0.000     2.515    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[35]_C_i_1_n_0
    SLICE_X10Y60         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.842     2.060    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X10Y60         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X10Y60         FDCE (Hold_fdce_C_D)         0.120     2.261    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[35]_C
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[57]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.321ns (34.101%)  route 0.620ns (65.899%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/Q
                         net (fo=10, routed)          0.269     1.974    Out_Set_Hv_1/O98[1]
    SLICE_X12Y63         LUT4 (Prop_lut4_I3_O)        0.046     2.020 r  Out_Set_Hv_1/Shift_In_Hv_7Byte[57]_P_i_2/O
                         net (fo=3, routed)           0.176     2.196    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[15]
    SLICE_X13Y60         LUT6 (Prop_lut6_I0_O)        0.111     2.307 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[57]_P_i_1/O
                         net (fo=2, routed)           0.175     2.482    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[57]_P_i_1_n_0
    SLICE_X13Y62         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[57]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.840     2.058    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X13Y62         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[57]_P/C
                         clock pessimism             -0.246     1.812    
                         clock uncertainty            0.327     2.139    
    SLICE_X13Y62         FDPE (Hold_fdpe_C_D)         0.070     2.209    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[57]_P
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.939%)  route 0.796ns (81.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Clk_Out_2_All
    SLICE_X15Y68         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/Q
                         net (fo=5, routed)           0.796     2.475    Prepare_Hv_Cmd_Inst/Sig_Flag_Start_Stop_Hv
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.045     2.520 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[9]_i_1/O
                         net (fo=1, routed)           0.000     2.520    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[9]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X15Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[9]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.327     2.143    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.092     2.235    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.533%)  route 0.818ns (81.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Clk_Out_2_All
    SLICE_X15Y68         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg/Q
                         net (fo=9, routed)           0.818     2.496    usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/Output_Valid_Sig_reg_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.541 r  usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/din_delay[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.541    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/Sig_Start_Stop_Hv
    SLICE_X14Y66         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.837     2.055    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/clk_out1
    SLICE_X14Y66         FDCE                                         r  Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]/C
                         clock pessimism             -0.246     1.809    
                         clock uncertainty            0.327     2.136    
    SLICE_X14Y66         FDCE (Hold_fdce_C_D)         0.120     2.256    Prepare_Hv_Cmd_Inst/Tell_Start_Stop/din_delay_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.298%)  route 0.831ns (81.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.566     1.538    usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Clk_Out_2_All
    SLICE_X15Y68         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  usb_command_interpreter_Inst/Cmd_Out_Flag_Start_Stop_Hv/Output_Valid_Sig_reg/Q
                         net (fo=5, routed)           0.831     2.509    Prepare_Hv_Cmd_Inst/Sig_Flag_Start_Stop_Hv
    SLICE_X14Y55         LUT3 (Prop_lut3_I2_O)        0.045     2.554 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[36]_i_1/O
                         net (fo=1, routed)           0.000     2.554    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[36]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X14Y55         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[36]/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.327     2.143    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.121     2.264    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.947%)  route 0.850ns (82.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         0.850     2.526    Prepare_Hv_Cmd_Inst/Rst_n_Delay2_reg_rep__0
    SLICE_X15Y50         LUT5 (Prop_lut5_I1_O)        0.045     2.571 r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop[4]_i_1/O
                         net (fo=1, routed)           0.000     2.571    Prepare_Hv_Cmd_Inst/Shift_Start_Stop[4]_i_1_n_0
    SLICE_X15Y50         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.845     2.063    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X15Y50         FDRE                                         r  Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[4]/C
                         clock pessimism             -0.246     1.817    
                         clock uncertainty            0.327     2.144    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091     2.235    Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.321ns (30.964%)  route 0.716ns (69.036%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X12Y65         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[2]/Q
                         net (fo=24, routed)          0.446     2.151    Out_Set_Hv_4/O101[2]
    SLICE_X10Y61         LUT3 (Prop_lut3_I1_O)        0.046     2.197 r  Out_Set_Hv_4/Shift_In_Hv_7Byte[36]_P_i_2/O
                         net (fo=3, routed)           0.269     2.467    Prepare_Hv_Cmd_Inst/Sig_7byte_Hv[3]
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.111     2.578 r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[36]_P_i_1/O
                         net (fo=1, routed)           0.000     2.578    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte[36]_P_i_1_n_0
    SLICE_X11Y61         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.842     2.060    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X11Y61         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X11Y61         FDPE (Hold_fdpe_C_D)         0.091     2.232    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[36]_P
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       13.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.856ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.636ns  (logic 0.799ns (6.323%)  route 11.837ns (93.677%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.789ns = ( 31.789 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.560    15.596    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.105    15.701 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.650    17.351    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.302    31.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.863    
                         clock uncertainty           -0.269    31.593    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.206    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.206    
                         arrival time                         -17.351    
  -------------------------------------------------------------------
                         slack                                 13.856    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        12.233ns  (logic 0.799ns (6.531%)  route 11.434ns (93.469%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns = ( 31.797 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.095    15.130    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.105    15.235 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.712    16.948    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.310    31.797    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.871    
                         clock uncertainty           -0.269    31.601    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.214    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.214    
                         arrival time                         -16.948    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.717ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.780ns  (logic 0.799ns (6.782%)  route 10.981ns (93.218%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 31.795 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.965    14.001    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.105    14.106 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           2.389    16.495    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.869    
                         clock uncertainty           -0.269    31.599    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.212    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.212    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                 14.717    

Slack (MET) :             14.756ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.738ns  (logic 0.799ns (6.807%)  route 10.939ns (93.193%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns = ( 31.791 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.964    14.000    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.105    14.105 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           2.347    16.452    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.304    31.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.865    
                         clock uncertainty           -0.269    31.595    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    31.208    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.208    
                         arrival time                         -16.452    
  -------------------------------------------------------------------
                         slack                                 14.756    

Slack (MET) :             14.821ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.694ns (6.075%)  route 10.729ns (93.925%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 31.795 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.061    11.061    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.105    11.166 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_28/O
                         net (fo=2, routed)           1.480    12.646    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Parallel_Data_From_Auto_Scan_Temp[14]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.105    12.751 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_11/O
                         net (fo=2, routed)           3.387    16.138    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.869    
                         clock uncertainty           -0.269    31.599    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641    30.958    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.958    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                 14.821    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 0.694ns (6.228%)  route 10.449ns (93.772%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.789ns = ( 31.789 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.061    11.061    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.105    11.166 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_28/O
                         net (fo=2, routed)           1.480    12.646    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Parallel_Data_From_Auto_Scan_Temp[14]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.105    12.751 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_11/O
                         net (fo=2, routed)           3.106    15.857    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.302    31.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.863    
                         clock uncertainty           -0.269    31.593    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.641    30.952    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.952    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.148ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.096ns  (logic 0.694ns (6.255%)  route 10.402ns (93.745%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 31.795 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.061    11.061    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I2_O)        0.105    11.166 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_28/O
                         net (fo=2, routed)           1.249    12.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Sig_Parallel_Data_From_Auto_Scan_Temp[14]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.105    12.520 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_13/O
                         net (fo=2, routed)           3.290    15.810    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.869    
                         clock uncertainty           -0.269    31.599    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    30.958    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.958    
                         arrival time                         -15.810    
  -------------------------------------------------------------------
                         slack                                 15.148    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.073ns  (logic 0.694ns (6.267%)  route 10.379ns (93.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.795ns = ( 31.795 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.752    15.788    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308    31.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.869    
                         clock uncertainty           -0.269    31.599    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.123    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.123    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.370ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 0.694ns (6.286%)  route 10.347ns (93.714%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns = ( 31.797 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.720    15.755    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.310    31.797    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.871    
                         clock uncertainty           -0.269    31.601    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.125    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.125    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                 15.370    

Slack (MET) :             15.415ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        10.990ns  (logic 0.694ns (6.315%)  route 10.296ns (93.685%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.791ns = ( 31.791 - 25.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X7Y97          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg/Q
                         net (fo=97, routed)          3.802     8.896    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Out_Token_reg_0[0]
    SLICE_X8Y79          LUT4 (Prop_lut4_I0_O)        0.105     9.001 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20/O
                         net (fo=15, routed)          2.327    11.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_20_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I2_O)        0.105    11.432 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_18/O
                         net (fo=4, routed)           1.498    12.931    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.105    13.036 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.669    15.705    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.304    31.791    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.074    31.865    
                         clock uncertainty           -0.269    31.595    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    31.119    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.119    
                         arrival time                         -15.705    
  -------------------------------------------------------------------
                         slack                                 15.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.973%)  route 0.801ns (85.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.592     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141     2.823 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.801     3.623    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X2Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.090     3.501    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.128ns (12.243%)  route 0.918ns (87.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.592     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.128     2.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.918     3.727    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.867     3.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.424     3.146    
                         clock uncertainty            0.269     3.415    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     3.544    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.256ns (25.920%)  route 0.732ns (74.080%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.593     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     2.824 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.732     3.555    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[0]
    SLICE_X4Y69          LUT1 (Prop_lut1_I0_O)        0.045     3.600 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.600    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_5_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.670 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.670    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_i_1_n_7
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.459     3.105    
                         clock uncertainty            0.269     3.374    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.105     3.479    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.226ns (22.306%)  route 0.787ns (77.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.128     2.812 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=6, routed)           0.787     3.599    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[7]
    SLICE_X3Y69          LUT5 (Prop_lut5_I3_O)        0.098     3.697 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     3.697    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6
    SLICE_X3Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.865     3.567    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X3Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.424     3.143    
                         clock uncertainty            0.269     3.412    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.092     3.504    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.227ns (22.945%)  route 0.762ns (77.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.128     2.812 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.762     3.574    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I2_O)        0.099     3.673 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.673    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_12
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.445     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.092     3.480    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.206%)  route 0.852ns (85.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.593     2.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.852     3.675    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[0]
    SLICE_X3Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X3Y70          FDPE (Hold_fdpe_C_D)         0.057     3.468    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.226ns (22.364%)  route 0.785ns (77.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.128     2.812 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=6, routed)           0.785     3.596    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[7]
    SLICE_X5Y69          LUT5 (Prop_lut5_I0_O)        0.098     3.694 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[5]_i_1/O
                         net (fo=1, routed)           0.000     3.694    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.445     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.092     3.480    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.256ns (25.281%)  route 0.757ns (74.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.591     2.681    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     2.822 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.757     3.578    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.693 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.693    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1_n_7
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.860     3.562    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.459     3.103    
                         clock uncertainty            0.269     3.372    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.105     3.477    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.141ns (14.323%)  route 0.843ns (85.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     2.825 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.843     3.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.863     3.565    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.459     3.106    
                         clock uncertainty            0.269     3.375    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.075     3.450    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.226ns (22.183%)  route 0.793ns (77.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.128     2.812 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.793     3.604    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I2_O)        0.098     3.702 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     3.702    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_11
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.445     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.092     3.480    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        6.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.305%)  route 5.344ns (91.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.838    97.351    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.105    97.456 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2/O
                         net (fo=12, routed)          0.506    97.961    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_CE)      -0.168   104.012    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]
  -------------------------------------------------------------------
                         required time                        104.012    
                         arrival time                         -97.961    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.305%)  route 5.344ns (91.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.838    97.351    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.105    97.456 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2/O
                         net (fo=12, routed)          0.506    97.961    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_CE)      -0.168   104.012    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]
  -------------------------------------------------------------------
                         required time                        104.012    
                         arrival time                         -97.961    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.305%)  route 5.344ns (91.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.838    97.351    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.105    97.456 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2/O
                         net (fo=12, routed)          0.506    97.961    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_CE)      -0.168   104.012    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]
  -------------------------------------------------------------------
                         required time                        104.012    
                         arrival time                         -97.961    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.305%)  route 5.344ns (91.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.838    97.351    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.105    97.456 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2/O
                         net (fo=12, routed)          0.506    97.961    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_CE)      -0.168   104.012    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]
  -------------------------------------------------------------------
                         required time                        104.012    
                         arrival time                         -97.961    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.828ns  (logic 0.484ns (8.305%)  route 5.344ns (91.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.838    97.351    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I0_O)        0.105    97.456 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2/O
                         net (fo=12, routed)          0.506    97.961    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_2__2_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_CE)      -0.168   104.012    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]
  -------------------------------------------------------------------
                         required time                        104.012    
                         arrival time                         -97.961    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.541ns  (logic 0.484ns (8.735%)  route 5.057ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.541    97.053    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I3_O)        0.105    97.158 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.516    97.674    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_R)       -0.352   103.828    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[0]
  -------------------------------------------------------------------
                         required time                        103.828    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.541ns  (logic 0.484ns (8.735%)  route 5.057ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.541    97.053    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I3_O)        0.105    97.158 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.516    97.674    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_R)       -0.352   103.828    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[1]
  -------------------------------------------------------------------
                         required time                        103.828    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.541ns  (logic 0.484ns (8.735%)  route 5.057ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.541    97.053    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I3_O)        0.105    97.158 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.516    97.674    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_R)       -0.352   103.828    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[2]
  -------------------------------------------------------------------
                         required time                        103.828    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.541ns  (logic 0.484ns (8.735%)  route 5.057ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.541    97.053    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I3_O)        0.105    97.158 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.516    97.674    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_R)       -0.352   103.828    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[3]
  -------------------------------------------------------------------
                         required time                        103.828    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        5.541ns  (logic 0.484ns (8.735%)  route 5.057ns (91.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         4.541    97.053    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X14Y96         LUT4 (Prop_lut4_I3_O)        0.105    97.158 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1/O
                         net (fo=12, routed)          0.516    97.674    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End[11]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X15Y96         FDRE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X15Y96         FDRE (Setup_fdre_C_R)       -0.352   103.828    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Cnt_End_reg[4]
  -------------------------------------------------------------------
                         required time                        103.828    
                         arrival time                         -97.674    
  -------------------------------------------------------------------
                         slack                                  6.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.226ns (26.229%)  route 0.636ns (73.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.552     1.524    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X55Y78         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.128     1.652 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[6]/Q
                         net (fo=4, routed)           0.636     2.288    Prepare_Probe_Register_Inst/O70[6]
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.098     2.386 r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[6]_C_i_1/O
                         net (fo=1, routed)           0.000     2.386    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[6]_C_i_1_n_0
    SLICE_X56Y91         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.832     2.050    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X56Y91         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_C/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.120     2.281    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.730%)  route 0.632ns (77.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y72         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[33]/Q
                         net (fo=1, routed)           0.632     2.301    Read_Register_Set_Inst/O72[31]
    SLICE_X43Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.346 r  Read_Register_Set_Inst/Shift_64_Bit[33]_i_1/O
                         net (fo=1, routed)           0.000     2.346    Read_Register_Set_Inst/Shift_64_Bit[33]_i_1_n_0
    SLICE_X43Y76         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.821     2.039    Read_Register_Set_Inst/clk_out2
    SLICE_X43Y76         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[33]/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X43Y76         FDCE (Hold_fdce_C_D)         0.091     2.241    Read_Register_Set_Inst/Shift_64_Bit_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.581%)  route 0.638ns (77.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.553     1.525    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X44Y74         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[40]/Q
                         net (fo=1, routed)           0.638     2.304    Read_Register_Set_Inst/O72[38]
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.349 r  Read_Register_Set_Inst/Shift_64_Bit[40]_i_1/O
                         net (fo=1, routed)           0.000     2.349    Read_Register_Set_Inst/Shift_64_Bit[40]_i_1_n_0
    SLICE_X44Y73         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.821     2.039    Read_Register_Set_Inst/clk_out2
    SLICE_X44Y73         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[40]/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X44Y73         FDCE (Hold_fdce_C_D)         0.092     2.242    Read_Register_Set_Inst/Shift_64_Bit_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.227ns (27.555%)  route 0.597ns (72.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.553     1.525    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y75         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDCE (Prop_fdce_C_Q)         0.128     1.653 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[44]/Q
                         net (fo=1, routed)           0.597     2.250    Read_Register_Set_Inst/O72[42]
    SLICE_X45Y75         LUT3 (Prop_lut3_I2_O)        0.099     2.349 r  Read_Register_Set_Inst/Shift_64_Bit[44]_i_1/O
                         net (fo=1, routed)           0.000     2.349    Read_Register_Set_Inst/Shift_64_Bit[44]_i_1_n_0
    SLICE_X45Y75         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Read_Register_Set_Inst/clk_out2
    SLICE_X45Y75         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[44]/C
                         clock pessimism             -0.246     1.792    
                         clock uncertainty            0.358     2.149    
    SLICE_X45Y75         FDCE (Hold_fdce_C_D)         0.092     2.241    Read_Register_Set_Inst/Shift_64_Bit_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.226ns (27.297%)  route 0.602ns (72.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X47Y78         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.128     1.654 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[8]/Q
                         net (fo=1, routed)           0.602     2.256    Read_Register_Set_Inst/O72[6]
    SLICE_X44Y78         LUT3 (Prop_lut3_I2_O)        0.098     2.354 r  Read_Register_Set_Inst/Shift_64_Bit[8]_i_1/O
                         net (fo=1, routed)           0.000     2.354    Read_Register_Set_Inst/Shift_64_Bit[8]_i_1_n_0
    SLICE_X44Y78         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.824     2.042    Read_Register_Set_Inst/clk_out2
    SLICE_X44Y78         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[8]/C
                         clock pessimism             -0.246     1.796    
                         clock uncertainty            0.358     2.153    
    SLICE_X44Y78         FDCE (Hold_fdce_C_D)         0.092     2.245    Read_Register_Set_Inst/Shift_64_Bit_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.553%)  route 0.639ns (77.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y73         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[39]/Q
                         net (fo=1, routed)           0.639     2.306    Read_Register_Set_Inst/O72[37]
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.351 r  Read_Register_Set_Inst/Shift_64_Bit[39]_i_1/O
                         net (fo=1, routed)           0.000     2.351    Read_Register_Set_Inst/Shift_64_Bit[39]_i_1_n_0
    SLICE_X44Y73         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.821     2.039    Read_Register_Set_Inst/clk_out2
    SLICE_X44Y73         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[39]/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X44Y73         FDCE (Hold_fdce_C_D)         0.091     2.241    Read_Register_Set_Inst/Shift_64_Bit_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.753%)  route 0.669ns (78.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.553     1.525    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X41Y74         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[48]/Q
                         net (fo=1, routed)           0.669     2.335    Read_Register_Set_Inst/O72[46]
    SLICE_X42Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.380 r  Read_Register_Set_Inst/Shift_64_Bit[48]_i_1/O
                         net (fo=1, routed)           0.000     2.380    Read_Register_Set_Inst/Shift_64_Bit[48]_i_1_n_0
    SLICE_X42Y74         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.820     2.038    Read_Register_Set_Inst/clk_out2
    SLICE_X42Y74         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[48]/C
                         clock pessimism             -0.246     1.792    
                         clock uncertainty            0.358     2.149    
    SLICE_X42Y74         FDCE (Hold_fdce_C_D)         0.121     2.270    Read_Register_Set_Inst/Shift_64_Bit_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.155%)  route 0.622ns (74.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.552     1.524    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X46Y76         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[18]/Q
                         net (fo=1, routed)           0.622     2.310    Read_Register_Set_Inst/O72[16]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.355 r  Read_Register_Set_Inst/Shift_64_Bit[18]_i_1/O
                         net (fo=1, routed)           0.000     2.355    Read_Register_Set_Inst/Shift_64_Bit[18]_i_1_n_0
    SLICE_X44Y76         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.821     2.039    Read_Register_Set_Inst/clk_out2
    SLICE_X44Y76         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[18]/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X44Y76         FDCE (Hold_fdce_C_D)         0.092     2.242    Read_Register_Set_Inst/Shift_64_Bit_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.387%)  route 0.645ns (77.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.554     1.526    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X45Y73         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[42]/Q
                         net (fo=1, routed)           0.645     2.312    Read_Register_Set_Inst/O72[40]
    SLICE_X44Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.357 r  Read_Register_Set_Inst/Shift_64_Bit[42]_i_1/O
                         net (fo=1, routed)           0.000     2.357    Read_Register_Set_Inst/Shift_64_Bit[42]_i_1_n_0
    SLICE_X44Y73         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.821     2.039    Read_Register_Set_Inst/clk_out2
    SLICE_X44Y73         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[42]/C
                         clock pessimism             -0.246     1.793    
                         clock uncertainty            0.358     2.150    
    SLICE_X44Y73         FDCE (Hold_fdce_C_D)         0.092     2.242    Read_Register_Set_Inst/Shift_64_Bit_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Read_Register_Set_Inst/Shift_64_Bit_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.413%)  route 0.644ns (77.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X44Y72         FDCE                                         r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  usb_command_interpreter_Inst/Out_Choose_Channel_Resister_reg[64]/Q
                         net (fo=1, routed)           0.644     2.313    Read_Register_Set_Inst/O72[62]
    SLICE_X45Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.358 r  Read_Register_Set_Inst/Shift_64_Bit[64]_i_2/O
                         net (fo=1, routed)           0.000     2.358    Read_Register_Set_Inst/Shift_64_Bit[64]_i_2_n_0
    SLICE_X45Y72         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.823     2.041    Read_Register_Set_Inst/clk_out2
    SLICE_X45Y72         FDCE                                         r  Read_Register_Set_Inst/Shift_64_Bit_reg[64]/C
                         clock pessimism             -0.246     1.795    
                         clock uncertainty            0.358     2.152    
    SLICE_X45Y72         FDCE (Hold_fdce_C_D)         0.091     2.243    Read_Register_Set_Inst/Shift_64_Bit_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       17.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.401ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.490ns  (logic 0.589ns (9.076%)  route 5.901ns (90.924%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.794ns = ( 106.794 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.560    87.121    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X9Y72          LUT2 (Prop_lut2_I0_O)        0.105    87.226 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.650    88.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.302   106.794    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.934    
                         clock uncertainty           -0.269   106.664    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.277    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.277    
                         arrival time                         -88.876    
  -------------------------------------------------------------------
                         slack                                 17.401    

Slack (MET) :             17.812ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.087ns  (logic 0.589ns (9.676%)  route 5.498ns (90.324%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.802ns = ( 106.802 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.095    86.656    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.105    86.761 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.712    88.474    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.310   106.802    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.942    
                         clock uncertainty           -0.269   106.672    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.285    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.285    
                         arrival time                         -88.474    
  -------------------------------------------------------------------
                         slack                                 17.812    

Slack (MET) :             17.836ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.433ns  (logic 1.392ns (21.638%)  route 5.041ns (78.362%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 106.822 - 100.000 ) 
    Source Clock Delay      (SCD):    7.392ns = ( 82.392 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.443    82.392    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.379    82.771 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           2.286    85.058    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.105    85.163 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    85.163    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    85.620 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    85.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    85.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.760    86.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X2Y73          LUT5 (Prop_lut5_I1_O)        0.261    86.831 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.995    88.826    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.331   106.822    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.156   106.978    
                         clock uncertainty           -0.269   106.709    
    SLICE_X7Y73          FDPE (Setup_fdpe_C_D)       -0.047   106.662    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        106.662    
                         arrival time                         -88.826    
  -------------------------------------------------------------------
                         slack                                 17.836    

Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        6.290ns  (logic 1.392ns (22.129%)  route 4.898ns (77.871%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.822ns = ( 106.822 - 100.000 ) 
    Source Clock Delay      (SCD):    7.392ns = ( 82.392 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.443    82.392    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.379    82.771 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           2.286    85.058    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[3]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.105    85.163 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    85.163    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    85.620 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    85.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    85.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.760    86.570    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X2Y73          LUT5 (Prop_lut5_I1_O)        0.261    86.831 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.852    88.683    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.331   106.822    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.156   106.978    
                         clock uncertainty           -0.269   106.709    
    SLICE_X7Y73          FDPE (Setup_fdpe_C_D)       -0.059   106.650    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        106.650    
                         arrival time                         -88.683    
  -------------------------------------------------------------------
                         slack                                 17.967    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        5.634ns  (logic 0.589ns (10.454%)  route 5.045ns (89.546%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 106.800 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.965    85.527    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.105    85.632 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           2.389    88.021    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308   106.800    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.940    
                         clock uncertainty           -0.269   106.670    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.283    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.283    
                         arrival time                         -88.021    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.301ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        5.592ns  (logic 0.589ns (10.534%)  route 5.003ns (89.466%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.796ns = ( 106.796 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          0.964    85.526    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.105    85.631 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           2.347    87.978    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.304   106.796    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.936    
                         clock uncertainty           -0.269   106.666    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387   106.279    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.279    
                         arrival time                         -87.978    
  -------------------------------------------------------------------
                         slack                                 18.301    

Slack (MET) :             18.881ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.927ns  (logic 0.484ns (9.823%)  route 4.443ns (90.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 106.800 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.752    87.314    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.308   106.800    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y13         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.940    
                         clock uncertainty           -0.269   106.670    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   106.194    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.194    
                         arrival time                         -87.314    
  -------------------------------------------------------------------
                         slack                                 18.881    

Slack (MET) :             18.915ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.895ns  (logic 0.484ns (9.888%)  route 4.411ns (90.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.802ns = ( 106.802 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.720    87.281    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.310   106.802    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y16         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.942    
                         clock uncertainty           -0.269   106.672    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   106.196    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.196    
                         arrival time                         -87.281    
  -------------------------------------------------------------------
                         slack                                 18.915    

Slack (MET) :             18.960ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.844ns  (logic 0.484ns (9.992%)  route 4.360ns (90.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.796ns = ( 106.796 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.669    87.230    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.304   106.796    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y15         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.936    
                         clock uncertainty           -0.269   106.666    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   106.190    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.190    
                         arrival time                         -87.230    
  -------------------------------------------------------------------
                         slack                                 18.960    

Slack (MET) :             19.007ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        4.795ns  (logic 0.484ns (10.093%)  route 4.311ns (89.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.794ns = ( 106.794 - 100.000 ) 
    Source Clock Delay      (SCD):    7.386ns = ( 82.386 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.437    82.386    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X7Y73          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.379    82.765 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           1.691    84.457    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.105    84.562 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=47, routed)          2.620    87.182    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.302   106.794    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.140   106.934    
                         clock uncertainty           -0.269   106.664    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476   106.188    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        106.188    
                         arrival time                         -87.182    
  -------------------------------------------------------------------
                         slack                                 19.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.973%)  route 0.801ns (85.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.592     2.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141     2.821 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.801     3.621    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X2Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.424     3.144    
                         clock uncertainty            0.269     3.413    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.090     3.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.128ns (12.243%)  route 0.918ns (87.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.592     2.680    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y70          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.128     2.808 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=5, routed)           0.918     3.725    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.867     3.571    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y14         RAMB36E1                                     r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.424     3.148    
                         clock uncertainty            0.269     3.417    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     3.546    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.256ns (25.920%)  route 0.732ns (74.080%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.593     2.681    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     2.822 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.732     3.553    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[0]
    SLICE_X4Y69          LUT1 (Prop_lut1_I0_O)        0.045     3.598 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.598    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_5_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.668 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.668    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_i_1_n_7
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.459     3.107    
                         clock uncertainty            0.269     3.376    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.105     3.481    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.226ns (22.306%)  route 0.787ns (77.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.128     2.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=6, routed)           0.787     3.597    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[7]
    SLICE_X3Y69          LUT5 (Prop_lut5_I3_O)        0.098     3.695 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[6]_i_1/O
                         net (fo=1, routed)           0.000     3.695    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6
    SLICE_X3Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.865     3.569    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X3Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.424     3.145    
                         clock uncertainty            0.269     3.414    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.092     3.506    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.227ns (22.945%)  route 0.762ns (77.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.128     2.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.762     3.572    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I2_O)        0.099     3.671 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.671    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_12
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.445     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.092     3.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.206%)  route 0.852ns (85.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.593     2.681    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     2.822 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.852     3.673    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[0]
    SLICE_X3Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.424     3.144    
                         clock uncertainty            0.269     3.413    
    SLICE_X3Y70          FDPE (Hold_fdpe_C_D)         0.057     3.470    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.226ns (22.364%)  route 0.785ns (77.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.128     2.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=6, routed)           0.785     3.594    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[7]
    SLICE_X5Y69          LUT5 (Prop_lut5_I0_O)        0.098     3.692 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[5]_i_1/O
                         net (fo=1, routed)           0.000     3.692    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.445     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.092     3.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.256ns (25.281%)  route 0.757ns (74.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.591     2.679    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     2.820 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.757     3.576    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.691 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.691    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]_i_1_n_7
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.860     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.459     3.105    
                         clock uncertainty            0.269     3.374    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.105     3.479    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.141ns (14.323%)  route 0.843ns (85.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     2.823 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.843     3.666    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.863     3.567    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.459     3.108    
                         clock uncertainty            0.269     3.377    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.075     3.452    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_PLL_40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.226ns (22.183%)  route 0.793ns (77.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X5Y68          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.128     2.810 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.793     3.602    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I2_O)        0.098     3.700 r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     3.700    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_11
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X5Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.445     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.092     3.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  Clk_In

Setup :            0  Failing Endpoints,  Worst Slack        5.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.484ns (7.194%)  route 6.243ns (92.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.452    11.364    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Rst_n_Delay2_reg_rep__4
    SLICE_X14Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.258    16.806    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[1]
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.484ns (7.194%)  route 6.243ns (92.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.452    11.364    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Rst_n_Delay2_reg_rep__4
    SLICE_X14Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.258    16.806    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.484ns (7.194%)  route 6.243ns (92.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.452    11.364    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Rst_n_Delay2_reg_rep__4
    SLICE_X14Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.258    16.806    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.484ns (7.194%)  route 6.243ns (92.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.452    11.364    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Rst_n_Delay2_reg_rep__4
    SLICE_X14Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.258    16.806    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.345%)  route 6.106ns (92.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.315    11.226    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Rst_n_Delay2_reg_rep__4
    SLICE_X13Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X13Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.331    16.733    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[1]
  -------------------------------------------------------------------
                         required time                         16.733    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.345%)  route 6.106ns (92.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.315    11.226    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Rst_n_Delay2_reg_rep__4
    SLICE_X13Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X13Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.331    16.733    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[2]
  -------------------------------------------------------------------
                         required time                         16.733    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.345%)  route 6.106ns (92.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.315    11.226    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Rst_n_Delay2_reg_rep__4
    SLICE_X13Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X13Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.331    16.733    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         16.733    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[4]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.484ns (7.345%)  route 6.106ns (92.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 16.874 - 12.500 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.377     4.637    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379     5.016 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791     7.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.912 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.315    11.226    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Rst_n_Delay2_reg_rep__4
    SLICE_X13Y63         FDCE                                         f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.274    16.874    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Clk_Out_2_All
    SLICE_X13Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[4]/C
                         clock pessimism              0.225    17.100    
                         clock uncertainty           -0.035    17.064    
    SLICE_X13Y63         FDCE (Recov_fdce_C_CLR)     -0.331    16.733    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_3/Output_Valid_Sig_reg[4]
  -------------------------------------------------------------------
                         required time                         16.733    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.484ns (7.679%)  route 5.819ns (92.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 16.861 - 12.500 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.365     4.625    Clk_Out_2_All
    SLICE_X39Y71         FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.379     5.004 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=119, routed)         2.320     7.324    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y79         LUT1 (Prop_lut1_I0_O)        0.105     7.429 f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1149]_i_2/O
                         net (fo=145, routed)         3.499    10.928    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__8_1
    SLICE_X69Y65         FDCE                                         f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.261    16.861    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X69Y65         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]/C
                         clock pessimism              0.165    17.027    
                         clock uncertainty           -0.035    16.991    
    SLICE_X69Y65         FDCE (Recov_fdce_C_CLR)     -0.331    16.660    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[157]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/CLR
                            (recovery check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_In rise@12.500ns - Clk_In rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.484ns (7.679%)  route 5.819ns (92.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 16.861 - 12.500 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.365     4.625    Clk_Out_2_All
    SLICE_X39Y71         FDRE                                         r  Rst_n_Delay2_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.379     5.004 r  Rst_n_Delay2_reg_rep__8/Q
                         net (fo=119, routed)         2.320     7.324    Prepare_Probe_Register_Inst/Rst_n_Delay2_reg_rep__8
    SLICE_X59Y79         LUT1 (Prop_lut1_I0_O)        0.105     7.429 f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg[1149]_i_2/O
                         net (fo=145, routed)         3.499    10.928    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__8_1
    SLICE_X69Y65         FDCE                                         f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    13.903 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    15.524    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.601 r  BUFG_inst/O
                         net (fo=944, routed)         1.261    16.861    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X69Y65         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]/C
                         clock pessimism              0.165    17.027    
                         clock uncertainty           -0.035    16.991    
    SLICE_X69Y65         FDCE (Recov_fdce_C_CLR)     -0.331    16.660    usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[165]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  5.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.260%)  route 0.138ns (45.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.138     1.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X10Y71         FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y71         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.260%)  route 0.138ns (45.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.138     1.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X10Y71         FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y71         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.260%)  route 0.138ns (45.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.138     1.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X10Y71         FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y71         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.260%)  route 0.138ns (45.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=52, routed)          0.138     1.837    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X10Y71         FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y71         FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.482    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.280%)  route 0.198ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.198     1.897    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[1]
    SLICE_X8Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.280%)  route 0.198ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.198     1.897    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[1]
    SLICE_X8Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.280%)  route 0.198ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.198     1.897    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[1]
    SLICE_X8Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.280%)  route 0.198ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.198     1.897    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[1]
    SLICE_X8Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.280%)  route 0.198ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.198     1.897    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[1]
    SLICE_X8Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_In rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.280%)  route 0.198ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X10Y72         FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=28, routed)          0.198     1.897    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[1]
    SLICE_X8Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.832     2.050    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067     1.503    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.477ns  (logic 2.618ns (35.015%)  route 4.859ns (64.985%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    22.847 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.940    23.787    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X3Y66          LUT5 (Prop_lut5_I0_O)        0.245    24.032 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.588    24.620    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_LDC_i_2_n_0
    SLICE_X3Y66          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y66          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X3Y66          FDCE (Recov_fdce_C_CLR)     -0.331    28.942    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_C
  -------------------------------------------------------------------
                         required time                         28.942    
                         arrival time                         -24.620    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.321ns  (logic 2.618ns (35.762%)  route 4.703ns (64.238%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    22.847 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.867    23.714    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.245    23.959 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.505    24.464    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_LDC_i_2_n_0
    SLICE_X0Y67          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.340    29.440    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X0Y67          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C/C
                         clock pessimism              0.159    29.600    
                         clock uncertainty           -0.327    29.272    
    SLICE_X0Y67          FDCE (Recov_fdce_C_CLR)     -0.331    28.941    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[23]_C
  -------------------------------------------------------------------
                         required time                         28.941    
                         arrival time                         -24.464    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.288ns  (logic 2.559ns (35.111%)  route 4.729ns (64.889%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 29.442 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.897    23.687    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.244    23.931 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.501    24.432    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_1_n_0
    SLICE_X3Y64          FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.342    29.442    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y64          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P/C
                         clock pessimism              0.159    29.602    
                         clock uncertainty           -0.327    29.274    
    SLICE_X3Y64          FDPE (Recov_fdpe_C_PRE)     -0.292    28.982    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_P
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -24.432    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.266ns  (logic 2.559ns (35.219%)  route 4.707ns (64.781%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.439 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.846    23.635    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X4Y67          LUT4 (Prop_lut4_I2_O)        0.244    23.879 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.531    24.410    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_LDC_i_1_n_0
    SLICE_X4Y66          FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.339    29.439    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X4Y66          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P/C
                         clock pessimism              0.159    29.599    
                         clock uncertainty           -0.327    29.271    
    SLICE_X4Y66          FDPE (Recov_fdpe_C_PRE)     -0.292    28.979    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[20]_P
  -------------------------------------------------------------------
                         required time                         28.979    
                         arrival time                         -24.410    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.213ns  (logic 2.559ns (35.480%)  route 4.654ns (64.520%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.905    23.694    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.244    23.938 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.418    24.356    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_LDC_i_2_n_0
    SLICE_X0Y65          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X0Y65          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X0Y65          FDCE (Recov_fdce_C_CLR)     -0.331    28.942    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_C
  -------------------------------------------------------------------
                         required time                         28.942    
                         arrival time                         -24.356    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.211ns  (logic 2.559ns (35.488%)  route 4.652ns (64.511%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 29.442 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.912    23.702    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.244    23.946 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.409    24.354    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_LDC_i_1_n_0
    SLICE_X1Y64          FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.342    29.442    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X1Y64          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P/C
                         clock pessimism              0.159    29.602    
                         clock uncertainty           -0.327    29.274    
    SLICE_X1Y64          FDPE (Recov_fdpe_C_PRE)     -0.292    28.982    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[22]_P
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                         -24.354    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.704ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.095ns  (logic 2.559ns (36.070%)  route 4.536ns (63.930%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    22.789 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[2]
                         net (fo=18, routed)          0.775    23.564    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[2]
    SLICE_X4Y65          LUT5 (Prop_lut5_I1_O)        0.244    23.808 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.430    24.238    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_LDC_i_2_n_0
    SLICE_X3Y65          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X3Y65          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X3Y65          FDCE (Recov_fdce_C_CLR)     -0.331    28.942    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[17]_C
  -------------------------------------------------------------------
                         required time                         28.942    
                         arrival time                         -24.238    
  -------------------------------------------------------------------
                         slack                                  4.704    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.120ns  (logic 2.532ns (35.561%)  route 4.588ns (64.439%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.810    23.578    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.238    23.816 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.447    24.264    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_1_n_0
    SLICE_X4Y63          FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X4Y63          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X4Y63          FDPE (Recov_fdpe_C_PRE)     -0.292    28.981    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_P
  -------------------------------------------------------------------
                         required time                         28.981    
                         arrival time                         -24.264    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.063ns  (logic 2.532ns (35.847%)  route 4.531ns (64.153%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 29.440 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.768 r  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[0]
                         net (fo=18, routed)          0.898    23.666    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[0]
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.238    23.904 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.303    24.207    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_LDC_i_2_n_0
    SLICE_X4Y64          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.340    29.440    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X4Y64          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C/C
                         clock pessimism              0.159    29.600    
                         clock uncertainty           -0.327    29.272    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.331    28.941    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[18]_C
  -------------------------------------------------------------------
                         required time                         28.941    
                         arrival time                         -24.207    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_PLL_40M rise@25.000ns - Clk_In rise@12.500ns)
  Data Path Delay:        7.049ns  (logic 2.618ns (37.139%)  route 4.431ns (62.861%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.441 - 25.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 17.144 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    12.500    12.500 r  
    U20                                               0.000    12.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    12.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    13.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    15.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.384    17.144    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.433    17.577 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[2]/Q
                         net (fo=28, routed)          0.964    18.541    Out_Set_Hv_2/O99[2]
    SLICE_X13Y62         LUT4 (Prop_lut4_I1_O)        0.124    18.665 r  Out_Set_Hv_2/Shift_In_Hv_7Byte[49]_P_i_2/O
                         net (fo=2, routed)           0.672    19.337    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Sig_7byte_Hv[0]
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.267    19.604 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[11]_LDC_i_7/O
                         net (fo=1, routed)           0.411    20.015    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/DI[0]
    SLICE_X10Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    20.467 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[11]_LDC_i_3/O[2]
                         net (fo=4, routed)           0.702    21.169    usb_command_interpreter_Inst_n_106
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.258    21.427 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_4/O
                         net (fo=2, routed)           0.581    22.008    Shift_In_Hv_7Byte_reg[19]_LDC_i_4_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I4_O)        0.268    22.276 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_7/O
                         net (fo=1, routed)           0.000    22.276    Shift_In_Hv_7Byte_reg[19]_LDC_i_7_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    22.590 r  Shift_In_Hv_7Byte_reg[19]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.590    Shift_In_Hv_7Byte_reg[19]_LDC_i_3_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    22.847 f  Shift_In_Hv_7Byte_reg[23]_LDC_i_3/O[1]
                         net (fo=18, routed)          0.830    23.677    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_7[1]
    SLICE_X3Y66          LUT5 (Prop_lut5_I0_O)        0.245    23.922 f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           0.271    24.193    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_LDC_i_1_n_0
    SLICE_X1Y66          FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.341    29.441    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X1Y66          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P/C
                         clock pessimism              0.159    29.601    
                         clock uncertainty           -0.327    29.273    
    SLICE_X1Y66          FDPE (Recov_fdpe_C_PRE)     -0.292    28.981    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[19]_P
  -------------------------------------------------------------------
                         required time                         28.981    
                         arrival time                         -24.193    
  -------------------------------------------------------------------
                         slack                                  4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.209ns (29.213%)  route 0.506ns (70.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/Q
                         net (fo=15, routed)          0.185     1.890    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Q[0]
    SLICE_X12Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.935 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[51]_LDC_i_1/O
                         net (fo=2, routed)           0.322     2.256    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_7
    SLICE_X11Y57         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.843     2.061    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X11Y57         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_P/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X11Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     2.047    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_P
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.212ns (30.778%)  route 0.477ns (69.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[1]/Q
                         net (fo=15, routed)          0.185     1.890    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Q[0]
    SLICE_X12Y62         LUT5 (Prop_lut5_I3_O)        0.048     1.938 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[51]_LDC_i_2/O
                         net (fo=2, routed)           0.292     2.230    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_8
    SLICE_X11Y56         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X11Y56         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_C/C
                         clock pessimism             -0.246     1.816    
                         clock uncertainty            0.327     2.143    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.158     1.985    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[51]_C
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.455%)  route 0.581ns (73.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/Q
                         net (fo=20, routed)          0.397     2.102    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[3]
    SLICE_X9Y59          LUT4 (Prop_lut4_I2_O)        0.045     2.147 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[60]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.331    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]
    SLICE_X10Y58         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.843     2.061    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X10Y58         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X10Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.071    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[60]_P
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.254%)  route 0.587ns (73.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/Q
                         net (fo=28, routed)          0.222     1.927    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Q[2]
    SLICE_X13Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.972 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[49]_LDC_i_1/O
                         net (fo=2, routed)           0.365     2.337    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[1]_1
    SLICE_X12Y60         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.842     2.060    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X12Y60         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X12Y60         FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_P
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[59]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.774%)  route 0.572ns (73.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[3]/Q
                         net (fo=20, routed)          0.336     2.041    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[2]
    SLICE_X13Y59         LUT5 (Prop_lut5_I0_O)        0.045     2.086 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[59]_LDC_i_1/O
                         net (fo=2, routed)           0.235     2.321    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_1
    SLICE_X13Y57         FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[59]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.843     2.061    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X13Y57         FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[59]_P/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X13Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     2.047    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[59]_P
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[38]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.614%)  route 0.607ns (74.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X12Y64         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/Q
                         net (fo=24, routed)          0.394     2.099    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Q[2]
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.045     2.144 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Shift_In_Hv_7Byte_reg[38]_LDC_i_2/O
                         net (fo=2, routed)           0.213     2.357    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[2]_6
    SLICE_X7Y64          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[38]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.867     2.085    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X7Y64          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[38]_C/C
                         clock pessimism             -0.246     1.839    
                         clock uncertainty            0.327     2.166    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.092     2.074    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[38]_C
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.212ns (27.644%)  route 0.555ns (72.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[2]/Q
                         net (fo=20, routed)          0.317     2.022    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[1]
    SLICE_X14Y58         LUT5 (Prop_lut5_I1_O)        0.048     2.070 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[58]_LDC_i_2/O
                         net (fo=2, routed)           0.238     2.308    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[3]_4
    SLICE_X14Y57         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.843     2.061    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X14Y57         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_C/C
                         clock pessimism             -0.246     1.815    
                         clock uncertainty            0.327     2.142    
    SLICE_X14Y57         FDCE (Remov_fdce_C_CLR)     -0.133     2.009    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[58]_C
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.848%)  route 0.541ns (72.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Clk_Out_2_All
    SLICE_X12Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Output_Valid_Sig_reg[3]/Q
                         net (fo=28, routed)          0.222     1.927    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Q[2]
    SLICE_X13Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.972 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_2/Shift_In_Hv_7Byte_reg[49]_LDC_i_2/O
                         net (fo=2, routed)           0.319     2.291    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[1]_2
    SLICE_X13Y60         FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.842     2.060    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X13Y60         FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_C/C
                         clock pessimism             -0.246     1.814    
                         clock uncertainty            0.327     2.141    
    SLICE_X13Y60         FDCE (Remov_fdce_C_CLR)     -0.157     1.984    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[49]_C
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.691%)  route 0.637ns (75.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Clk_Out_2_All
    SLICE_X14Y63         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Output_Valid_Sig_reg[4]/Q
                         net (fo=20, routed)          0.295     2.000    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Q[3]
    SLICE_X8Y60          LUT4 (Prop_lut4_I2_O)        0.045     2.045 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_1/Shift_In_Hv_7Byte_reg[62]_LDC_i_2/O
                         net (fo=2, routed)           0.342     2.387    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[2]_0
    SLICE_X5Y59          FDCE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.871     2.089    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X5Y59          FDCE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C/C
                         clock pessimism             -0.246     1.843    
                         clock uncertainty            0.327     2.170    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     2.078    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[62]_C
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[39]_P/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.869%)  route 0.631ns (75.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.327ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.569     1.541    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Clk_Out_2_All
    SLICE_X12Y64         FDCE                                         r  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Output_Valid_Sig_reg[3]/Q
                         net (fo=24, routed)          0.334     2.039    usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Q[2]
    SLICE_X8Y66          LUT4 (Prop_lut4_I1_O)        0.045     2.084 f  usb_command_interpreter_Inst/Cmd_Out_Set_Hv_4/Shift_In_Hv_7Byte_reg[39]_LDC_i_1/O
                         net (fo=2, routed)           0.297     2.381    Prepare_Hv_Cmd_Inst/Output_Valid_Sig_reg[4]_5
    SLICE_X7Y66          FDPE                                         f  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[39]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.865     2.083    Prepare_Hv_Cmd_Inst/clk_out1
    SLICE_X7Y66          FDPE                                         r  Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[39]_P/C
                         clock pessimism             -0.246     1.837    
                         clock uncertainty            0.327     2.164    
    SLICE_X7Y66          FDPE (Remov_fdpe_C_PRE)     -0.095     2.069    Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[39]_P
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       21.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.340ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 31.824 - 25.000 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445     7.394    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379     7.773 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687     9.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.566 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    10.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338    31.824    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.546    32.370    
                         clock uncertainty           -0.119    32.252    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292    31.960    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                 21.340    

Slack (MET) :             21.340ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 31.824 - 25.000 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445     7.394    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379     7.773 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687     9.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.566 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    10.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338    31.824    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.546    32.370    
                         clock uncertainty           -0.119    32.252    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292    31.960    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                 21.340    

Slack (MET) :             21.340ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 31.824 - 25.000 ) 
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445     7.394    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379     7.773 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687     9.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.566 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    10.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338    31.824    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.546    32.370    
                         clock uncertainty           -0.119    32.252    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292    31.960    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                 21.340    

Slack (MET) :             22.087ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         31.876    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.087    

Slack (MET) :             22.087ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         31.876    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.087    

Slack (MET) :             22.087ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         31.876    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.087    

Slack (MET) :             22.087ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.876    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         31.876    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.087    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258    31.910    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258    31.910    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.395ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916     5.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.529    32.286    
                         clock uncertainty           -0.119    32.168    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258    31.910    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         31.910    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.775%)  route 0.147ns (47.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601     1.573    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.147     1.884    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X5Y56          FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.872     2.090    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.501     1.589    
    SLICE_X5Y56          FDPE (Remov_fdpe_C_PRE)     -0.095     1.494    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.725%)  route 0.203ns (55.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601     1.573    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.203     1.940    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X6Y54          FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.872     2.090    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y54          FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.501     1.589    
    SLICE_X6Y54          FDCE (Remov_fdce_C_CLR)     -0.067     1.522    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.583%)  route 0.173ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.128     1.672 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.173     1.844    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y56          FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.501     1.561    
    SLICE_X9Y56          FDPE (Remov_fdpe_C_PRE)     -0.148     1.413    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.583%)  route 0.173ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.128     1.672 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.173     1.844    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y56          FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.501     1.561    
    SLICE_X9Y56          FDPE (Remov_fdpe_C_PRE)     -0.148     1.413    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.583%)  route 0.173ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.128     1.672 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.173     1.844    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y56          FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.501     1.561    
    SLICE_X9Y56          FDPE (Remov_fdpe_C_PRE)     -0.148     1.413    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.583%)  route 0.173ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.572     1.544    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y57          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDPE (Prop_fdpe_C_Q)         0.128     1.672 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.173     1.844    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y56          FDPE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.844     2.062    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.501     1.561    
    SLICE_X9Y56          FDPE (Remov_fdpe_C_PRE)     -0.148     1.413    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.599%)  route 0.196ns (54.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601     1.573    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.196     1.933    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y54          FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.872     2.090    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y54          FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.501     1.589    
    SLICE_X4Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.497    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.599%)  route 0.196ns (54.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601     1.573    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.196     1.933    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y54          FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.872     2.090    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y54          FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.501     1.589    
    SLICE_X4Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.497    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.599%)  route 0.196ns (54.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601     1.573    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.196     1.933    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y54          FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.872     2.090    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y54          FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.501     1.589    
    SLICE_X4Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.497    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.599%)  route 0.196ns (54.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601     1.573    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y56          FDPE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDPE (Prop_fdpe_C_Q)         0.164     1.737 f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.196     1.933    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y54          FDCE                                         f  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.872     2.090    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y54          FDCE                                         r  hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.501     1.589    
    SLICE_X4Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.497    hv_control_Inst/hv_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out1_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       20.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.794ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 31.824 - 25.000 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445     7.400    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379     7.779 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687     9.467    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.572 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    10.626    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338    31.824    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.157    31.981    
                         clock uncertainty           -0.269    31.712    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292    31.420    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.420    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 20.794    

Slack (MET) :             20.794ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 31.824 - 25.000 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445     7.400    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379     7.779 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687     9.467    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.572 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    10.626    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338    31.824    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.157    31.981    
                         clock uncertainty           -0.269    31.712    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292    31.420    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.420    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 20.794    

Slack (MET) :             20.794ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 31.824 - 25.000 ) 
    Source Clock Delay      (SCD):    7.400ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445     7.400    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379     7.779 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687     9.467    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.572 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    10.626    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338    31.824    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.157    31.981    
                         clock uncertainty           -0.269    31.712    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292    31.420    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.420    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 20.794    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.336    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         31.336    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.336    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         31.336    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.336    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         31.336    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292    31.336    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         31.336    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.574ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258    31.370    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         31.370    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.574    

Slack (MET) :             21.574ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258    31.370    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         31.370    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.574    

Slack (MET) :             21.574ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_PLL_40M rise@25.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.757ns = ( 31.757 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.922     5.182    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.105     5.287 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588     5.875    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.956 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446     7.401    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379     7.780 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015     9.795    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                     25.000    25.000 r  
    U20                                               0.000    25.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    25.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403    26.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620    28.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458    29.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    26.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    28.024    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    28.101 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.701    29.802    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.084    29.886 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524    30.410    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.487 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271    31.757    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.140    31.897    
                         clock uncertainty           -0.269    31.628    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258    31.370    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         31.370    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.478    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.447     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.239    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.478    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.447     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.239    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.478    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.447     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.239    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.812 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.478    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.447     3.119    
                         clock uncertainty            0.269     3.388    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.239    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.597%)  route 0.763ns (84.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.825 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.763     3.588    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.863     3.565    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.447     3.118    
                         clock uncertainty            0.269     3.387    
    SLICE_X0Y71          FDCE (Remov_fdce_C_CLR)     -0.092     3.295    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.825 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.617    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.424     3.140    
                         clock uncertainty            0.269     3.409    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.825 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.617    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.424     3.140    
                         clock uncertainty            0.269     3.409    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.825 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.617    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.424     3.140    
                         clock uncertainty            0.269     3.409    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.825 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.617    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.424     3.140    
                         clock uncertainty            0.269     3.409    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.787     1.759    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.064    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.090 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.684    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.825 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.617    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.107     2.325    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.056     2.381 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.673    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.702 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.564    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.424     3.140    
                         clock uncertainty            0.269     3.409    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.317    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_In
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.598ns  (logic 0.484ns (6.370%)  route 7.114ns (93.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.684    99.197    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X9Y104         LUT2 (Prop_lut2_I1_O)        0.105    99.302 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_LDC_i_1__2/O
                         net (fo=2, routed)           0.430    99.732    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_LDC_i_1__2_n_0
    SLICE_X10Y104        FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X10Y104        FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_P/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X10Y104        FDPE (Recov_fdpe_C_PRE)     -0.292   103.874    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_P
  -------------------------------------------------------------------
                         required time                        103.874    
                         arrival time                         -99.732    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.535ns  (logic 0.484ns (6.423%)  route 7.051ns (93.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 104.364 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.630    99.142    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.105    99.247 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_LDC_i_1__2/O
                         net (fo=2, routed)           0.421    99.669    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_LDC_i_1__2_n_0
    SLICE_X8Y108         FDPE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.263   104.364    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X8Y108         FDPE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_P/C
                         clock pessimism              0.159   104.523    
                         clock uncertainty           -0.358   104.165    
    SLICE_X8Y108         FDPE (Recov_fdpe_C_PRE)     -0.292   103.873    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_P
  -------------------------------------------------------------------
                         required time                        103.873    
                         arrival time                         -99.669    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.563ns  (logic 0.484ns (6.399%)  route 7.079ns (93.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.684    99.197    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X9Y104         LUT2 (Prop_lut2_I0_O)        0.105    99.302 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_LDC_i_2__2/O
                         net (fo=2, routed)           0.395    99.697    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_LDC_i_2__2_n_0
    SLICE_X10Y103        FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X10Y103        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_C/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X10Y103        FDCE (Recov_fdce_C_CLR)     -0.258   103.908    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[40]_C
  -------------------------------------------------------------------
                         required time                        103.908    
                         arrival time                         -99.697    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.383ns  (logic 0.484ns (6.556%)  route 6.899ns (93.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.630    99.142    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.105    99.247 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_LDC_i_2__2/O
                         net (fo=2, routed)           0.269    99.517    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_LDC_i_2__2_n_0
    SLICE_X8Y107         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X8Y107         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_C/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X8Y107         FDCE (Recov_fdce_C_CLR)     -0.258   103.908    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[39]_C
  -------------------------------------------------------------------
                         required time                        103.908    
                         arrival time                         -99.517    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__6/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[161]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.962ns  (logic 0.498ns (7.154%)  route 6.464ns (92.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 104.347 - 100.000 ) 
    Source Clock Delay      (SCD):    4.625ns = ( 92.125 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.365    92.125    Clk_Out_2_All
    SLICE_X39Y71         FDRE                                         r  Rst_n_Delay2_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.379    92.504 r  Rst_n_Delay2_reg_rep__6/Q
                         net (fo=119, routed)         4.685    97.188    usb_command_interpreter_Inst/Rst_n_Delay2_reg_rep__6
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.119    97.307 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[161]_LDC_i_1/O
                         net (fo=2, routed)           1.779    99.086    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[161]
    SLICE_X60Y76         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[161]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.247   104.347    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X60Y76         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[161]_P/C
                         clock pessimism              0.159   104.507    
                         clock uncertainty           -0.358   104.149    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.454   103.695    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[161]_P
  -------------------------------------------------------------------
                         required time                        103.695    
                         arrival time                         -99.086    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        7.043ns  (logic 0.484ns (6.872%)  route 6.559ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 104.378 - 100.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 92.137 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.377    92.137    Clk_Out_2_All
    SLICE_X29Y65         FDRE                                         r  Rst_n_Delay2_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.379    92.516 r  Rst_n_Delay2_reg_rep__4/Q
                         net (fo=119, routed)         2.791    95.307    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Rst_n_Delay2_reg_rep__4
    SLICE_X33Y96         LUT1 (Prop_lut1_I0_O)        0.105    95.412 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Ex_Fifo_Rd_En_i_2/O
                         net (fo=124, routed)         3.768    99.179    Slow_Control_or_Prob_Inst/Rst_n_Delay2_reg_rep__4
    SLICE_X9Y53          FDCE                                         f  Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.278   104.378    Slow_Control_or_Prob_Inst/clk_out2
    SLICE_X9Y53          FDCE                                         r  Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg/C
                         clock pessimism              0.159   104.538    
                         clock uncertainty           -0.358   104.180    
    SLICE_X9Y53          FDCE (Recov_fdce_C_CLR)     -0.331   103.849    Slow_Control_or_Prob_Inst/Out_Ex_Fifo_Rd_En_reg
  -------------------------------------------------------------------
                         required time                        103.849    
                         arrival time                         -99.179    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[55]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.932ns  (logic 0.484ns (6.982%)  route 6.448ns (93.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.880    98.393    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X8Y103         LUT3 (Prop_lut3_I2_O)        0.105    98.498 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[55]_LDC_i_2__2/O
                         net (fo=2, routed)           0.568    99.066    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[55]_LDC_i_2__2_n_0
    SLICE_X11Y102        FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[55]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X11Y102        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[55]_C/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X11Y102        FDCE (Recov_fdce_C_CLR)     -0.331   103.835    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[55]_C
  -------------------------------------------------------------------
                         required time                        103.835    
                         arrival time                         -99.066    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[22]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.929ns  (logic 0.484ns (6.985%)  route 6.445ns (93.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         6.143    98.656    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X13Y104        LUT2 (Prop_lut2_I0_O)        0.105    98.761 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[22]_LDC_i_2__2/O
                         net (fo=2, routed)           0.301    99.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[22]_LDC_i_2__2_n_0
    SLICE_X13Y104        FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X13Y104        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[22]_C/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X13Y104        FDCE (Recov_fdce_C_CLR)     -0.331   103.835    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[22]_C
  -------------------------------------------------------------------
                         required time                        103.835    
                         arrival time                         -99.062    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[38]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.989ns  (logic 0.484ns (6.925%)  route 6.505ns (93.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 104.365 - 100.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 92.134 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.374    92.134    Clk_Out_2_All
    SLICE_X28Y68         FDRE                                         r  Rst_n_Delay2_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.379    92.513 r  Rst_n_Delay2_reg_rep__0/Q
                         net (fo=119, routed)         5.919    98.432    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Rst_n_Delay2_reg_rep__0
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.105    98.537 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[38]_LDC_i_2__2/O
                         net (fo=2, routed)           0.585    99.122    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[38]_LDC_i_2__2_n_0
    SLICE_X12Y104        FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[38]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.264   104.365    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X12Y104        FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[38]_C/C
                         clock pessimism              0.159   104.524    
                         clock uncertainty           -0.358   104.166    
    SLICE_X12Y104        FDCE (Recov_fdce_C_CLR)     -0.258   103.908    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[38]_C
  -------------------------------------------------------------------
                         required time                        103.908    
                         arrival time                         -99.122    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 Rst_n_Delay2_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_PLL_40M rise@100.000ns - Clk_In rise@87.500ns)
  Data Path Delay:        6.879ns  (logic 0.538ns (7.820%)  route 6.341ns (92.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 104.428 - 100.000 ) 
    Source Clock Delay      (SCD):    4.639ns = ( 92.139 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)    87.500    87.500 r  
    U20                                               0.000    87.500 r  Clk_In (IN)
                         net (fo=0)                   0.000    87.500    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    88.970 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    90.679    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    90.760 r  BUFG_inst/O
                         net (fo=944, routed)         1.379    92.139    Clk_Out_2_All
    SLICE_X14Y67         FDRE                                         r  Rst_n_Delay2_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.433    92.572 r  Rst_n_Delay2_reg_rep/Q
                         net (fo=119, routed)         5.823    98.394    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Rst_n_Delay2_reg_rep
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.105    98.499 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_LDC_i_2__1/O
                         net (fo=2, routed)           0.518    99.018    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_LDC_i_2__1_n_0
    SLICE_X4Y113         FDCE                                         f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.327   104.428    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/clk_out2
    SLICE_X4Y113         FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C/C
                         clock pessimism              0.159   104.587    
                         clock uncertainty           -0.358   104.229    
    SLICE_X4Y113         FDCE (Recov_fdce_C_CLR)     -0.331   103.898    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[27]_C
  -------------------------------------------------------------------
                         required time                        103.898    
                         arrival time                         -99.018    
  -------------------------------------------------------------------
                         slack                                  4.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[580]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.793%)  route 0.375ns (64.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.563     1.535    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X14Y72         FDPE                                         r  usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.699 r  usb_command_interpreter_Inst/Out_Set_TA_Thr_DAC_12_reg[4]/Q
                         net (fo=3, routed)           0.151     1.850    usb_command_interpreter_Inst/Para616_Shiftreg_reg[585]_C_0[4]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.895 f  usb_command_interpreter_Inst/Para616_Shiftreg_reg[580]_LDC_i_2/O
                         net (fo=2, routed)           0.223     2.119    Prepare_Register_Inst/Out_Set_TA_Thr_DAC_12_reg[4]_0
    SLICE_X13Y73         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[580]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.829     2.047    Prepare_Register_Inst/clk_out2
    SLICE_X13Y73         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[580]_C/C
                         clock pessimism             -0.246     1.801    
                         clock uncertainty            0.358     2.158    
    SLICE_X13Y73         FDCE (Remov_fdce_C_CLR)     -0.092     2.066    Prepare_Register_Inst/Para616_Shiftreg_reg[580]_C
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.209ns (35.626%)  route 0.378ns (64.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.557     1.529    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X60Y68         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q
                         net (fo=3, routed)           0.146     1.839    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[136]
    SLICE_X61Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.884 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[137]_LDC_i_2/O
                         net (fo=2, routed)           0.232     2.116    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]_0
    SLICE_X61Y69         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.825     2.043    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X61Y69         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_C/C
                         clock pessimism             -0.246     1.797    
                         clock uncertainty            0.358     2.154    
    SLICE_X61Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.062    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_C
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[549]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.036%)  route 0.405ns (65.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.559     1.531    usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Clk_Out_2_All
    SLICE_X30Y72         FDPE                                         r  usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.695 r  usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/Q
                         net (fo=3, routed)           0.174     1.869    usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Para616_Shiftreg_reg[546]_P[4]
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.914 f  usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Para616_Shiftreg_reg[549]_LDC_i_2/O
                         net (fo=2, routed)           0.231     2.145    Prepare_Register_Inst/Output_Valid_Sig_reg[5]_0
    SLICE_X29Y71         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[549]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.828     2.046    Prepare_Register_Inst/clk_out2
    SLICE_X29Y71         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[549]_C/C
                         clock pessimism             -0.246     1.800    
                         clock uncertainty            0.358     2.157    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.065    Prepare_Register_Inst/Para616_Shiftreg_reg[549]_C
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1272]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.012%)  route 0.455ns (70.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.564     1.536    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X43Y61         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[120]/Q
                         net (fo=3, routed)           0.267     1.944    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[119]
    SLICE_X41Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.989 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1272]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.177    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[120]_0
    SLICE_X40Y55         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1272]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.838     2.056    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X40Y55         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1272]_C/C
                         clock pessimism             -0.246     1.810    
                         clock uncertainty            0.358     2.167    
    SLICE_X40Y55         FDCE (Remov_fdce_C_CLR)     -0.092     2.075    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1272]_C
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[549]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.207ns (36.447%)  route 0.361ns (63.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.559     1.531    usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Clk_Out_2_All
    SLICE_X30Y72         FDPE                                         r  usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.695 f  usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Output_Valid_Sig_reg[5]/Q
                         net (fo=3, routed)           0.174     1.869    usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Para616_Shiftreg_reg[546]_P[4]
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.043     1.912 f  usb_command_interpreter_Inst/Cmd_Out_Delay_Trig_Temp/Para616_Shiftreg_reg[549]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.099    Prepare_Register_Inst/Output_Valid_Sig_reg[5]
    SLICE_X29Y72         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[549]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.827     2.045    Prepare_Register_Inst/clk_out2
    SLICE_X29Y72         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[549]_P/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X29Y72         FDPE (Remov_fdpe_C_PRE)     -0.161     1.995    Prepare_Register_Inst/Para616_Shiftreg_reg[549]_P
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.741%)  route 0.394ns (65.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.557     1.529    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X60Y68         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.693 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]/Q
                         net (fo=3, routed)           0.146     1.839    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[136]
    SLICE_X61Y68         LUT2 (Prop_lut2_I0_O)        0.046     1.885 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[137]_LDC_i_1/O
                         net (fo=2, routed)           0.248     2.133    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[137]
    SLICE_X62Y68         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.828     2.046    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X62Y68         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_P/C
                         clock pessimism             -0.246     1.800    
                         clock uncertainty            0.358     2.157    
    SLICE_X62Y68         FDPE (Remov_fdpe_C_PRE)     -0.133     2.024    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[137]_P
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[159]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.187ns (32.049%)  route 0.396ns (67.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X64Y72         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]/Q
                         net (fo=3, routed)           0.209     1.878    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[158]
    SLICE_X64Y71         LUT2 (Prop_lut2_I0_O)        0.046     1.924 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[159]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.111    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[159]
    SLICE_X65Y71         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[159]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.826     2.044    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X65Y71         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[159]_P/C
                         clock pessimism             -0.246     1.798    
                         clock uncertainty            0.358     2.155    
    SLICE_X65Y71         FDPE (Remov_fdpe_C_PRE)     -0.157     1.998    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[159]_P
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1259]_C/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.963%)  route 0.445ns (68.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X56Y61         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  usb_command_interpreter_Inst/Out_AnaProb_Thre_Fsb_reg[107]/Q
                         net (fo=3, routed)           0.260     1.957    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1280]_C_0[106]
    SLICE_X57Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.002 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[1259]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.187    Prepare_Probe_Register_Inst/Out_AnaProb_Thre_Fsb_reg[107]_0
    SLICE_X57Y53         FDCE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1259]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.833     2.051    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X57Y53         FDCE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1259]_C/C
                         clock pessimism             -0.246     1.805    
                         clock uncertainty            0.358     2.162    
    SLICE_X57Y53         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[1259]_C
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[141]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.854%)  route 0.396ns (65.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.561     1.533    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X66Y66         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.164     1.697 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]/Q
                         net (fo=3, routed)           0.209     1.906    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[140]
    SLICE_X66Y65         LUT2 (Prop_lut2_I0_O)        0.048     1.954 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[141]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.141    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[141]
    SLICE_X66Y65         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[141]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.832     2.050    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X66Y65         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[141]_P/C
                         clock pessimism             -0.246     1.804    
                         clock uncertainty            0.358     2.161    
    SLICE_X66Y65         FDPE (Remov_fdpe_C_PRE)     -0.137     2.024    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[141]_P
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by Clk_In  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[151]_P/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - Clk_In rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.189ns (31.983%)  route 0.402ns (68.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.358ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_In rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.556     1.528    usb_command_interpreter_Inst/Clk_Out_2_All
    SLICE_X64Y72         FDCE                                         r  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  usb_command_interpreter_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]/Q
                         net (fo=3, routed)           0.211     1.880    usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[192]_C_0[150]
    SLICE_X64Y70         LUT2 (Prop_lut2_I0_O)        0.048     1.928 f  usb_command_interpreter_Inst/Prob_Registers_Shiftreg_reg[151]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.119    Prepare_Probe_Register_Inst/Out_AnaProb_SS1_SS10_PA_reg[151]
    SLICE_X64Y70         FDPE                                         f  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[151]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.827     2.045    Prepare_Probe_Register_Inst/clk_out2
    SLICE_X64Y70         FDPE                                         r  Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[151]_P/C
                         clock pessimism             -0.246     1.799    
                         clock uncertainty            0.358     2.156    
    SLICE_X64Y70         FDPE (Remov_fdpe_C_PRE)     -0.157     1.999    Prepare_Probe_Register_Inst/Prob_Registers_Shiftreg_reg[151]_P
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       20.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.805ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 106.829 - 100.000 ) 
    Source Clock Delay      (SCD):    7.394ns = ( 82.394 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445    82.394    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379    82.773 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687    84.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105    84.566 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    85.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.157   106.986    
                         clock uncertainty           -0.269   106.717    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292   106.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        106.425    
                         arrival time                         -85.620    
  -------------------------------------------------------------------
                         slack                                 20.805    

Slack (MET) :             20.805ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 106.829 - 100.000 ) 
    Source Clock Delay      (SCD):    7.394ns = ( 82.394 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445    82.394    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379    82.773 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687    84.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105    84.566 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    85.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.157   106.986    
                         clock uncertainty           -0.269   106.717    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292   106.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        106.425    
                         arrival time                         -85.620    
  -------------------------------------------------------------------
                         slack                                 20.805    

Slack (MET) :             20.805ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.005%)  route 2.742ns (84.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 106.829 - 100.000 ) 
    Source Clock Delay      (SCD):    7.394ns = ( 82.394 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.445    82.394    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDPE (Prop_fdpe_C_Q)         0.379    82.773 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.687    84.461    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.105    84.566 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.054    85.620    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X0Y69          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.338   106.829    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.157   106.986    
                         clock uncertainty           -0.269   106.717    
    SLICE_X0Y69          FDPE (Recov_fdpe_C_PRE)     -0.292   106.425    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        106.425    
                         arrival time                         -85.620    
  -------------------------------------------------------------------
                         slack                                 20.805    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292   106.341    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                        106.341    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.551    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292   106.341    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                        106.341    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.551    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292   106.341    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                        106.341    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.551    

Slack (MET) :             21.551ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.292   106.341    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                        106.341    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.551    

Slack (MET) :             21.585ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258   106.375    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                        106.375    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.585    

Slack (MET) :             21.585ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258   106.375    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                        106.375    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.585    

Slack (MET) :             21.585ns  (required time - arrival time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out1_PLL_40M rise@75.000ns)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.832%)  route 2.015ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.762ns = ( 106.762 - 100.000 ) 
    Source Clock Delay      (SCD):    7.395ns = ( 82.395 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                     75.000    75.000 r  
    U20                                               0.000    75.000 r  Clk_In (IN)
                         net (fo=0)                   0.000    75.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470    76.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709    78.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    78.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568    79.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    76.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    78.179    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    78.260 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         1.916    80.176    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.105    80.281 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.588    80.869    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    80.950 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.446    82.395    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.379    82.774 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=52, routed)          2.015    84.789    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X8Y67          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.706   104.807    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.084   104.891 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.524   105.415    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   105.492 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         1.271   106.762    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X8Y67          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.140   106.902    
                         clock uncertainty           -0.269   106.633    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.258   106.375    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                        106.375    
                         arrival time                         -84.789    
  -------------------------------------------------------------------
                         slack                                 21.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.810 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.447     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.241    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.810 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.447     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.241    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.810 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.447     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.241    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.113%)  route 0.666ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDPE (Prop_fdpe_C_Q)         0.128     2.810 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.666     3.476    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y70          FDPE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.864     3.568    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y70          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.447     3.121    
                         clock uncertainty            0.269     3.390    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.149     3.241    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.597%)  route 0.763ns (84.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.823 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.763     3.586    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X0Y71          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.863     3.567    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y71          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.447     3.120    
                         clock uncertainty            0.269     3.389    
    SLICE_X0Y71          FDCE (Remov_fdce_C_CLR)     -0.092     3.297    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.823 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.615    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.319    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.823 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.615    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.319    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.823 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.615    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.319    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.823 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.615    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.319    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_PLL_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out1_PLL_40M rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.113%)  route 0.792ns (84.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out1_PLL_40M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout1_buf/O
                         net (fo=321, routed)         0.785     1.757    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out1
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.260     2.062    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.088 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.594     2.682    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y69          FDPE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDPE (Prop_fdpe_C_Q)         0.141     2.823 f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=39, routed)          0.792     3.615    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X4Y69          FDCE                                         f  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.109     2.327    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/clk_out2
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.056     2.383 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Ex_Fifo_Insst_i_1/O
                         net (fo=1, routed)           0.292     2.675    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.704 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/wr_clk_BUFG_inst/O
                         net (fo=108, routed)         0.862     3.566    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y69          FDCE                                         r  Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.424     3.142    
                         clock uncertainty            0.269     3.411    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.092     3.319    Ex_Fifo_Insst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_PLL_40M
  To Clock:  clk_out2_PLL_40M

Setup :            0  Failing Endpoints,  Worst Slack       91.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.976ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[510]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.589ns (7.900%)  route 6.866ns (92.100%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.361ns = ( 104.361 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.825    11.041    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.105    11.146 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[510]_LDC_i_1/O
                         net (fo=2, routed)           1.024    12.170    Prepare_Register_Inst/Out_Mask_Code_reg[31]
    SLICE_X37Y79         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[510]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.261   104.361    Prepare_Register_Inst/clk_out2
    SLICE_X37Y79         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[510]_P/C
                         clock pessimism              0.225   104.587    
                         clock uncertainty           -0.149   104.437    
    SLICE_X37Y79         FDPE (Recov_fdpe_C_PRE)     -0.292   104.145    Prepare_Register_Inst/Para616_Shiftreg_reg[510]_P
  -------------------------------------------------------------------
                         required time                        104.145    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                 91.976    

Slack (MET) :             91.987ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[530]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.608ns (8.382%)  route 6.646ns (91.618%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 104.372 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.226    11.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X32Y92         LUT4 (Prop_lut4_I0_O)        0.124    11.565 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[530]_LDC_i_2/O
                         net (fo=2, routed)           0.404    11.968    Prepare_Register_Inst/Out_Mask_Code_reg[51]_0
    SLICE_X31Y92         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[530]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.272   104.372    Prepare_Register_Inst/clk_out2
    SLICE_X31Y92         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[530]_C/C
                         clock pessimism              0.225   104.598    
                         clock uncertainty           -0.149   104.448    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.493   103.955    Prepare_Register_Inst/Para616_Shiftreg_reg[530]_C
  -------------------------------------------------------------------
                         required time                        103.955    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                 91.987    

Slack (MET) :             92.024ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[502]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.603ns (8.366%)  route 6.605ns (91.634%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.799    11.014    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X36Y84         LUT4 (Prop_lut4_I0_O)        0.119    11.133 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[502]_LDC_i_2/O
                         net (fo=2, routed)           0.789    11.922    Prepare_Register_Inst/Out_Mask_Code_reg[23]_0
    SLICE_X35Y94         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[502]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Prepare_Register_Inst/clk_out2
    SLICE_X35Y94         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[502]_C/C
                         clock pessimism              0.225   104.597    
                         clock uncertainty           -0.149   104.447    
    SLICE_X35Y94         FDCE (Recov_fdce_C_CLR)     -0.501   103.946    Prepare_Register_Inst/Para616_Shiftreg_reg[502]_C
  -------------------------------------------------------------------
                         required time                        103.946    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 92.024    

Slack (MET) :             92.080ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[530]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.589ns (8.000%)  route 6.773ns (92.000%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 104.372 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.226    11.441    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X32Y92         LUT4 (Prop_lut4_I0_O)        0.105    11.546 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[530]_LDC_i_1/O
                         net (fo=2, routed)           0.531    12.077    Prepare_Register_Inst/Out_Mask_Code_reg[51]
    SLICE_X32Y93         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[530]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.272   104.372    Prepare_Register_Inst/clk_out2
    SLICE_X32Y93         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[530]_P/C
                         clock pessimism              0.225   104.598    
                         clock uncertainty           -0.149   104.448    
    SLICE_X32Y93         FDPE (Recov_fdpe_C_PRE)     -0.292   104.156    Prepare_Register_Inst/Para616_Shiftreg_reg[530]_P
  -------------------------------------------------------------------
                         required time                        104.156    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                 92.080    

Slack (MET) :             92.091ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[535]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.589ns (8.020%)  route 6.755ns (91.980%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 104.366 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.571    10.787    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.105    10.892 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[535]_LDC_i_1/O
                         net (fo=2, routed)           1.167    12.059    Prepare_Register_Inst/Out_Mask_Code_reg[56]
    SLICE_X33Y84         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[535]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.266   104.366    Prepare_Register_Inst/clk_out2
    SLICE_X33Y84         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[535]_P/C
                         clock pessimism              0.225   104.592    
                         clock uncertainty           -0.149   104.442    
    SLICE_X33Y84         FDPE (Recov_fdpe_C_PRE)     -0.292   104.150    Prepare_Register_Inst/Para616_Shiftreg_reg[535]_P
  -------------------------------------------------------------------
                         required time                        104.150    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                 92.091    

Slack (MET) :             92.144ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[487]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 0.609ns (8.494%)  route 6.560ns (91.506%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.164    11.379    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y94         LUT4 (Prop_lut4_I0_O)        0.125    11.504 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[487]_LDC_i_2/O
                         net (fo=2, routed)           0.380    11.884    Prepare_Register_Inst/Out_Mask_Code_reg[8]_0
    SLICE_X38Y96         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[487]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Register_Inst/clk_out2
    SLICE_X38Y96         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[487]_C/C
                         clock pessimism              0.225   104.595    
                         clock uncertainty           -0.149   104.445    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.417   104.028    Prepare_Register_Inst/Para616_Shiftreg_reg[487]_C
  -------------------------------------------------------------------
                         required time                        104.028    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                 92.144    

Slack (MET) :             92.174ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[487]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 0.589ns (8.107%)  route 6.676ns (91.893%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.164    11.379    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y94         LUT4 (Prop_lut4_I0_O)        0.105    11.484 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[487]_LDC_i_1/O
                         net (fo=2, routed)           0.496    11.980    Prepare_Register_Inst/Out_Mask_Code_reg[8]
    SLICE_X39Y95         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[487]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Register_Inst/clk_out2
    SLICE_X39Y95         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[487]_P/C
                         clock pessimism              0.225   104.595    
                         clock uncertainty           -0.149   104.445    
    SLICE_X39Y95         FDPE (Recov_fdpe_C_PRE)     -0.292   104.153    Prepare_Register_Inst/Para616_Shiftreg_reg[487]_P
  -------------------------------------------------------------------
                         required time                        104.153    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                 92.174    

Slack (MET) :             92.199ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 0.603ns (8.565%)  route 6.438ns (91.435%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 104.371 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         1.807    11.022    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X36Y84         LUT4 (Prop_lut4_I0_O)        0.119    11.141 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[493]_LDC_i_2/O
                         net (fo=2, routed)           0.614    11.755    Prepare_Register_Inst/Out_Mask_Code_reg[14]_0
    SLICE_X36Y97         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.271   104.371    Prepare_Register_Inst/clk_out2
    SLICE_X36Y97         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C/C
                         clock pessimism              0.225   104.597    
                         clock uncertainty           -0.149   104.447    
    SLICE_X36Y97         FDCE (Recov_fdce_C_CLR)     -0.493   103.954    Prepare_Register_Inst/Para616_Shiftreg_reg[493]_C
  -------------------------------------------------------------------
                         required time                        103.954    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 92.199    

Slack (MET) :             92.207ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[501]_P/PRE
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.589ns (8.144%)  route 6.643ns (91.856%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns = ( 104.369 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.069    11.284    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y89         LUT4 (Prop_lut4_I0_O)        0.105    11.389 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[501]_LDC_i_1/O
                         net (fo=2, routed)           0.557    11.947    Prepare_Register_Inst/Out_Mask_Code_reg[22]
    SLICE_X39Y93         FDPE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[501]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.269   104.369    Prepare_Register_Inst/clk_out2
    SLICE_X39Y93         FDPE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[501]_P/C
                         clock pessimism              0.225   104.595    
                         clock uncertainty           -0.149   104.445    
    SLICE_X39Y93         FDPE (Recov_fdpe_C_PRE)     -0.292   104.153    Prepare_Register_Inst/Para616_Shiftreg_reg[501]_P
  -------------------------------------------------------------------
                         required time                        104.153    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                 92.207    

Slack (MET) :             92.275ns  (required time - arrival time)
  Source:                 Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Prepare_Register_Inst/Para616_Shiftreg_reg[501]_C/CLR
                            (recovery check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_PLL_40M rise@100.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.599ns (8.604%)  route 6.363ns (91.396%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 104.368 - 100.000 ) 
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.179    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.260 r  BUFG_inst/O
                         net (fo=944, routed)         1.568     4.828    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.361     1.467 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712     3.179    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.260 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.455     4.715    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/clk_out2
    SLICE_X4Y94          FDCE                                         r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.379     5.094 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Out_Token_reg/Q
                         net (fo=97, routed)          4.017     9.110    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/sel0[1]
    SLICE_X15Y75         LUT4 (Prop_lut4_I3_O)        0.105     9.215 r  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[575]_LDC_i_3/O
                         net (fo=174, routed)         2.069    11.284    Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X39Y89         LUT4 (Prop_lut4_I0_O)        0.115    11.399 f  Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Para616_Shiftreg_reg[501]_LDC_i_2/O
                         net (fo=2, routed)           0.277    11.676    Prepare_Register_Inst/Out_Mask_Code_reg[22]_0
    SLICE_X39Y90         FDCE                                         f  Prepare_Register_Inst/Para616_Shiftreg_reg[501]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                    100.000   100.000 r  
    U20                                               0.000   100.000 r  Clk_In (IN)
                         net (fo=0)                   0.000   100.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         1.403   101.403 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           1.620   103.024    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   103.101 r  BUFG_inst/O
                         net (fo=944, routed)         1.458   104.559    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.165   101.393 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   103.024    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.101 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        1.268   104.368    Prepare_Register_Inst/clk_out2
    SLICE_X39Y90         FDCE                                         r  Prepare_Register_Inst/Para616_Shiftreg_reg[501]_C/C
                         clock pessimism              0.225   104.594    
                         clock uncertainty           -0.149   104.444    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.493   103.951    Prepare_Register_Inst/Para616_Shiftreg_reg[501]_C
  -------------------------------------------------------------------
                         required time                        103.951    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 92.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.036%)  route 0.220ns (60.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.220     1.973    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y51         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y51         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.036%)  route 0.220ns (60.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.220     1.973    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y51         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y51         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.036%)  route 0.220ns (60.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.220     1.973    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y51         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y51         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.036%)  route 0.220ns (60.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.220     1.973    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y51         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y51         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.274     2.026    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y50         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.274     2.026    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y50         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.274     2.026    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y50         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.274     2.026    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y50         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.274     2.026    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y50         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_PLL_40M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PLL_40M rise@0.000ns - clk_out2_PLL_40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.946    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.972 r  BUFG_inst/O
                         net (fo=944, routed)         0.627     1.599    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316     0.283 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663     0.946    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.639     1.611    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y48         FDPE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.752 f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.274     2.026    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y50         FDCE                                         f  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PLL_40M rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  Clk_In (IN)
                         net (fo=0)                   0.000     0.000    Clk_In
    U20                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  Clk_In_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.189    Clk_In_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.218 r  BUFG_inst/O
                         net (fo=944, routed)         0.901     2.119    PLL_40M_Inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646     0.473 r  PLL_40M_Inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716     1.189    PLL_40M_Inst/inst/clk_out2_PLL_40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.218 r  PLL_40M_Inst/inst/clkout2_buf/O
                         net (fo=3638, routed)        0.845     2.063    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y50         FDCE                                         r  Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism             -0.251     1.812    
    SLICE_X12Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.745    Fifo_Register_Inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.281    





