Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 15 00:47:02 2023
| Host         : LN-Personal running 64-bit major release  (build 9200)
| Command      : report_methodology -file adder_toplevel_methodology_drc_routed.rpt -pb adder_toplevel_methodology_drc_routed.pb -rpx adder_toplevel_methodology_drc_routed.rpx
| Design       : adder_toplevel
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 43         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset_Clear relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Run_Accumulate relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) Clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) Clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on hex_segA[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on hex_segA[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on hex_segA[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on hex_segA[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on hex_segA[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on hex_segA[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on hex_segA[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on hex_segA[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on hex_segB[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on hex_segB[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on hex_segB[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hex_segB[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hex_segB[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on hex_segB[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on hex_segB[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on hex_segB[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on sign_LED relative to clock(s) Clk
Related violations: <none>


