

================================================================
== Vitis HLS Report for 'matrix_mult_3x3'
================================================================
* Date:           Sat Dec 13 13:44:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trabalho2SD
* Solution:       solution_Pipeline (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcau25p-sfvb784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- linha_loop_coluna_loop  |       21|       21|         6|          2|          2|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     143|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     141|    -|
|Register         |        -|     -|     106|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     106|     356|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      600|  1200|  282000|  141000|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U2  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U3  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_287_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln32_2_fu_298_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln32_3_fu_206_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln32_fu_215_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_345_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln40_1_fu_317_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln40_2_fu_328_p2     |         +|   0|  0|  12|           4|           3|
    |add_ln43_fu_339_p2       |         +|   0|  0|   7|           4|           4|
    |empty_7_fu_247_p2        |         -|   0|  0|  12|           4|           4|
    |empty_fu_194_p2          |         -|   0|  0|  12|           4|           4|
    |sub_ln43_fu_273_p2       |         -|   0|  0|   7|           4|           4|
    |ap_condition_173         |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_200_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln34_fu_221_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln32_1_fu_253_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln32_2_fu_279_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln32_fu_227_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 143|          50|          43|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  14|          3|    4|         12|
    |B_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_64                               |   9|          2|    2|          4|
    |indvar_flatten_fu_68                  |   9|          2|    4|          8|
    |j_fu_60                               |   9|          2|    2|          4|
    |reg_151                               |   9|          2|    8|         16|
    |reg_156                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 141|         31|   44|         97|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln43_reg_480                  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_64                           |   2|   0|    2|          0|
    |icmp_ln32_reg_446                 |   1|   0|    1|          0|
    |indvar_flatten_fu_68              |   4|   0|    4|          0|
    |j_fu_60                           |   2|   0|    2|          0|
    |reg_151                           |   8|   0|    8|          0|
    |reg_156                           |   8|   0|    8|          0|
    |select_ln32_2_reg_455             |   4|   0|    4|          0|
    |select_ln32_reg_450               |   2|   0|    2|          0|
    |add_ln43_reg_480                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|  32|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|A_address0  |  out|    4|   ap_memory|                A|         array|
|A_ce0       |  out|    1|   ap_memory|                A|         array|
|A_q0        |   in|    8|   ap_memory|                A|         array|
|A_address1  |  out|    4|   ap_memory|                A|         array|
|A_ce1       |  out|    1|   ap_memory|                A|         array|
|A_q1        |   in|    8|   ap_memory|                A|         array|
|B_address0  |  out|    4|   ap_memory|                B|         array|
|B_ce0       |  out|    1|   ap_memory|                B|         array|
|B_q0        |   in|    8|   ap_memory|                B|         array|
|B_address1  |  out|    4|   ap_memory|                B|         array|
|B_ce1       |  out|    1|   ap_memory|                B|         array|
|B_q1        |   in|    8|   ap_memory|                B|         array|
|R_address0  |  out|    4|   ap_memory|                R|         array|
|R_ce0       |  out|    1|   ap_memory|                R|         array|
|R_we0       |  out|    1|   ap_memory|                R|         array|
|R_d0        |  out|   16|   ap_memory|                R|         array|
+------------+-----+-----+------------+-----------------+--------------+

