// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_bypass_stream_dout,
        max_bypass_stream_empty_n,
        max_bypass_stream_read,
        max_bypass_stream_num_data_valid,
        max_bypass_stream_fifo_cap,
        exp_bypass_stream_din,
        exp_bypass_stream_full_n,
        exp_bypass_stream_write,
        exp_bypass_stream_num_data_valid,
        exp_bypass_stream_fifo_cap,
        seq_len_load,
        max_val,
        sum_exp_acc_out,
        sum_exp_acc_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] max_bypass_stream_dout;
input   max_bypass_stream_empty_n;
output   max_bypass_stream_read;
input  [14:0] max_bypass_stream_num_data_valid;
input  [14:0] max_bypass_stream_fifo_cap;
output  [15:0] exp_bypass_stream_din;
input   exp_bypass_stream_full_n;
output   exp_bypass_stream_write;
input  [31:0] exp_bypass_stream_num_data_valid;
input  [31:0] exp_bypass_stream_fifo_cap;
input  [31:0] seq_len_load;
input  [15:0] max_val;
output  [31:0] sum_exp_acc_out;
output   sum_exp_acc_out_ap_vld;

reg ap_idle;
reg sum_exp_acc_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln57_fu_222_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    max_bypass_stream_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    exp_bypass_stream_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [0:0] icmp_ln57_reg_1105;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter1_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter2_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter3_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter4_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter5_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter6_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter7_reg;
reg   [0:0] icmp_ln57_reg_1105_pp0_iter8_reg;
reg   [15:0] max_bypass_stream_read_reg_1109;
wire   [15:0] grp_fu_191_p2;
wire   [15:0] grp_fu_246_p2;
wire   [0:0] tmp_1_fu_273_p3;
reg   [0:0] tmp_1_reg_1129;
reg   [0:0] tmp_1_reg_1129_pp0_iter9_reg;
wire   [53:0] select_ln67_fu_315_p3;
reg   [53:0] select_ln67_reg_1138;
wire   [0:0] icmp_ln67_fu_323_p2;
reg   [0:0] icmp_ln67_reg_1145;
reg   [0:0] icmp_ln67_reg_1145_pp0_iter9_reg;
wire   [11:0] sub_ln67_1_fu_329_p2;
reg   [11:0] sub_ln67_1_reg_1151;
wire   [0:0] icmp_ln67_1_fu_343_p2;
reg   [0:0] icmp_ln67_1_reg_1157;
wire   [10:0] select_ln67_1_fu_365_p3;
reg   [10:0] select_ln67_1_reg_1162;
wire   [31:0] trunc_ln67_5_fu_373_p1;
reg   [31:0] trunc_ln67_5_reg_1169;
wire   [0:0] icmp_ln67_4_fu_377_p2;
reg   [0:0] icmp_ln67_4_reg_1175;
wire   [0:0] icmp_ln67_5_fu_393_p2;
reg   [0:0] icmp_ln67_5_reg_1180;
wire   [0:0] tmp_4_fu_405_p3;
reg   [0:0] tmp_4_reg_1185;
wire   [0:0] icmp_ln67_6_fu_441_p2;
reg   [0:0] icmp_ln67_6_reg_1190;
reg   [0:0] icmp_ln67_6_reg_1190_pp0_iter9_reg;
wire   [0:0] icmp_ln67_7_fu_457_p2;
reg   [0:0] icmp_ln67_7_reg_1195;
reg   [0:0] icmp_ln67_7_reg_1195_pp0_iter9_reg;
reg   [0:0] tmp_9_reg_1202;
reg   [0:0] tmp_9_reg_1202_pp0_iter9_reg;
wire   [0:0] lD_0_i_fu_485_p2;
reg   [0:0] lD_0_i_reg_1209;
wire   [31:0] ref_tmp_i_i_fu_608_p9;
reg   [31:0] ref_tmp_i_i_reg_1216;
wire   [0:0] carry_1_i_fu_633_p2;
reg   [0:0] carry_1_i_reg_1221;
reg   [0:0] tmp_8_reg_1228;
wire   [0:0] Range2_all_ones_1_i_fu_708_p3;
reg   [0:0] Range2_all_ones_1_i_reg_1235;
wire   [0:0] xor_ln67_1_fu_727_p2;
reg   [0:0] xor_ln67_1_reg_1240;
wire   [0:0] Range1_all_ones_2_i_fu_786_p9;
reg   [0:0] Range1_all_ones_2_i_reg_1245;
wire   [0:0] Range1_all_zeros_2_i_fu_805_p9;
reg   [0:0] Range1_all_zeros_2_i_reg_1252;
reg   [30:0] i_fu_146;
wire   [30:0] add_ln57_fu_212_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
wire    ap_block_pp0_stage0;
reg   [31:0] sum_exp_acc_fu_150;
wire   [31:0] select_ln67_7_fu_1067_p3;
wire    ap_block_pp0_stage0_grp0;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    max_bypass_stream_read_local;
wire   [15:0] bitcast_ln68_fu_491_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    exp_bypass_stream_write_local;
wire    ap_block_pp0_stage0_01001_grp0;
wire   [15:0] grp_fu_191_p0;
wire   [15:0] grp_fu_186_p2;
wire   [31:0] zext_ln52_fu_218_p1;
wire   [63:0] pf_fu_195_p1;
wire   [63:0] bitcast_ln735_fu_265_p1;
wire   [10:0] tmp_2_fu_281_p3;
wire   [51:0] trunc_ln67_1_fu_293_p1;
wire   [52:0] zext_ln67_1_cast_fu_297_p3;
wire   [53:0] zext_ln67_1_fu_305_p1;
wire   [53:0] sub_ln67_fu_309_p2;
wire   [62:0] trunc_ln67_fu_269_p1;
wire   [11:0] zext_ln67_fu_289_p1;
wire   [11:0] add_ln67_fu_349_p2;
wire   [10:0] trunc_ln67_3_fu_339_p1;
wire   [10:0] trunc_ln67_4_fu_355_p1;
wire   [10:0] sub_ln67_2_fu_359_p2;
wire   [5:0] tmp_3_fu_383_p4;
wire   [5:0] trunc_ln67_2_fu_335_p1;
wire   [5:0] tmp_4_fu_405_p2;
wire   [10:0] or_ln67_4_fu_413_p3;
wire  signed [11:0] sext_ln67_fu_421_p1;
wire   [11:0] add_ln67_3_fu_425_p2;
wire   [7:0] tmp_7_fu_431_p4;
wire   [11:0] add_ln67_4_fu_447_p2;
wire   [5:0] tobool130_i_fu_477_p2;
wire   [0:0] icmp_ln67_8_fu_471_p2;
wire   [0:0] tobool130_i_fu_477_p3;
wire   [53:0] zext_ln67_2_fu_520_p1;
wire   [53:0] ashr_ln67_fu_523_p2;
wire   [0:0] icmp_ln67_3_fu_508_p2;
wire   [31:0] trunc_ln67_6_fu_528_p1;
wire   [31:0] select_ln67_8_fu_513_p3;
wire   [31:0] zext_ln67_4_fu_500_p1;
wire   [31:0] shl_ln67_fu_540_p2;
wire   [31:0] select_ln67_2_fu_532_p3;
wire   [0:0] cond63_i_fu_552_p3;
wire   [31:0] zext_ln67_3_fu_565_p1;
wire   [31:0] add_ln67_2_fu_569_p2;
wire   [0:0] tmp_6_fu_575_p3;
wire   [0:0] icmp_ln67_2_fu_503_p2;
wire   [0:0] xor_ln67_2_fu_589_p2;
wire   [0:0] and_ln67_10_fu_595_p2;
wire   [31:0] ref_tmp_i_i_fu_608_p6;
wire   [31:0] ref_tmp_i_i_fu_608_p7;
wire   [1:0] ref_tmp_i_i_fu_608_p8;
wire   [0:0] tmp_5_fu_557_p3;
wire   [0:0] and_ln67_11_fu_627_p2;
wire   [0:0] xor_ln67_fu_583_p2;
wire   [11:0] add_ln67_5_fu_639_p2;
wire   [5:0] trunc_ln67_8_fu_669_p1;
wire   [53:0] zext_ln67_5_fu_673_p1;
wire   [53:0] lshr_ln67_fu_677_p2;
wire   [53:0] lshr_ln67_1_fu_682_p2;
wire   [0:0] tmp_10_fu_694_p3;
wire   [0:0] icmp_ln67_10_fu_663_p2;
wire   [0:0] icmp_ln67_11_fu_688_p2;
wire   [0:0] xor_ln67_12_fu_702_p2;
wire   [0:0] icmp_ln67_9_fu_657_p2;
wire   [0:0] xor_ln67_11_fu_652_p2;
wire   [0:0] icmp_ln67_12_fu_732_p2;
wire   [0:0] icmp_ln67_14_fu_750_p2;
wire   [0:0] xor_ln67_13_fu_761_p2;
wire   [0:0] icmp_ln67_13_fu_744_p2;
wire   [0:0] or_ln67_5_fu_767_p2;
wire   [0:0] and_ln67_1_fu_716_p2;
wire   [0:0] and_ln67_12_fu_772_p2;
wire   [0:0] Range1_all_ones_2_i_fu_786_p2;
wire   [0:0] Range1_all_ones_2_i_fu_786_p7;
wire   [1:0] sel_tmp_fu_778_p3;
wire   [0:0] Range1_all_zeros_2_i_fu_805_p2;
wire   [0:0] Range1_all_zeros_2_i_fu_805_p6;
wire   [0:0] Range1_all_zeros_2_i_fu_805_p7;
wire   [0:0] or_ln67_1_fu_837_p2;
wire   [0:0] and_ln67_4_fu_841_p2;
wire   [0:0] and_ln67_5_fu_852_p2;
wire   [0:0] cond189_i_fu_846_p3;
wire   [0:0] not_icmp_ln67_753_fu_862_p2;
wire   [0:0] and_ln67_13_fu_873_p2;
wire   [0:0] neg_src_0_i_fu_885_p2;
wire   [0:0] neg_src_0_i_fu_885_p4;
wire   [0:0] neg_src_0_i_fu_885_p7;
wire   [1:0] neg_src_0_i_fu_885_p8;
wire   [0:0] select_ln67_4_fu_832_p3;
wire   [0:0] xor_ln67_5_fu_905_p2;
wire   [0:0] and_ln67_14_fu_911_p2;
wire   [0:0] or_ln67_2_fu_916_p2;
wire   [0:0] xor_ln67_6_fu_921_p2;
wire   [0:0] deleted_ones_0_i_fu_867_p2;
wire   [0:0] and_ln67_7_fu_932_p2;
wire   [0:0] neg_src_0_i_fu_885_p9;
wire   [0:0] xor_ln67_7_fu_937_p2;
wire   [0:0] and_ln67_8_fu_943_p2;
wire   [0:0] and_ln67_6_fu_926_p2;
wire   [0:0] xor_ln67_10_fu_963_p2;
wire   [0:0] and_ln67_15_fu_968_p2;
wire   [0:0] or_ln67_3_fu_949_p2;
wire   [0:0] and_ln67_16_fu_973_p2;
wire   [31:0] ref_tmp_i_i_4_fu_986_p4;
wire   [31:0] ref_tmp_i_i_4_fu_986_p7;
wire   [1:0] ref_tmp_i_i_4_fu_986_p8;
wire  signed [31:0] sext_ln67_1_fu_1005_p0;
wire  signed [31:0] ref_tmp_i_i_4_fu_986_p9;
wire  signed [31:0] add_ln67_6_fu_1013_p1;
wire  signed [32:0] sext_ln67_2_fu_1009_p1;
wire  signed [32:0] sext_ln67_1_fu_1005_p1;
wire   [32:0] add_ln67_7_fu_1019_p2;
wire   [31:0] add_ln67_6_fu_1013_p2;
wire   [0:0] tmp_11_fu_1025_p3;
wire   [0:0] tmp_12_fu_1033_p3;
wire   [0:0] xor_ln67_8_fu_1041_p2;
wire   [0:0] and_ln67_9_fu_1047_p2;
wire   [0:0] xor_ln67_9_fu_1053_p2;
wire   [31:0] select_ln67_6_fu_1059_p3;
reg    grp_fu_186_ce;
reg    grp_fu_191_ce;
reg    grp_fu_246_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [0:0] tmp_4_fu_405_p0;
wire   [0:0] tobool130_i_fu_477_p0;
wire  signed [1:0] ref_tmp_i_i_fu_608_p1;
wire   [1:0] ref_tmp_i_i_fu_608_p3;
wire   [1:0] ref_tmp_i_i_fu_608_p5;
wire  signed [1:0] Range1_all_ones_2_i_fu_786_p1;
wire   [1:0] Range1_all_ones_2_i_fu_786_p3;
wire   [1:0] Range1_all_ones_2_i_fu_786_p5;
wire  signed [1:0] Range1_all_zeros_2_i_fu_805_p1;
wire   [1:0] Range1_all_zeros_2_i_fu_805_p3;
wire   [1:0] Range1_all_zeros_2_i_fu_805_p5;
wire  signed [1:0] neg_src_0_i_fu_885_p1;
wire   [1:0] neg_src_0_i_fu_885_p3;
wire   [1:0] neg_src_0_i_fu_885_p5;
wire  signed [1:0] ref_tmp_i_i_4_fu_986_p1;
wire   [1:0] ref_tmp_i_i_4_fu_986_p3;
wire   [1:0] ref_tmp_i_i_4_fu_986_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 i_fu_146 = 31'd0;
#0 sum_exp_acc_fu_150 = 32'd0;
#0 ap_done_reg = 1'b0;
end

Softmax_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_246_p2),
    .din1(16'd17),
    .ce(grp_fu_186_ce),
    .dout(grp_fu_186_p2)
);

Softmax_hsub_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_3_no_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_191_p0),
    .din1(max_val),
    .ce(grp_fu_191_ce),
    .dout(grp_fu_191_p2)
);

Softmax_hptodp_16ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .dout_WIDTH( 64 ))
hptodp_16ns_64_1_no_dsp_1_U15(
    .din0(grp_fu_186_p2),
    .dout(pf_fu_195_p1)
);

Softmax_hexp_16ns_16ns_16_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hexp_16ns_16ns_16_3_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(16'd0),
    .din1(grp_fu_191_p2),
    .ce(grp_fu_246_ce),
    .dout(grp_fu_246_p2)
);

Softmax_bitselect_1ns_54ns_6ns_1_1_1 #(
    .DATAWIDTH( 54 ),
    .ADDRWIDTH( 6 ))
bitselect_1ns_54ns_6ns_1_1_1_U17(
    .din(select_ln67_fu_315_p3),
    .sel(tmp_4_fu_405_p2),
    .dout(tmp_4_fu_405_p3)
);

Softmax_bitselect_1ns_54ns_6ns_1_1_1 #(
    .DATAWIDTH( 54 ),
    .ADDRWIDTH( 6 ))
bitselect_1ns_54ns_6ns_1_1_1_U18(
    .din(select_ln67_fu_315_p3),
    .sel(tobool130_i_fu_477_p2),
    .dout(tobool130_i_fu_477_p3)
);

(* dissolve_hierarchy = "yes" *) Softmax_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U19(
    .din0(trunc_ln67_5_reg_1169),
    .din1(add_ln67_2_fu_569_p2),
    .din2(ref_tmp_i_i_fu_608_p6),
    .def(ref_tmp_i_i_fu_608_p7),
    .sel(ref_tmp_i_i_fu_608_p8),
    .dout(ref_tmp_i_i_fu_608_p9)
);

(* dissolve_hierarchy = "yes" *) Softmax_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U20(
    .din0(Range1_all_ones_2_i_fu_786_p2),
    .din1(lD_0_i_reg_1209),
    .din2(xor_ln67_11_fu_652_p2),
    .def(Range1_all_ones_2_i_fu_786_p7),
    .sel(sel_tmp_fu_778_p3),
    .dout(Range1_all_ones_2_i_fu_786_p9)
);

(* dissolve_hierarchy = "yes" *) Softmax_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U21(
    .din0(Range1_all_zeros_2_i_fu_805_p2),
    .din1(xor_ln67_1_fu_727_p2),
    .din2(Range1_all_zeros_2_i_fu_805_p6),
    .def(Range1_all_zeros_2_i_fu_805_p7),
    .sel(sel_tmp_fu_778_p3),
    .dout(Range1_all_zeros_2_i_fu_805_p9)
);

(* dissolve_hierarchy = "yes" *) Softmax_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U22(
    .din0(neg_src_0_i_fu_885_p2),
    .din1(neg_src_0_i_fu_885_p4),
    .din2(1'd0),
    .def(neg_src_0_i_fu_885_p7),
    .sel(neg_src_0_i_fu_885_p8),
    .dout(neg_src_0_i_fu_885_p9)
);

(* dissolve_hierarchy = "yes" *) Softmax_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U23(
    .din0(32'd0),
    .din1(ref_tmp_i_i_4_fu_986_p4),
    .din2(ref_tmp_i_i_reg_1216),
    .def(ref_tmp_i_i_4_fu_986_p7),
    .sel(ref_tmp_i_i_4_fu_986_p8),
    .dout(ref_tmp_i_i_4_fu_986_p9)
);

Softmax_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_222_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_146 <= add_ln57_fu_212_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_146 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_exp_acc_fu_150 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
            sum_exp_acc_fu_150 <= select_ln67_7_fu_1067_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        Range1_all_ones_2_i_reg_1245 <= Range1_all_ones_2_i_fu_786_p9;
        Range1_all_zeros_2_i_reg_1252 <= Range1_all_zeros_2_i_fu_805_p9;
        Range2_all_ones_1_i_reg_1235 <= Range2_all_ones_1_i_fu_708_p3;
        carry_1_i_reg_1221 <= carry_1_i_fu_633_p2;
        ref_tmp_i_i_reg_1216 <= ref_tmp_i_i_fu_608_p9;
        tmp_8_reg_1228 <= ref_tmp_i_i_fu_608_p9[32'd31];
        xor_ln67_1_reg_1240 <= xor_ln67_1_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln57_reg_1105 <= icmp_ln57_fu_222_p2;
        icmp_ln57_reg_1105_pp0_iter1_reg <= icmp_ln57_reg_1105;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln57_reg_1105_pp0_iter2_reg <= icmp_ln57_reg_1105_pp0_iter1_reg;
        icmp_ln57_reg_1105_pp0_iter3_reg <= icmp_ln57_reg_1105_pp0_iter2_reg;
        icmp_ln57_reg_1105_pp0_iter4_reg <= icmp_ln57_reg_1105_pp0_iter3_reg;
        icmp_ln57_reg_1105_pp0_iter5_reg <= icmp_ln57_reg_1105_pp0_iter4_reg;
        icmp_ln57_reg_1105_pp0_iter6_reg <= icmp_ln57_reg_1105_pp0_iter5_reg;
        icmp_ln57_reg_1105_pp0_iter7_reg <= icmp_ln57_reg_1105_pp0_iter6_reg;
        icmp_ln57_reg_1105_pp0_iter8_reg <= icmp_ln57_reg_1105_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        icmp_ln67_1_reg_1157 <= icmp_ln67_1_fu_343_p2;
        icmp_ln67_4_reg_1175 <= icmp_ln67_4_fu_377_p2;
        icmp_ln67_5_reg_1180 <= icmp_ln67_5_fu_393_p2;
        icmp_ln67_6_reg_1190 <= icmp_ln67_6_fu_441_p2;
        icmp_ln67_6_reg_1190_pp0_iter9_reg <= icmp_ln67_6_reg_1190;
        icmp_ln67_7_reg_1195 <= icmp_ln67_7_fu_457_p2;
        icmp_ln67_7_reg_1195_pp0_iter9_reg <= icmp_ln67_7_reg_1195;
        icmp_ln67_reg_1145 <= icmp_ln67_fu_323_p2;
        icmp_ln67_reg_1145_pp0_iter9_reg <= icmp_ln67_reg_1145;
        lD_0_i_reg_1209 <= lD_0_i_fu_485_p2;
        select_ln67_1_reg_1162 <= select_ln67_1_fu_365_p3;
        select_ln67_reg_1138 <= select_ln67_fu_315_p3;
        sub_ln67_1_reg_1151 <= sub_ln67_1_fu_329_p2;
        tmp_1_reg_1129 <= bitcast_ln735_fu_265_p1[32'd63];
        tmp_1_reg_1129_pp0_iter9_reg <= tmp_1_reg_1129;
        tmp_4_reg_1185 <= tmp_4_fu_405_p3;
        tmp_9_reg_1202 <= add_ln67_4_fu_447_p2[32'd11];
        tmp_9_reg_1202_pp0_iter9_reg <= tmp_9_reg_1202;
        trunc_ln67_5_reg_1169 <= trunc_ln67_5_fu_373_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_bypass_stream_read_reg_1109 <= max_bypass_stream_dout;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_222_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        exp_bypass_stream_blk_n = exp_bypass_stream_full_n;
    end else begin
        exp_bypass_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        exp_bypass_stream_write_local = 1'b1;
    end else begin
        exp_bypass_stream_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_186_ce = 1'b1;
    end else begin
        grp_fu_186_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_191_ce = 1'b1;
    end else begin
        grp_fu_191_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_246_ce = 1'b1;
    end else begin
        grp_fu_246_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_bypass_stream_blk_n = max_bypass_stream_empty_n;
    end else begin
        max_bypass_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_bypass_stream_read_local = 1'b1;
    end else begin
        max_bypass_stream_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (icmp_ln57_reg_1105_pp0_iter8_reg == 1'd0))) begin
        sum_exp_acc_out_ap_vld = 1'b1;
    end else begin
        sum_exp_acc_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_2_i_fu_786_p2 = (lD_0_i_reg_1209 & Range2_all_ones_1_i_fu_708_p3);

assign Range1_all_ones_2_i_fu_786_p7 = 'bx;

assign Range1_all_zeros_2_i_fu_805_p2 = (xor_ln67_1_fu_727_p2 & icmp_ln67_12_fu_732_p2);

assign Range1_all_zeros_2_i_fu_805_p6 = (xor_ln67_11_fu_652_p2 | icmp_ln67_14_fu_750_p2);

assign Range1_all_zeros_2_i_fu_805_p7 = 'bx;

assign Range2_all_ones_1_i_fu_708_p3 = ((icmp_ln67_10_fu_663_p2[0:0] == 1'b1) ? icmp_ln67_11_fu_688_p2 : xor_ln67_12_fu_702_p2);

assign add_ln57_fu_212_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign add_ln67_2_fu_569_p2 = (select_ln67_2_fu_532_p3 + zext_ln67_3_fu_565_p1);

assign add_ln67_3_fu_425_p2 = ($signed(sext_ln67_fu_421_p1) + $signed(zext_ln67_fu_289_p1));

assign add_ln67_4_fu_447_p2 = (sub_ln67_1_fu_329_p2 + 12'd16);

assign add_ln67_5_fu_639_p2 = (sub_ln67_1_reg_1151 + 12'd17);

assign add_ln67_6_fu_1013_p1 = sum_exp_acc_fu_150;

assign add_ln67_6_fu_1013_p2 = ($signed(ref_tmp_i_i_4_fu_986_p9) + $signed(add_ln67_6_fu_1013_p1));

assign add_ln67_7_fu_1019_p2 = ($signed(sext_ln67_2_fu_1009_p1) + $signed(sext_ln67_1_fu_1005_p1));

assign add_ln67_fu_349_p2 = ($signed(sub_ln67_1_fu_329_p2) + $signed(12'd4080));

assign and_ln67_10_fu_595_p2 = (xor_ln67_2_fu_589_p2 & icmp_ln67_1_reg_1157);

assign and_ln67_11_fu_627_p2 = (tmp_5_fu_557_p3 & and_ln67_10_fu_595_p2);

assign and_ln67_12_fu_772_p2 = (or_ln67_5_fu_767_p2 & icmp_ln67_13_fu_744_p2);

assign and_ln67_13_fu_873_p2 = (tmp_1_reg_1129_pp0_iter9_reg & icmp_ln67_7_reg_1195_pp0_iter9_reg);

assign and_ln67_14_fu_911_p2 = (xor_ln67_5_fu_905_p2 & icmp_ln67_7_reg_1195_pp0_iter9_reg);

assign and_ln67_15_fu_968_p2 = (xor_ln67_10_fu_963_p2 & icmp_ln67_6_reg_1190_pp0_iter9_reg);

assign and_ln67_16_fu_973_p2 = (or_ln67_3_fu_949_p2 & and_ln67_15_fu_968_p2);

assign and_ln67_1_fu_716_p2 = (xor_ln67_11_fu_652_p2 & icmp_ln67_9_fu_657_p2);

assign and_ln67_4_fu_841_p2 = (or_ln67_1_fu_837_p2 & Range2_all_ones_1_i_reg_1235);

assign and_ln67_5_fu_852_p2 = (carry_1_i_reg_1221 & Range1_all_ones_2_i_reg_1245);

assign and_ln67_6_fu_926_p2 = (xor_ln67_6_fu_921_p2 & or_ln67_2_fu_916_p2);

assign and_ln67_7_fu_932_p2 = (tmp_8_reg_1228 & deleted_ones_0_i_fu_867_p2);

assign and_ln67_8_fu_943_p2 = (xor_ln67_7_fu_937_p2 & neg_src_0_i_fu_885_p9);

assign and_ln67_9_fu_1047_p2 = (xor_ln67_8_fu_1041_p2 & tmp_12_fu_1033_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = (((exp_bypass_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((max_bypass_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((exp_bypass_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((max_bypass_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((exp_bypass_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((max_bypass_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((exp_bypass_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((max_bypass_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign ashr_ln67_fu_523_p2 = $signed(select_ln67_reg_1138) >>> zext_ln67_2_fu_520_p1;

assign bitcast_ln68_fu_491_p1 = grp_fu_186_p2;

assign bitcast_ln735_fu_265_p1 = pf_fu_195_p1;

assign carry_1_i_fu_633_p2 = (xor_ln67_fu_583_p2 & and_ln67_11_fu_627_p2);

assign cond189_i_fu_846_p3 = ((carry_1_i_reg_1221[0:0] == 1'b1) ? and_ln67_4_fu_841_p2 : Range1_all_ones_2_i_reg_1245);

assign cond63_i_fu_552_p3 = ((icmp_ln67_4_reg_1175[0:0] == 1'b1) ? tmp_1_reg_1129 : tmp_4_reg_1185);

assign deleted_ones_0_i_fu_867_p2 = (not_icmp_ln67_753_fu_862_p2 | cond189_i_fu_846_p3);

assign exp_bypass_stream_din = bitcast_ln68_fu_491_p1;

assign exp_bypass_stream_write = exp_bypass_stream_write_local;

assign grp_fu_191_p0 = max_bypass_stream_read_reg_1109;

assign icmp_ln57_fu_222_p2 = (($signed(zext_ln52_fu_218_p1) < $signed(seq_len_load)) ? 1'b1 : 1'b0);

assign icmp_ln67_10_fu_663_p2 = ((add_ln67_5_fu_639_p2 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln67_11_fu_688_p2 = ((lshr_ln67_fu_677_p2 == lshr_ln67_1_fu_682_p2) ? 1'b1 : 1'b0);

assign icmp_ln67_12_fu_732_p2 = ((lshr_ln67_fu_677_p2 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_13_fu_744_p2 = ((add_ln67_5_fu_639_p2 == 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln67_14_fu_750_p2 = ((select_ln67_reg_1138 == 54'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_1_fu_343_p2 = (($signed(sub_ln67_1_fu_329_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln67_2_fu_503_p2 = ((sub_ln67_1_reg_1151 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln67_3_fu_508_p2 = ((select_ln67_1_reg_1162 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln67_4_fu_377_p2 = (($signed(add_ln67_fu_349_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln67_5_fu_393_p2 = ((tmp_3_fu_383_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_6_fu_441_p2 = (($signed(tmp_7_fu_431_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln67_7_fu_457_p2 = (($signed(add_ln67_4_fu_447_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln67_8_fu_471_p2 = ((add_ln67_4_fu_447_p2 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln67_9_fu_657_p2 = (($signed(add_ln67_5_fu_639_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_323_p2 = ((trunc_ln67_fu_269_p1 == 63'd0) ? 1'b1 : 1'b0);

assign lD_0_i_fu_485_p2 = (tobool130_i_fu_477_p3 & icmp_ln67_8_fu_471_p2);

assign lshr_ln67_1_fu_682_p2 = 54'd18014398509481983 >> zext_ln67_5_fu_673_p1;

assign lshr_ln67_fu_677_p2 = select_ln67_reg_1138 >> zext_ln67_5_fu_673_p1;

assign max_bypass_stream_read = max_bypass_stream_read_local;

assign neg_src_0_i_fu_885_p2 = (tmp_8_reg_1228 & tmp_1_reg_1129_pp0_iter9_reg);

assign neg_src_0_i_fu_885_p4 = (1'd1 ^ and_ln67_5_fu_852_p2);

assign neg_src_0_i_fu_885_p7 = 'bx;

assign neg_src_0_i_fu_885_p8 = {{not_icmp_ln67_753_fu_862_p2}, {and_ln67_13_fu_873_p2}};

assign not_icmp_ln67_753_fu_862_p2 = (icmp_ln67_7_reg_1195_pp0_iter9_reg ^ 1'd1);

assign or_ln67_1_fu_837_p2 = (xor_ln67_1_reg_1240 | tmp_9_reg_1202_pp0_iter9_reg);

assign or_ln67_2_fu_916_p2 = (tmp_8_reg_1228 | and_ln67_14_fu_911_p2);

assign or_ln67_3_fu_949_p2 = (and_ln67_8_fu_943_p2 | and_ln67_6_fu_926_p2);

assign or_ln67_4_fu_413_p3 = {{10'd513}, {icmp_ln67_1_fu_343_p2}};

assign or_ln67_5_fu_767_p2 = (xor_ln67_13_fu_761_p2 | tmp_9_reg_1202);

assign ref_tmp_i_i_4_fu_986_p4 = ((and_ln67_6_fu_926_p2[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign ref_tmp_i_i_4_fu_986_p7 = 'bx;

assign ref_tmp_i_i_4_fu_986_p8 = {{icmp_ln67_reg_1145_pp0_iter9_reg}, {and_ln67_16_fu_973_p2}};

assign ref_tmp_i_i_fu_608_p6 = ((icmp_ln67_5_reg_1180[0:0] == 1'b1) ? shl_ln67_fu_540_p2 : 32'd0);

assign ref_tmp_i_i_fu_608_p7 = 'bx;

assign ref_tmp_i_i_fu_608_p8 = {{icmp_ln67_2_fu_503_p2}, {and_ln67_10_fu_595_p2}};

assign sel_tmp_fu_778_p3 = {{and_ln67_1_fu_716_p2}, {and_ln67_12_fu_772_p2}};

assign select_ln67_1_fu_365_p3 = ((icmp_ln67_1_fu_343_p2[0:0] == 1'b1) ? trunc_ln67_4_fu_355_p1 : sub_ln67_2_fu_359_p2);

assign select_ln67_2_fu_532_p3 = ((icmp_ln67_3_fu_508_p2[0:0] == 1'b1) ? trunc_ln67_6_fu_528_p1 : select_ln67_8_fu_513_p3);

assign select_ln67_4_fu_832_p3 = ((carry_1_i_reg_1221[0:0] == 1'b1) ? Range1_all_ones_2_i_reg_1245 : Range1_all_zeros_2_i_reg_1252);

assign select_ln67_6_fu_1059_p3 = ((and_ln67_9_fu_1047_p2[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign select_ln67_7_fu_1067_p3 = ((xor_ln67_9_fu_1053_p2[0:0] == 1'b1) ? select_ln67_6_fu_1059_p3 : add_ln67_6_fu_1013_p2);

assign select_ln67_8_fu_513_p3 = ((tmp_1_reg_1129[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln67_fu_315_p3 = ((tmp_1_fu_273_p3[0:0] == 1'b1) ? sub_ln67_fu_309_p2 : zext_ln67_1_fu_305_p1);

assign sext_ln67_1_fu_1005_p0 = sum_exp_acc_fu_150;

assign sext_ln67_1_fu_1005_p1 = sext_ln67_1_fu_1005_p0;

assign sext_ln67_2_fu_1009_p1 = ref_tmp_i_i_4_fu_986_p9;

assign sext_ln67_fu_421_p1 = $signed(or_ln67_4_fu_413_p3);

assign shl_ln67_fu_540_p2 = trunc_ln67_5_reg_1169 << zext_ln67_4_fu_500_p1;

assign sub_ln67_1_fu_329_p2 = (12'd1075 - zext_ln67_fu_289_p1);

assign sub_ln67_2_fu_359_p2 = (11'd16 - trunc_ln67_3_fu_339_p1);

assign sub_ln67_fu_309_p2 = (54'd0 - zext_ln67_1_fu_305_p1);

assign sum_exp_acc_out = sum_exp_acc_fu_150;

assign tmp_10_fu_694_p3 = add_ln67_5_fu_639_p2[32'd11];

assign tmp_11_fu_1025_p3 = add_ln67_7_fu_1019_p2[32'd32];

assign tmp_12_fu_1033_p3 = add_ln67_6_fu_1013_p2[32'd31];

assign tmp_1_fu_273_p3 = bitcast_ln735_fu_265_p1[32'd63];

assign tmp_2_fu_281_p3 = {{bitcast_ln735_fu_265_p1[62:52]}};

assign tmp_3_fu_383_p4 = {{select_ln67_1_fu_365_p3[10:5]}};

assign tmp_4_fu_405_p2 = ($signed(trunc_ln67_2_fu_335_p1) + $signed(6'd47));

assign tmp_5_fu_557_p3 = select_ln67_2_fu_532_p3[32'd31];

assign tmp_6_fu_575_p3 = add_ln67_2_fu_569_p2[32'd31];

assign tmp_7_fu_431_p4 = {{add_ln67_3_fu_425_p2[11:4]}};

assign tobool130_i_fu_477_p2 = add_ln67_4_fu_447_p2[5:0];

assign trunc_ln67_1_fu_293_p1 = bitcast_ln735_fu_265_p1[51:0];

assign trunc_ln67_2_fu_335_p1 = sub_ln67_1_fu_329_p2[5:0];

assign trunc_ln67_3_fu_339_p1 = sub_ln67_1_fu_329_p2[10:0];

assign trunc_ln67_4_fu_355_p1 = add_ln67_fu_349_p2[10:0];

assign trunc_ln67_5_fu_373_p1 = select_ln67_fu_315_p3[31:0];

assign trunc_ln67_6_fu_528_p1 = ashr_ln67_fu_523_p2[31:0];

assign trunc_ln67_8_fu_669_p1 = add_ln67_5_fu_639_p2[5:0];

assign trunc_ln67_fu_269_p1 = bitcast_ln735_fu_265_p1[62:0];

assign xor_ln67_10_fu_963_p2 = (icmp_ln67_reg_1145_pp0_iter9_reg ^ 1'd1);

assign xor_ln67_11_fu_652_p2 = (tmp_9_reg_1202 ^ 1'd1);

assign xor_ln67_12_fu_702_p2 = (tmp_10_fu_694_p3 ^ 1'd1);

assign xor_ln67_13_fu_761_p2 = (icmp_ln67_9_fu_657_p2 ^ 1'd1);

assign xor_ln67_1_fu_727_p2 = (lD_0_i_reg_1209 ^ 1'd1);

assign xor_ln67_2_fu_589_p2 = (icmp_ln67_2_fu_503_p2 ^ 1'd1);

assign xor_ln67_5_fu_905_p2 = (select_ln67_4_fu_832_p3 ^ 1'd1);

assign xor_ln67_6_fu_921_p2 = (tmp_1_reg_1129_pp0_iter9_reg ^ 1'd1);

assign xor_ln67_7_fu_937_p2 = (1'd1 ^ and_ln67_7_fu_932_p2);

assign xor_ln67_8_fu_1041_p2 = (tmp_11_fu_1025_p3 ^ 1'd1);

assign xor_ln67_9_fu_1053_p2 = (tmp_12_fu_1033_p3 ^ tmp_11_fu_1025_p3);

assign xor_ln67_fu_583_p2 = (tmp_6_fu_575_p3 ^ 1'd1);

assign zext_ln52_fu_218_p1 = ap_sig_allocacmp_i_load;

assign zext_ln67_1_cast_fu_297_p3 = {{1'd1}, {trunc_ln67_1_fu_293_p1}};

assign zext_ln67_1_fu_305_p1 = zext_ln67_1_cast_fu_297_p3;

assign zext_ln67_2_fu_520_p1 = select_ln67_1_reg_1162;

assign zext_ln67_3_fu_565_p1 = cond63_i_fu_552_p3;

assign zext_ln67_4_fu_500_p1 = select_ln67_1_reg_1162;

assign zext_ln67_5_fu_673_p1 = trunc_ln67_8_fu_669_p1;

assign zext_ln67_fu_289_p1 = tmp_2_fu_281_p3;

endmodule //Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2
