{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571727933088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571727933090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 12:35:32 2019 " "Processing started: Tue Oct 22 12:35:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571727933090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571727933090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map E1_SD -c E1_SD_qsim --generate_functional_sim_netlist " "Command: quartus_map E1_SD -c E1_SD_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571727933091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1571727933236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "E1_SD.v 1 1 " "Found 1 design units, including 1 entities, in source file E1_SD.v" { { "Info" "ISGN_ENTITY_NAME" "1 E1_SD " "Found entity 1: E1_SD" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571727933303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571727933303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "E1_SD " "Elaborating entity \"E1_SD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571727933356 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(28) " "Verilog HDL Always Construct warning at E1_SD.v(28): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1571727933358 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(40) " "Verilog HDL Always Construct warning at E1_SD.v(40): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1571727933358 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(51) " "Verilog HDL Always Construct warning at E1_SD.v(51): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1571727933358 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(62) " "Verilog HDL Always Construct warning at E1_SD.v(62): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1571727933359 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(73) " "Verilog HDL Always Construct warning at E1_SD.v(73): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1571727933359 "|E1_SD"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip E1_SD.v(84) " "Verilog HDL Always Construct warning at E1_SD.v(84): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "E1_SD.v" "" { Text "/home/18BIS0043/Desktop/Verilog Experiments - Task 4/Lab3/E1_SD.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1571727933359 "|E1_SD"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571727933428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 12:35:33 2019 " "Processing ended: Tue Oct 22 12:35:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571727933428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571727933428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571727933428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571727933428 ""}
