* Z:\mnt\design.r\spice\examples\7103.asc
L1 N001 OUT 18µ Rser=5m
C1 OUT 0 100µ Rser=15m
V1 IN 0 50
Rload OUT 0 5
? Missing component
C6 N002 0 1µ IC=0 Rser=20m
.tran 1.8m startup
.lib LTC7103.sub
.backanno
.end
