<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="csaadder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="csla4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="csla4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="csla4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="csla4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="csla4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="csla4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="csla4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="csla4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="csla4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="csla4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="csla4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="csla4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="csla4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="csla4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="csla4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="csla4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="csla4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="csla4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="csla4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="csla4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="csla4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="csla4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="csla4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="csla4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="csla4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="csla4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="csla4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="csla4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="csla4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="csla4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="csla4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="csla4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="csla4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="csla4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="csla4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="csla4_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="csla4_tb_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="csla4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="csla4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="csla4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="csla_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="csla_block.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="csla_block.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_csla4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_csla4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_csla4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1761722518" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1761722518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762941697" xil_pn:in_ck="-3260599595325727425" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1762941696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="csla4.vhd"/>
      <outfile xil_pn:name="csla_block.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="mux2_bit.vhd"/>
      <outfile xil_pn:name="mux2_vec2.vhd"/>
      <outfile xil_pn:name="rca2.vhd"/>
      <outfile xil_pn:name="tb_csla4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1761724634" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7908987886583782533" xil_pn:start_ts="1761724634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761724634" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5566620480092739533" xil_pn:start_ts="1761724634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1761722518" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6317851500866897396" xil_pn:start_ts="1761722518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762941697" xil_pn:in_ck="-3260599595325727425" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1762941697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="csla4.vhd"/>
      <outfile xil_pn:name="csla_block.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="mux2_bit.vhd"/>
      <outfile xil_pn:name="mux2_vec2.vhd"/>
      <outfile xil_pn:name="rca2.vhd"/>
      <outfile xil_pn:name="tb_csla4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1762941705" xil_pn:in_ck="-3260599595325727425" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8901700658202358278" xil_pn:start_ts="1762941697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_csla4_beh.prj"/>
      <outfile xil_pn:name="tb_csla4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1762941705" xil_pn:in_ck="-3371916562578977605" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8883572174631340985" xil_pn:start_ts="1762941705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_csla4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5331431339361747982" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6317851500866897396" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5381499273035973718" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942708" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3810704259683803734" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942723" xil_pn:in_ck="4185763168862802019" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="753021293730448214" xil_pn:start_ts="1762942708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="csla4.lso"/>
      <outfile xil_pn:name="csla4.ngc"/>
      <outfile xil_pn:name="csla4.ngr"/>
      <outfile xil_pn:name="csla4.prj"/>
      <outfile xil_pn:name="csla4.stx"/>
      <outfile xil_pn:name="csla4.syr"/>
      <outfile xil_pn:name="csla4.xst"/>
      <outfile xil_pn:name="csla4_tb_beh.prj"/>
      <outfile xil_pn:name="csla4_vhdl.prj"/>
      <outfile xil_pn:name="csla4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1762942723" xil_pn:in_ck="144278912273763" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8003258048092938293" xil_pn:start_ts="1762942723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942734" xil_pn:in_ck="5632776698032385568" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3501703046176382796" xil_pn:start_ts="1762942723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="csla4.bld"/>
      <outfile xil_pn:name="csla4.ngd"/>
      <outfile xil_pn:name="csla4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1762942742" xil_pn:in_ck="5632823109516787521" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4775573358763839746" xil_pn:start_ts="1762942734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="csla4.pcf"/>
      <outfile xil_pn:name="csla4_map.map"/>
      <outfile xil_pn:name="csla4_map.mrp"/>
      <outfile xil_pn:name="csla4_map.ncd"/>
      <outfile xil_pn:name="csla4_map.ngm"/>
      <outfile xil_pn:name="csla4_map.xrpt"/>
      <outfile xil_pn:name="csla4_summary.xml"/>
      <outfile xil_pn:name="csla4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1762942760" xil_pn:in_ck="4192156028766262394" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1762942742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="csla4.ncd"/>
      <outfile xil_pn:name="csla4.pad"/>
      <outfile xil_pn:name="csla4.par"/>
      <outfile xil_pn:name="csla4.ptwx"/>
      <outfile xil_pn:name="csla4.unroutes"/>
      <outfile xil_pn:name="csla4.xpi"/>
      <outfile xil_pn:name="csla4_pad.csv"/>
      <outfile xil_pn:name="csla4_pad.txt"/>
      <outfile xil_pn:name="csla4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1762942769" xil_pn:in_ck="144278912266138" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1762942760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="csla4.bgn"/>
      <outfile xil_pn:name="csla4.bit"/>
      <outfile xil_pn:name="csla4.drc"/>
      <outfile xil_pn:name="csla4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1762942775" xil_pn:in_ck="144278912253284" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1762942769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1762942760" xil_pn:in_ck="5626696793575729725" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1762942753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="csla4.twr"/>
      <outfile xil_pn:name="csla4.twx"/>
    </transform>
  </transforms>

</generated_project>
