Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 05:00:41 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                 Path #1                                                |
+---------------------------+--------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                 |
| Path Delay                | 3.087                                                                                                  |
| Logic Delay               | 1.743(57%)                                                                                             |
| Net Delay                 | 1.344(43%)                                                                                             |
| Clock Skew                | -0.040                                                                                                 |
| Slack                     | 6.532                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                  |
| Clock Pair Classification | Timed                                                                                                  |
| Clock Delay Group         | Same Clock                                                                                             |
| Logic Levels              | 7                                                                                                      |
| Routes                    | NA                                                                                                     |
| Logical Path              | RAMB36E2/CLKBWRCLK-(1)-LUT1-(1)-CARRY8-CARRY8-LUT6-(6)-LUT6-(5)-LUT5-(2)-LUT3-(1)-RAMB18E2/DINADIN[15] |
| Start Point Clock         | ap_clk                                                                                                 |
| End Point Clock           | ap_clk                                                                                                 |
| DSP Block                 | None                                                                                                   |
| RAM Registers             | DO_REG(0)-None                                                                                         |
| IO Crossings              | 0                                                                                                      |
| SLR Crossings             | 0                                                                                                      |
| PBlocks                   | 0                                                                                                      |
| High Fanout               | 6                                                                                                      |
| ASYNC REG                 | 0                                                                                                      |
| Dont Touch                | 0                                                                                                      |
| Mark Debug                | 0                                                                                                      |
| Start Point Pin Primitive | RAMB36E2/CLKBWRCLK                                                                                     |
| End Point Pin Primitive   | RAMB18E2/DINADIN[15]                                                                                   |
| Start Point Pin           | ram_reg_bram_0/CLKBWRCLK                                                                               |
| End Point Pin             | ram_reg_bram_0/DINADIN[15]                                                                             |
+---------------------------+--------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+-----+----+----+
| End Point Clock | Requirement |  2 |  3 |  4  |  5  |  6  |  7  |  8 | 10 |
+-----------------+-------------+----+----+-----+-----+-----+-----+----+----+
| ap_clk          | 10.000ns    | 32 | 32 | 120 | 556 | 115 | 110 | 11 | 24 |
+-----------------+-------------+----+----+-----+-----+-----+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


