+incdir+/home/george-sleen/Documents/projects/verilog-cpu/rtl/core
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/rtl/memory
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/rtl
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/sim
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/rtl/core
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/rtl/memory
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/rtl
+incdir+/home/george-sleen/Documents/projects/verilog-cpu/sim