INFO: [HLS 200-0] Workspace /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/nexys4 opened at Wed Oct 25 18:26:25 CEST 2017
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0 sec.
Execute     config_clock -quiet -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/artix7/dsp48e1.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.01 sec.
Command     import_lib returned 0; 0.03 sec.
Execute     source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.15 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.2 sec.
Command     ap_source returned 0; 0.2 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/artix7/artix7_hp.hlp 
Command       ap_source returned 0; 0 sec.
Command     import_lib returned 0; 0.03 sec.
Execute     source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Execute     set_part xc7a100tcsg324-1 
Execute       add_library xilinx/artix7/artix7:xc7a100t:csg324:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7a100t 
Command         license_isbetapart returned 1; 0.01 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.01 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0 sec.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.08 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed slow 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.35 sec.
Execute   csim_design -compiler gcc -quiet 
Execute     source /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/nexys4/.autopilot/db/global.setting.tcl 
Command     ap_source returned 0; 0 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Command     ap_source returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/gene/Gene.cpp 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/gene/Gene.cpp 
Command     is_xip returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/gene/Gene.h 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/gene/Gene.h 
Command     is_xip returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/analyseur/Terminal.cpp 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/analyseur/Terminal.cpp 
Command     is_xip returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/analyseur/Terminal.h 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/analyseur/Terminal.h 
Command     is_xip returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/main.cpp 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/main.cpp 
Command     is_xip returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/modules/Conversion.cpp 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/modules/Conversion.cpp 
Command     is_xip returned 0; 0 sec.
Execute     is_encrypted /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/modules/Conversion.h 
Command     is_encrypted returned 0; 0 sec.
Execute     is_xip /home/cedric/Documents/Cours_2A/Toto/Projet_avance_SE/HLS/sc_loop/src/modules/Conversion.h 
Command     is_xip returned 0; 0 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     source run_sim.tcl 
Command     ap_source returned 0; 0.8 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design returned 0; 5.18 sec.
Command ap_source returned 0; 5.53 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0 sec.
