Time resolution is 1 ps
$stop called at time : 175 ns : File "C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb_ram.v" Line 80
$stop called at time : 175 ns : File "C:/Users/denis/Verilog_projects/Lab_8/project_1/project_1.srcs/sim_1/new/tb_ram.v" Line 80
