/home/jueun/park/PIM_Model/AXI/verilog-axi-master/tb/axi_pim/sim/axi_pim/src/PIM_MODEL.v {1 {vlog -work work -stats=none /home/jueun/park/PIM_Model/AXI/verilog-axi-master/tb/axi_pim/sim/axi_pim/src/PIM_MODEL.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PIM_MODEL

Top level modules:
	PIM_MODEL

} {} {}} /home/jueun/park/PIM_Model/AXI/verilog-axi-master/tb/axi_pim/sim/axi_pim/src/tb_axi_pim.v {1 {vlog -work work -stats=none /home/jueun/park/PIM_Model/AXI/verilog-axi-master/tb/axi_pim/sim/axi_pim/src/tb_axi_pim.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_axi_pim

Top level modules:
	tb_axi_pim

} {} {}}
