
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053707                       # Number of seconds simulated
sim_ticks                                 53707250475                       # Number of ticks simulated
final_tick                                53707250475                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287392                       # Simulator instruction rate (inst/s)
host_op_rate                                   287392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33093449                       # Simulator tick rate (ticks/s)
host_mem_usage                                 693528                       # Number of bytes of host memory used
host_seconds                                  1622.90                       # Real time elapsed on the host
sim_insts                                   466408003                       # Number of instructions simulated
sim_ops                                     466408003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        138944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       5759040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       1094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       1056064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       1139200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       1107136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       1120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       1082368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       1173376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       1145728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       1147648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       1099648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       1185664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       1163904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       1167168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       1139840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       1224448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22963008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       138944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17108672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17108672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          89985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          17105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          16501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          17800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          17299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          17503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          16912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          18334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          17902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          17932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          17182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          18526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          18186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          18237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          17810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          19132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        267323                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267323                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          2587062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        107230215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           232371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         20383095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst            17875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         19663341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            17875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         21211289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         20614274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             8342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         20857370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            14300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         20153108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst             5958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         21847627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             2383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         21332837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst             8342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         21368586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             4767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         20474852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst            10725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         22076423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst             2383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         21671264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             4767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         21732038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst             2383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         21223205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst             1192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         22798561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427558808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      2587062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       232371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst        17875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        17875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         8342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        14300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst         5958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         2383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst         8342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         4767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst        10725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst         2383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         4767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst         2383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst         1192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2920723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       318554233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318554233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       318554233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         2587062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       107230215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          232371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        20383095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst           17875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        19663341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           17875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        21211289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        20614274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            8342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        20857370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           14300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        20153108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst            5958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        21847627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            2383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        21332837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst            8342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        21368586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            4767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        20474852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst           10725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        22076423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst            2383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        21671264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            4767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        21732038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst            2383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        21223205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst            1192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        22798561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746113041                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              16413836                       # Number of BP lookups
system.cpu00.branchPred.condPredicted         9954637                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           22910                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           11483310                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits               8321523                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           72.466240                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS               3224353                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               91                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups        265179                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits           264296                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            883                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          261                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                   21240565                       # DTB read hits
system.cpu00.dtb.read_misses                     5612                       # DTB read misses
system.cpu00.dtb.read_acv                           1                       # DTB read access violations
system.cpu00.dtb.read_accesses               21246177                       # DTB read accesses
system.cpu00.dtb.write_hits                   7525669                       # DTB write hits
system.cpu00.dtb.write_misses                    2321                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses               7527990                       # DTB write accesses
system.cpu00.dtb.data_hits                   28766234                       # DTB hits
system.cpu00.dtb.data_misses                     7933                       # DTB misses
system.cpu00.dtb.data_acv                           1                       # DTB access violations
system.cpu00.dtb.data_accesses               28774167                       # DTB accesses
system.cpu00.itb.fetch_hits                  15828540                       # ITB hits
system.cpu00.itb.fetch_misses                     171                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses              15828711                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               5349                       # Number of system calls
system.cpu00.numCycles                       45272601                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           112792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    122368838                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  16413836                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         11810172                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    44887573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 53030                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6738                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                15828540                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2650                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         45033979                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.717256                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.092182                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               21863372     48.55%     48.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 886644      1.97%     50.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                2361849      5.24%     55.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                2725652      6.05%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                3579915      7.95%     69.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                1905351      4.23%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                4063259      9.02%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 827925      1.84%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                6820012     15.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           45033979                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.362556                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.702934                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                1180332                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            24729109                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                17183677                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles             1916050                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                24811                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved            2964856                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1730                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            122028052                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7806                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                24811                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                2265445                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               6112565                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles     14200940                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                17960437                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4469781                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            121865976                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents               74185                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1174236                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1961876                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               222191                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          94717967                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           167487697                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      148675725                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups        18549570                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            93904250                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 813717                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts           265641                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         2038                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                12081703                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           21203376                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           7540393                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads         1506606                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         453201                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                116772460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3235                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               116725739                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued           19581                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        760257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       308790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          457                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     45033979                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.591948                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.666155                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          19333600     42.93%     42.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1897185      4.21%     47.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           1999423      4.44%     51.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3           3376210      7.50%     59.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4           5667968     12.59%     71.67% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5           4562023     10.13%     81.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6           4212285      9.35%     91.15% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7           1936899      4.30%     95.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8           2048386      4.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      45033979                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu               1070040     33.43%     33.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult               524326     16.38%     49.81% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     49.81% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               33110      1.03%     50.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     50.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     50.85% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult             659360     20.60%     71.45% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                6201      0.19%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     71.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               896669     28.02%     99.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               10886      0.34%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            77299042     66.22%     66.22% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult            2395125      2.05%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           4750598      4.07%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                31      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult          3460719      2.96%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              8371      0.01%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.32% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           21282163     18.23%     93.55% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           7529690      6.45%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            116725739                       # Type of FU issued
system.cpu00.iq.rate                         2.578287                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   3200592                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.027420                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        241362492                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        97936194                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     97142996                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          40343138                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes         19600674                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses     19364259                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             99099433                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses              20826898                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads        1084810                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       145978                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          928                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        32473                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          228                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       114638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                24811                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                298212                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              361237                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         121596470                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            5027                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            21203376                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts            7540393                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1954                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                36863                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              319691                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          928                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect        17964                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         4090                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts              22054                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           116647946                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            21246199                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           77793                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                     4820775                       # number of nop insts executed
system.cpu00.iew.exec_refs                   28774194                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               16318044                       # Number of branches executed
system.cpu00.iew.exec_stores                  7527995                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.576568                       # Inst execution rate
system.cpu00.iew.wb_sent                    116523194                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   116507255                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                78193862                       # num instructions producing a value
system.cpu00.iew.wb_consumers               106921027                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     2.573461                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.731324                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        730404                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2778                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts           21206                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     44927837                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.688572                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.256637                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     20763989     46.22%     46.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      3942547      8.78%     54.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2      3347394      7.45%     62.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      1962857      4.37%     66.81% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      2205076      4.91%     71.72% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      1597015      3.55%     75.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6       619249      1.38%     76.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       172740      0.38%     77.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     10316970     22.96%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     44927837                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          120791719                       # Number of instructions committed
system.cpu00.commit.committedOps            120791719                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     28565318                       # Number of memory references committed
system.cpu00.commit.loads                    21057398                       # Number of loads committed
system.cpu00.commit.membars                      1102                       # Number of memory barriers committed
system.cpu00.commit.branches                 16205457                       # Number of branches committed
system.cpu00.commit.fp_insts                 19355700                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               108332371                       # Number of committed integer instructions.
system.cpu00.commit.function_calls            3202145                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass      4776282      3.95%      3.95% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       76846498     63.62%     67.57% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult       2389242      1.98%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      4744804      3.93%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           27      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult      3460317      2.86%     76.34% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         8128      0.01%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      21058500     17.43%     93.78% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      7507921      6.22%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       120791719                       # Class of committed instruction
system.cpu00.commit.bw_lim_events            10316970                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  156096681                       # The number of ROB reads
system.cpu00.rob.rob_writes                 243150414                       # The number of ROB writes
system.cpu00.timesIdled                          1709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        238622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     986875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                 116015437                       # Number of Instructions Simulated
system.cpu00.committedOps                   116015437                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.390229                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.390229                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.562597                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.562597                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              148307399                       # number of integer regfile reads
system.cpu00.int_regfile_writes              79449291                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                18305789                       # number of floating regfile reads
system.cpu00.fp_regfile_writes               14838897                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                265188                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2455                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          495662                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.949625                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          26338510                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          495726                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           53.131185                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86396976                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.949625                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.999213                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.999213                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        55610397                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       55610397                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     18997137                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      18997137                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      7338941                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      7338941                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          913                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          913                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1214                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1214                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     26336078                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       26336078                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     26336078                       # number of overall hits
system.cpu00.dcache.overall_hits::total      26336078                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data      1050914                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1050914                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       167754                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       167754                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          368                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          368                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           11                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1218668                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1218668                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1218668                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1218668                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data  79324742178                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total  79324742178                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  13831527758                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  13831527758                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      5450895                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      5450895                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        81270                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        81270                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  93156269936                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  93156269936                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  93156269936                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  93156269936                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     20048051                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     20048051                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      7506695                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      7506695                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1225                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1225                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     27554746                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     27554746                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     27554746                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     27554746                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.052420                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.052420                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.022347                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.022347                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.287276                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.287276                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008980                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008980                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.044227                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.044227                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.044227                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.044227                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 75481.668508                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 75481.668508                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 82451.254563                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 82451.254563                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 14812.214674                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 14812.214674                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7388.181818                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7388.181818                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 76441.056905                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 76441.056905                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 76441.056905                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 76441.056905                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       403851                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11866                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    34.034300                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       268085                       # number of writebacks
system.cpu00.dcache.writebacks::total          268085                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       645231                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       645231                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        77586                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        77586                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       722817                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       722817                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       722817                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       722817                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       405683                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       405683                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        90168                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        90168                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       495851                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       495851                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       495851                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       495851                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  17251442964                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  17251442964                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   8862342126                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   8862342126                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      2280204                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      2280204                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        68499                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        68499                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  26113785090                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  26113785090                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  26113785090                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  26113785090                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.020236                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.020236                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.012012                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.012012                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.148322                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.148322                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008980                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008980                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.017995                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.017995                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.017995                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.017995                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 42524.441409                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 42524.441409                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 98286.999002                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 98286.999002                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 12001.073684                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12001.073684                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6227.181818                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6227.181818                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 52664.580872                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 52664.580872                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 52664.580872                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 52664.580872                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7432                       # number of replacements
system.cpu00.icache.tags.tagsinuse         511.001185                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          15819537                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7944                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1991.381798                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       676517022                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   511.001185                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.998049                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.998049                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        31665020                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       31665020                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst     15819537                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      15819537                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst     15819537                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       15819537                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst     15819537                       # number of overall hits
system.cpu00.icache.overall_hits::total      15819537                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         9001                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         9001                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         9001                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         9001                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         9001                       # number of overall misses
system.cpu00.icache.overall_misses::total         9001                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    741541149                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    741541149                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    741541149                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    741541149                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    741541149                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    741541149                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst     15828538                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     15828538                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst     15828538                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     15828538                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst     15828538                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     15828538                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.000569                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.000569                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 82384.307188                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 82384.307188                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 82384.307188                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 82384.307188                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 82384.307188                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 82384.307188                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          618                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              16                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    38.625000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7432                       # number of writebacks
system.cpu00.icache.writebacks::total            7432                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1056                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1056                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1056                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1056                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1056                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1056                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7945                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7945                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7945                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7945                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7945                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7945                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    545829057                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    545829057                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    545829057                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    545829057                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    545829057                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    545829057                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 68700.951164                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 68700.951164                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 68700.951164                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 68700.951164                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 68700.951164                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 68700.951164                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               1801414                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         1711793                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect           12332                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            1164658                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                888165                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           76.259726                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 43995                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5301347                       # DTB read hits
system.cpu01.dtb.read_misses                     2626                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5303973                       # DTB read accesses
system.cpu01.dtb.write_hits                   2449560                       # DTB write hits
system.cpu01.dtb.write_misses                      14                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses               2449574                       # DTB write accesses
system.cpu01.dtb.data_hits                    7750907                       # DTB hits
system.cpu01.dtb.data_misses                     2640                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                7753547                       # DTB accesses
system.cpu01.itb.fetch_hits                   1970723                       # ITB hits
system.cpu01.itb.fetch_misses                      52                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               1970775                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        6088090                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            19194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     21484182                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   1801414                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           932160                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     5945642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 25457                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        83945                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2017                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                 1970723                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 323                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          6063567                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.543159                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.475811                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2420300     39.92%     39.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 189320      3.12%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 377291      6.22%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 267807      4.42%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 507979      8.38%     62.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  43994      0.73%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  75797      1.25%     64.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 418441      6.90%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1762638     29.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            6063567                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.295891                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.528887                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 167355                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2581331                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 2921981                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              296580                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                12375                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              44861                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 355                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             21309783                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1871                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                12375                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 309427                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                600123                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        39968                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 3072045                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1945684                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             21226778                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                3716                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               341496                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1704543                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                 2859                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          15577129                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            31003847                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       18387666                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups        12616175                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps            15244480                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 332649                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             1141                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         1125                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1658357                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            5254918                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           2452642                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           50649                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          35164                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 20841045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1139                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                20857717                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           12067                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        254400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       144409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      6063567                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.439843                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      3.056502                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           2096753     34.58%     34.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            204310      3.37%     37.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            329999      5.44%     43.39% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            423071      6.98%     50.37% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            479201      7.90%     58.27% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            650696     10.73%     69.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            536584      8.85%     77.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            409216      6.75%     84.60% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            933737     15.40%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       6063567                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 18252      1.78%      1.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      1.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               25046      2.44%      4.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult             504181     49.21%     53.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                6474      0.63%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     54.07% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               468526     45.73%     99.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1988      0.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             7442807     35.68%     35.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              25782      0.12%     35.81% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     35.81% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           3192816     15.31%     51.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     51.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     51.11% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult          2411449     11.56%     62.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              8378      0.04%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.72% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5326674     25.54%     88.25% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           2449807     11.75%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             20857717                       # Type of FU issued
system.cpu01.iq.rate                         3.425987                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                   1024467                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.049117                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         21509881                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         7894685                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      7671084                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          27305654                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes         13202234                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses     13036004                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              7734151                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses              14148029                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          28564                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        62337                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3843                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        91175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                12375                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                279429                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              236763                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          21064427                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             728                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             5254918                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            2452642                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             1112                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 5103                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              228626                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        11530                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          543                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts              12073                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            20810674                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5303973                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           47043                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                      222243                       # number of nop insts executed
system.cpu01.iew.exec_refs                    7753547                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                1766903                       # Number of branches executed
system.cpu01.iew.exec_stores                  2449574                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.418260                       # Inst execution rate
system.cpu01.iew.wb_sent                     20713817                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    20707088                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                13632800                       # num instructions producing a value
system.cpu01.iew.wb_consumers                17119025                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     3.401245                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.796354                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        265044                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1084                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts           11979                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      5939077                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.501929                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.537851                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      2639971     44.45%     44.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       123735      2.08%     46.53% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       165611      2.79%     49.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       253881      4.27%     53.60% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       140018      2.36%     55.96% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       417403      7.03%     62.98% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       259400      4.37%     67.35% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       134324      2.26%     69.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8      1804734     30.39%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      5939077                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           20798227                       # Number of instructions committed
system.cpu01.commit.committedOps             20798227                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      7641380                       # Number of memory references committed
system.cpu01.commit.loads                     5192581                       # Number of loads committed
system.cpu01.commit.membars                        18                       # Number of memory barriers committed
system.cpu01.commit.branches                  1732100                       # Number of branches committed
system.cpu01.commit.fp_insts                 13028912                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                15578927                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              42158                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass       210447      1.01%      1.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        7314112     35.17%     36.18% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24843      0.12%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      3188098     15.33%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult      2411200     11.59%     63.22% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         8128      0.04%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       5192599     24.97%     88.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2448800     11.77%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        20798227                       # Class of committed instruction
system.cpu01.commit.bw_lim_events             1804734                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   25195729                       # The number of ROB reads
system.cpu01.rob.rob_writes                  42166975                       # The number of ROB writes
system.cpu01.timesIdled                           296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                   40171385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  20587784                       # Number of Instructions Simulated
system.cpu01.committedOps                    20587784                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.295714                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.295714                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.381649                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.381649                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               18257463                       # number of integer regfile reads
system.cpu01.int_regfile_writes               5313848                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                12436555                       # number of floating regfile reads
system.cpu01.fp_regfile_writes               10019114                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   141                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          104674                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          55.199425                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           7169471                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          104737                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           68.452132                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle     44046642618                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    55.199425                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.862491                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.862491                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        15375849                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       15375849                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      4724042                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4724042                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2444862                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2444862                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           19                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           18                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      7168904                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        7168904                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      7168904                       # number of overall hits
system.cpu01.dcache.overall_hits::total       7168904                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       462649                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       462649                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         3915                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         3915                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       466564                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       466564                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       466564                       # number of overall misses
system.cpu01.dcache.overall_misses::total       466564                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data  43646391351                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total  43646391351                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    230039434                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    230039434                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        52245                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        52245                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  43876430785                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  43876430785                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  43876430785                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  43876430785                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      5186691                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      5186691                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      2448777                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2448777                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7635468                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7635468                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7635468                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7635468                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.089199                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.089199                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.001599                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.001599                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.296296                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.296296                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.061105                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.061105                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.061105                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.061105                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 94340.183057                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 94340.183057                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 58758.476117                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 58758.476117                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  6530.625000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  6530.625000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 94041.612265                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 94041.612265                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 94041.612265                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 94041.612265                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       236575                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          344                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            6992                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    33.835097                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets   114.666667                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        50214                       # number of writebacks
system.cpu01.dcache.writebacks::total           50214                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       358657                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       358657                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         2938                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         2938                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            2                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       361595                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       361595                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       361595                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       361595                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       103992                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       103992                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          977                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          977                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       104969                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       104969                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       104969                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       104969                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   7055727885                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   7055727885                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     69948029                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     69948029                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        35991                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        35991                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   7125675914                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   7125675914                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   7125675914                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   7125675914                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020050                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020050                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.000399                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.000399                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.013748                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.013748                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.013748                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.013748                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 67848.756491                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 67848.756491                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 71594.707267                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 71594.707267                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5998.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5998.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 67883.621965                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 67883.621965                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 67883.621965                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 67883.621965                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             137                       # number of replacements
system.cpu01.icache.tags.tagsinuse         334.014472                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           1970056                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3817.937984                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   334.014472                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.652372                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.652372                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         3941962                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        3941962                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      1970056                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       1970056                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      1970056                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        1970056                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      1970056                       # number of overall hits
system.cpu01.icache.overall_hits::total       1970056                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          667                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          667                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          667                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          667                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          667                       # number of overall misses
system.cpu01.icache.overall_misses::total          667                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     75092319                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     75092319                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     75092319                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     75092319                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     75092319                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     75092319                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      1970723                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1970723                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      1970723                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1970723                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      1970723                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1970723                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000338                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000338                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 112582.187406                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 112582.187406                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 112582.187406                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 112582.187406                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 112582.187406                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 112582.187406                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu01.icache.writebacks::total             137                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          151                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          151                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          151                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          516                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          516                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          516                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     52520157                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     52520157                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     52520157                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     52520157                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     52520157                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     52520157                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000262                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 101783.250000                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 101783.250000                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 101783.250000                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 101783.250000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 101783.250000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 101783.250000                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               1877639                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         1792503                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect           12769                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            1166482                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                923588                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.177218                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 41609                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            56                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             56                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5549622                       # DTB read hits
system.cpu02.dtb.read_misses                     2799                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5552421                       # DTB read accesses
system.cpu02.dtb.write_hits                   2569073                       # DTB write hits
system.cpu02.dtb.write_misses                      12                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses               2569085                       # DTB write accesses
system.cpu02.dtb.data_hits                    8118695                       # DTB hits
system.cpu02.dtb.data_misses                     2811                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                8121506                       # DTB accesses
system.cpu02.itb.fetch_hits                   2051408                       # ITB hits
system.cpu02.itb.fetch_misses                      71                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               2051479                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        6213383                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            15924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     22462538                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   1877639                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           965197                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     6090248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 26213                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        87276                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1528                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 2051408                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 240                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          6208120                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.618251                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.476806                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2404250     38.73%     38.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 196282      3.16%     41.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 397960      6.41%     48.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 272001      4.38%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 529929      8.54%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  43085      0.69%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79155      1.28%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 439402      7.08%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1846056     29.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            6208120                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.302193                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.615186                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 170521                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2575547                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 3052546                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              309348                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                12882                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              42974                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             22284682                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1004                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                12882                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 318231                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                595047                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        13709                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 3209584                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1971391                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             22197737                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                4775                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               355778                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1720942                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                 2146                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          16284529                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            32430724                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       19188055                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups        13242663                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps            15936787                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 347742                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              337                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1729642                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            5500073                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           2571659                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           52334                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38438                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 21798592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                21816440                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           12671                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        265216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       150614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      6208120                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.514178                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      3.052782                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           2074182     33.41%     33.41% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            205895      3.32%     36.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            339384      5.47%     42.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            437071      7.04%     49.23% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            500670      8.06%     57.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            679123     10.94%     68.24% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            561958      9.05%     77.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7            428175      6.90%     84.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            981662     15.81%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       6208120                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 19610      1.82%      1.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      1.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               26321      2.44%      4.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult             531424     49.28%     53.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                7899      0.73%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     54.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               490863     45.52%     99.79% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                2290      0.21%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             7753741     35.54%     35.54% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              25830      0.12%     35.66% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     35.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           3350528     15.36%     51.02% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     51.02% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     51.02% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult          2531477     11.60%     62.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9502      0.04%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.66% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5576111     25.56%     88.22% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           2569247     11.78%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             21816440                       # Type of FU issued
system.cpu02.iq.rate                         3.511202                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                   1078407                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.049431                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         22261715                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         8208473                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      7972799                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          28670363                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes         13855941                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses     13684836                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              8038385                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses              14856458                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          28512                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        65398                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3527                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked        96906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                12882                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                261599                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              249081                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          22027396                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             699                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             5500073                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            2571659                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 5329                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              240696                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect        12057                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          574                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts              12631                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            21767396                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5552421                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           49044                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                      228468                       # number of nop insts executed
system.cpu02.iew.exec_refs                    8121506                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                1842176                       # Number of branches executed
system.cpu02.iew.exec_stores                  2569085                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.503308                       # Inst execution rate
system.cpu02.iew.wb_sent                     21665029                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    21657635                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                14265335                       # num instructions producing a value
system.cpu02.iew.wb_consumers                17911368                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     3.485643                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.796440                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        276099                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts           12545                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      6078551                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.578154                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.541081                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      2637061     43.38%     43.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       125117      2.06%     45.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       169045      2.78%     48.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       264930      4.36%     52.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       144029      2.37%     54.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       437934      7.20%     62.15% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       269033      4.43%     66.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       139204      2.29%     68.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8      1892198     31.13%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      6078551                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           21749993                       # Number of instructions committed
system.cpu02.commit.committedOps             21749993                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      8002807                       # Number of memory references committed
system.cpu02.commit.loads                     5434675                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                  1805735                       # Number of branches committed
system.cpu02.commit.fp_insts                 13678213                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                16276394                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              40067                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass       216285      0.99%      0.99% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        7619717     35.03%     36.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24864      0.11%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      3345761     15.38%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult      2531328     11.64%     63.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9216      0.04%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       5434689     24.99%     88.19% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2568133     11.81%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        21749993                       # Class of committed instruction
system.cpu02.commit.bw_lim_events             1892198                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   26210625                       # The number of ROB reads
system.cpu02.rob.rob_writes                  44094335                       # The number of ROB writes
system.cpu02.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                   40046092                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  21533712                       # Number of Instructions Simulated
system.cpu02.committedOps                    21533712                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.288542                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.288542                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.465698                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.465698                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               19048488                       # number of integer regfile reads
system.cpu02.int_regfile_writes               5508736                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                13055815                       # number of floating regfile reads
system.cpu02.fp_regfile_writes               10517471                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   168                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          109684                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          55.129523                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7509050                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          109745                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           68.422707                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle     44051399235                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    55.129523                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.861399                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.861399                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        16105811                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       16105811                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      4944319                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4944319                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2564645                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2564645                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           19                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           16                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      7508964                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7508964                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      7508964                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7508964                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       485501                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       485501                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         3468                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3468                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       488969                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       488969                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       488969                       # number of overall misses
system.cpu02.dcache.overall_misses::total       488969                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data  44205075000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total  44205075000                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    197360033                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    197360033                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        32508                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        32508                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        24381                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        24381                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  44402435033                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  44402435033                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  44402435033                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  44402435033                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      5429820                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      5429820                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      7997933                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7997933                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      7997933                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7997933                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.089414                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.089414                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.001350                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001350                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.061137                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.061137                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.061137                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.061137                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 91050.430380                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 91050.430380                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 56908.890715                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 56908.890715                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         8127                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         8127                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         8127                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 90808.282392                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 90808.282392                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 90808.282392                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 90808.282392                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       235291                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          226                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            7206                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    32.652095                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        53182                       # number of writebacks
system.cpu02.dcache.writebacks::total           53182                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       376445                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       376445                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         2603                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         2603                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       379048                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       379048                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       379048                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       379048                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       109056                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       109056                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          865                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          865                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       109921                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       109921                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       109921                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       109921                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   7123224942                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   7123224942                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     57915139                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     57915139                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        22059                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   7181140081                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   7181140081                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   7181140081                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   7181140081                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.020085                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.020085                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.013744                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.013744                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.013744                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.013744                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 65317.130117                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 65317.130117                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 66953.917919                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 66953.917919                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         7353                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7353                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6966                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6966                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 65330.010471                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 65330.010471                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 65330.010471                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 65330.010471                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              63                       # number of replacements
system.cpu02.icache.tags.tagsinuse         333.255910                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2050907                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         4725.592166                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   333.255910                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.650890                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.650890                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         4103250                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        4103250                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      2050907                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2050907                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      2050907                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2050907                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      2050907                       # number of overall hits
system.cpu02.icache.overall_hits::total       2050907                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          501                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          501                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          501                       # number of overall misses
system.cpu02.icache.overall_misses::total          501                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     20668122                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     20668122                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     20668122                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     20668122                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     20668122                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     20668122                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      2051408                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2051408                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      2051408                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2051408                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      2051408                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2051408                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000244                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000244                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000244                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000244                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000244                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 41253.736527                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 41253.736527                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 41253.736527                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 41253.736527                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 41253.736527                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 41253.736527                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           63                       # number of writebacks
system.cpu02.icache.writebacks::total              63                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           67                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           67                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           67                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          434                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          434                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          434                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     15559722                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     15559722                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     15559722                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     15559722                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     15559722                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     15559722                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000212                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000212                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000212                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 35851.894009                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 35851.894009                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 35851.894009                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 35851.894009                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 35851.894009                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 35851.894009                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               1953018                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         1867779                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect           13280                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            1212082                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                960457                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           79.240266                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 41652                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5785722                       # DTB read hits
system.cpu03.dtb.read_misses                     2741                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5788463                       # DTB read accesses
system.cpu03.dtb.write_hits                   2683957                       # DTB write hits
system.cpu03.dtb.write_misses                      12                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses               2683969                       # DTB write accesses
system.cpu03.dtb.data_hits                    8469679                       # DTB hits
system.cpu03.dtb.data_misses                     2753                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                8472432                       # DTB accesses
system.cpu03.itb.fetch_hits                   2133074                       # ITB hits
system.cpu03.itb.fetch_misses                      69                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               2133143                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        6476336                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            17318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     23419678                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   1953018                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          1002109                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     6347483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 27295                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        91170                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1507                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 2133074                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          6471161                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.619084                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.479374                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2509829     38.78%     38.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 205086      3.17%     41.95% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 412244      6.37%     48.32% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 280528      4.34%     52.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 552014      8.53%     61.19% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  43427      0.67%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  80575      1.25%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 459785      7.11%     70.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1927673     29.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            6471161                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.301562                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.616193                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 176109                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2686694                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 3184833                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              318935                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                13420                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              43006                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             23235830                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1008                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                13420                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 328967                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                582978                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        13263                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 3346342                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             2095021                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             23145301                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                5205                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               362436                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1839965                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                 2231                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          16975979                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            33817623                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       19979034                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups        13838583                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps            16613955                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 362024                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              348                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          329                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1785277                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            5739580                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           2686726                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           52797                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          38833                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 22731393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               350                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                22745125                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           13161                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        276092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       155709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      6471161                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.514845                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      3.057518                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           2171865     33.56%     33.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            210850      3.26%     36.82% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            349555      5.40%     42.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            451825      6.98%     49.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            518365      8.01%     57.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            709269     10.96%     68.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            584775      9.04%     77.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7            446021      6.89%     84.10% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8           1028636     15.90%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       6471161                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 19532      1.74%      1.74% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      1.74% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      1.74% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               27780      2.47%      4.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult             553611     49.24%     53.45% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                7893      0.70%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     54.15% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               512962     45.62%     99.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                2572      0.23%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             8064924     35.46%     35.46% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              25887      0.11%     35.57% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     35.57% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           3501205     15.39%     50.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     50.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     50.96% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult          2646162     11.63%     62.60% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9521      0.04%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5813286     25.56%     88.20% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           2684136     11.80%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             22745125                       # Type of FU issued
system.cpu03.iq.rate                         3.512036                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                   1124350                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.049433                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23151425                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         8528662                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      8283465                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          29947497                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes         14479465                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses     14301517                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              8351793                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses              15517678                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          28447                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        68118                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3814                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        95174                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                13420                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                245989                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              258373                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          22967951                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             609                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             5739580                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            2686726                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 5267                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              250065                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect        12536                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          603                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts              13139                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            22693674                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5788463                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           51451                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                      236208                       # number of nop insts executed
system.cpu03.iew.exec_refs                    8472432                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                1916490                       # Number of branches executed
system.cpu03.iew.exec_stores                  2683969                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.504092                       # Inst execution rate
system.cpu03.iew.wb_sent                     22592191                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    22584982                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                14881074                       # num instructions producing a value
system.cpu03.iew.wb_consumers                18684380                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     3.487309                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.796445                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        287414                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           317                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts           13053                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      6335904                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.579462                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.542275                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      2751300     43.42%     43.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       128645      2.03%     45.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       174334      2.75%     48.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       275886      4.35%     52.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       147590      2.33%     54.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       457536      7.22%     62.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       281977      4.45%     66.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       144832      2.29%     68.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8      1973804     31.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      6335904                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           22679129                       # Number of instructions committed
system.cpu03.commit.committedOps             22679129                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      8354374                       # Number of memory references committed
system.cpu03.commit.loads                     5671462                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                  1878411                       # Number of branches committed
system.cpu03.commit.fp_insts                 14294661                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                16961789                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              40093                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass       223482      0.99%      0.99% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        7924843     34.94%     35.93% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24892      0.11%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      3496289     15.42%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult      2646016     11.67%     63.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9216      0.04%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       5671478     25.01%     88.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2682913     11.83%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        22679129                       # Class of committed instruction
system.cpu03.commit.bw_lim_events             1973804                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   27326732                       # The number of ROB reads
system.cpu03.rob.rob_writes                  45977032                       # The number of ROB writes
system.cpu03.timesIdled                           193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                   39783139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  22455651                       # Number of Instructions Simulated
system.cpu03.committedOps                    22455651                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.288406                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.288406                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.467339                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.467339                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               19829379                       # number of integer regfile reads
system.cpu03.int_regfile_writes               5716159                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                13643566                       # number of floating regfile reads
system.cpu03.fp_regfile_writes               10990682                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   171                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          115109                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          51.909085                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           7839672                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          115170                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           68.070435                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle     44052135309                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    51.909085                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.811079                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.811079                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        16816121                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       16816121                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      5160386                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       5160386                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2679187                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2679187                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      7839573                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        7839573                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      7839573                       # number of overall hits
system.cpu03.dcache.overall_hits::total       7839573                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       507095                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       507095                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         3702                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         3702                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       510797                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       510797                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       510797                       # number of overall misses
system.cpu03.dcache.overall_misses::total       510797                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data  45934131402                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total  45934131402                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    215000043                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    215000043                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        27864                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        33669                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        33669                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  46149131445                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  46149131445                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  46149131445                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  46149131445                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      5667481                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      5667481                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2682889                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2682889                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      8350370                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      8350370                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      8350370                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      8350370                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.089474                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.089474                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.001380                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.001380                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.061171                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.061171                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.061171                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.061171                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 90582.891573                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 90582.891573                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 58076.726904                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 58076.726904                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6733.800000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6733.800000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 90347.303224                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 90347.303224                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 90347.303224                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 90347.303224                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       240588                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            7406                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    32.485552                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        55670                       # number of writebacks
system.cpu03.dcache.writebacks::total           55670                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       392658                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       392658                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         2790                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         2790                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       395448                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       395448                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       395448                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       395448                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       114437                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       114437                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          912                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          912                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       115349                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       115349                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       115349                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       115349                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   7425320625                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   7425320625                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     62583346                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     62583346                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   7487903971                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   7487903971                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   7487903971                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   7487903971                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020192                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020192                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.013814                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.013814                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.013814                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.013814                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 64885.663072                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 64885.663072                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 68622.089912                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 68622.089912                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5572.800000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5572.800000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 64915.204909                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 64915.204909                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 64915.204909                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 64915.204909                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              64                       # number of replacements
system.cpu03.icache.tags.tagsinuse         333.039651                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           2132573                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4902.466667                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   333.039651                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.650468                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.650468                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         4266583                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        4266583                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      2132573                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2132573                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      2132573                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2132573                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      2132573                       # number of overall hits
system.cpu03.icache.overall_hits::total       2132573                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          501                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          501                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          501                       # number of overall misses
system.cpu03.icache.overall_misses::total          501                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     20480040                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     20480040                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     20480040                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     20480040                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     20480040                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     20480040                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      2133074                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2133074                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      2133074                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2133074                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      2133074                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2133074                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000235                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000235                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 40878.323353                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 40878.323353                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 40878.323353                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 40878.323353                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 40878.323353                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 40878.323353                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu03.icache.writebacks::total              64                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           66                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           66                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           66                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          435                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          435                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          435                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     15279921                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     15279921                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     15279921                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     15279921                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     15279921                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     15279921                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 35126.255172                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 35126.255172                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 35126.255172                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 35126.255172                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 35126.255172                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 35126.255172                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               2028995                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         1943173                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect           13710                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            1266689                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                997998                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.787927                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 41868                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            57                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             57                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    6025852                       # DTB read hits
system.cpu04.dtb.read_misses                     2811                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                6028663                       # DTB read accesses
system.cpu04.dtb.write_hits                   2798767                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses               2798781                       # DTB write accesses
system.cpu04.dtb.data_hits                    8824619                       # DTB hits
system.cpu04.dtb.data_misses                     2825                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                8827444                       # DTB accesses
system.cpu04.itb.fetch_hits                   2215994                       # ITB hits
system.cpu04.itb.fetch_misses                      76                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses               2216070                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        6616392                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            16733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     24381123                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   2028995                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          1039866                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     6492414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 28309                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        86349                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1567                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 2215994                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 212                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          6611252                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.687822                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.477717                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2490594     37.67%     37.67% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 213563      3.23%     40.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 427436      6.47%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 289471      4.38%     51.75% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 575149      8.70%     60.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  44218      0.67%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  81956      1.24%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 480067      7.26%     69.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                2008798     30.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            6611252                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.306662                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.684957                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 181312                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2681497                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 3319785                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              328362                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                13947                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              43423                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 217                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             24191709                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 918                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                13947                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 339208                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                595970                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12524                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 3485557                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             2077697                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             24097352                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                4981                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               364296                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1814947                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                 2162                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          17671247                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            35211538                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       20776570                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups        14434964                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps            17290869                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 380378                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              331                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1838038                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            5980034                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2801655                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           52367                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          38809                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 23668403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                23678507                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           13927                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        291491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       166797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      6611252                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.581547                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      3.052825                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           2149432     32.51%     32.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            212895      3.22%     35.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            359092      5.43%     41.16% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            464932      7.03%     48.20% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            537326      8.13%     56.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            737632     11.16%     67.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            609222      9.21%     76.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7            465932      7.05%     83.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8           1074789     16.26%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       6611252                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 21226      1.81%      1.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               28897      2.46%      4.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult             576460     49.11%     53.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                8048      0.69%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     54.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               536616     45.71%     99.77% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                2678      0.23%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             8376812     35.38%     35.38% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              25915      0.11%     35.49% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     35.49% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           3651884     15.42%     50.91% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     50.91% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     50.91% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult          2760884     11.66%     62.57% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9513      0.04%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.61% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            6054549     25.57%     88.18% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2798946     11.82%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             23678507                       # Type of FU issued
system.cpu04.iq.rate                         3.578764                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                   1173925                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.049578                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23913860                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         8856117                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      8595271                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          31242258                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes         15104493                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses     14918039                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              8663450                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses              16188978                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          28583                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        71876                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          383                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         4000                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked        97335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                13947                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                238486                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              275249                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          23912751                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             482                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             5980034                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2801655                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 5313                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              266980                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          383                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect        13013                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts              13584                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            23625203                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             6028663                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           53304                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                      244014                       # number of nop insts executed
system.cpu04.iew.exec_refs                    8827444                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                1991131                       # Number of branches executed
system.cpu04.iew.exec_stores                  2798781                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.570708                       # Inst execution rate
system.cpu04.iew.wb_sent                     23520797                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    23513310                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                15501253                       # num instructions producing a value
system.cpu04.iew.wb_consumers                19466193                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     3.553796                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.796317                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        303360                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts           13503                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      6478452                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.644064                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.541501                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      2749827     42.45%     42.45% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       131878      2.04%     44.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       179704      2.77%     47.26% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       287602      4.44%     51.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       152384      2.35%     54.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       478292      7.38%     61.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       293543      4.53%     65.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       150226      2.32%     68.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8      2054996     31.72%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      6478452                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           23607896                       # Number of instructions committed
system.cpu04.commit.committedOps             23607896                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      8705813                       # Number of memory references committed
system.cpu04.commit.loads                     5908158                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                  1951030                       # Number of branches committed
system.cpu04.commit.fp_insts                 14911109                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                17646840                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              40121                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass       230654      0.98%      0.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        8229758     34.86%     35.84% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24920      0.11%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      3646817     15.45%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult      2760704     11.69%     63.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9216      0.04%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5908172     25.03%     88.15% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2797655     11.85%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        23607896                       # Class of committed instruction
system.cpu04.commit.bw_lim_events             2054996                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   28332814                       # The number of ROB reads
system.cpu04.rob.rob_writes                  47868826                       # The number of ROB writes
system.cpu04.timesIdled                           197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                   39643083                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  23377246                       # Number of Instructions Simulated
system.cpu04.committedOps                    23377246                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.283027                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.283027                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.533232                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.533232                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               20615838                       # number of integer regfile reads
system.cpu04.int_regfile_writes               5924693                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                14231392                       # number of floating regfile reads
system.cpu04.fp_regfile_writes               11463984                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   142                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          120531                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          54.310931                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           8169525                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          120592                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           67.745166                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle     44055348957                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    54.310931                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.848608                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.848608                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        17527374                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       17527374                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      5375694                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       5375694                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      2793745                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      2793745                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      8169439                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        8169439                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      8169439                       # number of overall hits
system.cpu04.dcache.overall_hits::total       8169439                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       529973                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       529973                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         3894                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         3894                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       533867                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       533867                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       533867                       # number of overall misses
system.cpu04.dcache.overall_misses::total       533867                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data  46178314083                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total  46178314083                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    212171219                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    212171219                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        15093                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        17415                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  46390485302                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  46390485302                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  46390485302                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  46390485302                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      5905667                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      5905667                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      8703306                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      8703306                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      8703306                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      8703306                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.089740                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.089740                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.001392                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.001392                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.061341                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.061341                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.061341                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.061341                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 87133.333364                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 87133.333364                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 54486.702363                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 54486.702363                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 86895.210421                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 86895.210421                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 86895.210421                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 86895.210421                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       231667                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs            7366                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    31.450855                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        56102                       # number of writebacks
system.cpu04.dcache.writebacks::total           56102                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       410152                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       410152                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         2955                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         2955                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       413107                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       413107                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       413107                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       413107                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       119821                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       119821                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          939                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          939                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       120760                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       120760                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       120760                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       120760                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   7422759459                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   7422759459                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     59068355                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     59068355                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   7481827814                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   7481827814                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   7481827814                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   7481827814                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.020289                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.020289                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.013875                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.013875                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.013875                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.013875                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 61948.735689                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 61948.735689                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 62905.596379                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 62905.596379                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 61956.176002                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 61956.176002                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 61956.176002                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 61956.176002                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              49                       # number of replacements
system.cpu04.icache.tags.tagsinuse         305.215971                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           2215544                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             392                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5651.897959                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   305.215971                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.596125                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.596125                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         4432380                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        4432380                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      2215544                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2215544                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      2215544                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2215544                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      2215544                       # number of overall hits
system.cpu04.icache.overall_hits::total       2215544                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          450                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          450                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          450                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          450                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          450                       # number of overall misses
system.cpu04.icache.overall_misses::total          450                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     17118945                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     17118945                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     17118945                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     17118945                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     17118945                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     17118945                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      2215994                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2215994                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      2215994                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2215994                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      2215994                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2215994                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000203                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000203                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 38042.100000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 38042.100000                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 38042.100000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 38042.100000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 38042.100000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 38042.100000                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu04.icache.writebacks::total              49                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           58                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           58                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           58                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          392                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          392                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          392                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     12794220                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     12794220                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     12794220                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     12794220                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     12794220                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     12794220                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 32638.316327                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 32638.316327                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 32638.316327                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 32638.316327                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 32638.316327                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 32638.316327                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               1868738                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         1783708                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect           12562                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             998435                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                921984                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           92.342917                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 41659                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5546475                       # DTB read hits
system.cpu05.dtb.read_misses                     2932                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5549407                       # DTB read accesses
system.cpu05.dtb.write_hits                   2566723                       # DTB write hits
system.cpu05.dtb.write_misses                      14                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses               2566737                       # DTB write accesses
system.cpu05.dtb.data_hits                    8113198                       # DTB hits
system.cpu05.dtb.data_misses                     2946                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                8116144                       # DTB accesses
system.cpu05.itb.fetch_hits                   2047643                       # ITB hits
system.cpu05.itb.fetch_misses                      66                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               2047709                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        6250979                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            15499                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     22403335                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   1868738                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           963643                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     6126102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 25793                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        89502                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1488                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 2047643                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 218                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          6245521                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.587104                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.477900                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2453607     39.29%     39.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 195884      3.14%     42.42% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 391657      6.27%     48.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 271897      4.35%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 531212      8.51%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  43238      0.69%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  77993      1.25%     63.49% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 440814      7.06%     70.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1839219     29.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            6245521                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.298951                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.583972                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 167610                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2619347                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 3052427                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              303948                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                12687                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              42796                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 218                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             22230045                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 884                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                12687                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 312810                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                582820                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        13539                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 3206812                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             2027351                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             22144470                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                4153                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               347288                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1782993                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                 2292                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          16246965                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            32363254                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       19128813                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups        13234437                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps            15904564                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 342401                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              334                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1699178                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5496076                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2569152                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           46453                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          30518                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 21753975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               340                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                21774790                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           12582                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        260957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       147447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      6245521                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.486465                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      3.059691                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           2124682     34.02%     34.02% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            204518      3.27%     37.29% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            337130      5.40%     42.69% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            434177      6.95%     49.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            496191      7.94%     57.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            678126     10.86%     68.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            560328      8.97%     77.42% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7            426833      6.83%     84.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            983536     15.75%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       6245521                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 18909      1.76%      1.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      1.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      1.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               26413      2.46%      4.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult             526463     49.04%     53.26% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                6142      0.57%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     53.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               493627     45.98%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                2028      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             7721594     35.46%     35.46% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              23651      0.11%     35.57% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     35.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           3350427     15.39%     50.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     50.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     50.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult          2531482     11.63%     62.58% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              7379      0.03%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.62% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5573378     25.60%     88.21% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2566875     11.79%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21774790                       # Type of FU issued
system.cpu05.iq.rate                         3.483421                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                   1073582                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049304                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         22229745                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         8166577                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      7938094                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          28651520                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes         13848953                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses     13677196                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              8003432                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses              14844936                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          28737                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        64598                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3098                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        97569                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                12687                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                266357                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              234999                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          21976486                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             611                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5496076                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2569152                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              319                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 5314                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              226633                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          259                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect        11970                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          457                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts              12427                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            21725842                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5549407                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           48948                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                      222171                       # number of nop insts executed
system.cpu05.iew.exec_refs                    8116144                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                1834271                       # Number of branches executed
system.cpu05.iew.exec_stores                  2566737                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.475590                       # Inst execution rate
system.cpu05.iew.wb_sent                     21622502                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    21615290                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                14238283                       # num instructions producing a value
system.cpu05.iew.wb_consumers                17859246                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     3.457905                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.797250                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        271630                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts           12353                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      6114390                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.549571                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.542528                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      2684433     43.90%     43.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       122927      2.01%     45.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       166924      2.73%     48.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       262799      4.30%     52.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       142115      2.32%     55.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       437161      7.15%     62.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       270607      4.43%     66.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       139009      2.27%     69.12% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8      1888415     30.88%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      6114390                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           21703462                       # Number of instructions committed
system.cpu05.commit.committedOps             21703462                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      7997532                       # Number of memory references committed
system.cpu05.commit.loads                     5431478                       # Number of loads committed
system.cpu05.commit.membars                        15                       # Number of memory barriers committed
system.cpu05.commit.branches                  1798139                       # Number of branches committed
system.cpu05.commit.fp_insts                 13670789                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                16239051                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              40061                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass       210108      0.97%      0.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        7588806     34.97%     35.93% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         22936      0.11%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      3345569     15.41%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult      2531328     11.66%     63.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         7168      0.03%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5431493     25.03%     88.18% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2566054     11.82%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        21703462                       # Class of committed instruction
system.cpu05.commit.bw_lim_events             1888415                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   26199234                       # The number of ROB reads
system.cpu05.rob.rob_writes                  43991668                       # The number of ROB writes
system.cpu05.timesIdled                           202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                   40008497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  21493358                       # Number of Instructions Simulated
system.cpu05.committedOps                    21493358                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.290833                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.290833                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.438399                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.438399                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               18996396                       # number of integer regfile reads
system.cpu05.int_regfile_writes               5480891                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                13047751                       # number of floating regfile reads
system.cpu05.fp_regfile_writes               10511027                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   190                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          109530                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          53.469922                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           7503111                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          109591                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           68.464664                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle     44052165495                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    53.469922                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.835468                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.835468                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        16093106                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       16093106                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      4940512                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       4940512                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2562511                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2562511                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           18                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      7503023                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        7503023                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      7503023                       # number of overall hits
system.cpu05.dcache.overall_hits::total       7503023                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       485098                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       485098                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         3525                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         3525                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       488623                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       488623                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       488623                       # number of overall misses
system.cpu05.dcache.overall_misses::total       488623                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data  45113629482                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total  45113629482                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    206444005                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    206444005                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        24381                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  45320073487                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  45320073487                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  45320073487                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  45320073487                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      5425610                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      5425610                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      7991646                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      7991646                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      7991646                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      7991646                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.089409                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.089409                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.001374                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.001374                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.061142                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.061142                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.061142                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.061142                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 92999.001196                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 92999.001196                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 58565.675177                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 58565.675177                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 92750.593990                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 92750.593990                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 92750.593990                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 92750.593990                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       244532                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            7318                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    33.415141                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets   113.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        50223                       # number of writebacks
system.cpu05.dcache.writebacks::total           50223                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       376160                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       376160                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         2659                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         2659                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       378819                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       378819                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       378819                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       378819                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       108938                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       108938                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          866                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          866                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       109804                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       109804                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       109804                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       109804                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   7253081631                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   7253081631                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     60069113                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     60069113                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   7313150744                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   7313150744                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   7313150744                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   7313150744                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020078                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020078                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.013740                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.013740                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.013740                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.013740                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 66579.904450                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 66579.904450                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 69363.871824                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 69363.871824                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 66601.860989                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 66601.860989                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 66601.860989                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 66601.860989                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              50                       # number of replacements
system.cpu05.icache.tags.tagsinuse         308.231324                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2047190                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             396                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5169.671717                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   308.231324                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.602014                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.602014                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         4095682                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        4095682                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      2047190                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2047190                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      2047190                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2047190                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      2047190                       # number of overall hits
system.cpu05.icache.overall_hits::total       2047190                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          453                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          453                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          453                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          453                       # number of overall misses
system.cpu05.icache.overall_misses::total          453                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     17827155                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     17827155                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     17827155                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     17827155                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     17827155                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     17827155                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      2047643                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2047643                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      2047643                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2047643                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      2047643                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2047643                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000221                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000221                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 39353.543046                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 39353.543046                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 39353.543046                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 39353.543046                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 39353.543046                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 39353.543046                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu05.icache.writebacks::total              50                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           57                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           57                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           57                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          396                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          396                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          396                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     13067055                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     13067055                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     13067055                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     13067055                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     13067055                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     13067055                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 32997.613636                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 32997.613636                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 32997.613636                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 32997.613636                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 32997.613636                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 32997.613636                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               1967017                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         1881672                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect           13407                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            1054540                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                968362                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           91.827906                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 41729                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5846637                       # DTB read hits
system.cpu06.dtb.read_misses                     2957                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                5849594                       # DTB read accesses
system.cpu06.dtb.write_hits                   2710199                       # DTB write hits
system.cpu06.dtb.write_misses                      14                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses               2710213                       # DTB write accesses
system.cpu06.dtb.data_hits                    8556836                       # DTB hits
system.cpu06.dtb.data_misses                     2971                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                8559807                       # DTB accesses
system.cpu06.itb.fetch_hits                   2150948                       # ITB hits
system.cpu06.itb.fetch_misses                      71                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses               2151019                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        6449906                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            16390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     23627776                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   1967017                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          1010091                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     6322842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 27577                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        90058                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1534                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 2150948                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 219                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          6444647                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.666264                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.477770                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2449581     38.01%     38.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 207842      3.23%     41.23% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 411517      6.39%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 284656      4.42%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 557066      8.64%     60.68% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  44875      0.70%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78971      1.23%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 464645      7.21%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1945494     30.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            6444647                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.304968                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.663274                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 176176                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2626562                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 3218982                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              319292                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                13577                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              43045                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 218                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             23441452                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 919                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                13577                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 328910                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                593615                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        14215                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 3380912                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             2023360                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             23349310                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                4243                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               358131                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1765714                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                 1466                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          17124580                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            34118764                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       20141008                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups        13977752                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps            16756857                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 367723                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              347                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1783305                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            5794917                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           2713084                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           50404                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          34878                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 22932320                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               343                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                22950401                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           13420                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        280662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       159368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      6444647                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.561157                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      3.052530                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           2111749     32.77%     32.77% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            211161      3.28%     36.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            349247      5.42%     41.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            453344      7.03%     48.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            524298      8.14%     56.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            712981     11.06%     67.70% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            592274      9.19%     76.89% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7            451771      7.01%     83.90% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8           1037822     16.10%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       6444647                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 20682      1.82%      1.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      1.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               27917      2.46%      4.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      4.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      4.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult             555415     48.91%     53.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                6291      0.55%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     53.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               522814     46.04%     99.79% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                2435      0.21%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             8121535     35.39%     35.39% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24974      0.11%     35.50% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     35.50% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           3536915     15.41%     50.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     50.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     50.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult          2673591     11.65%     62.56% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              8372      0.04%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5874635     25.60%     88.19% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           2710375     11.81%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             22950401                       # Type of FU issued
system.cpu06.iq.rate                         3.558254                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                   1135554                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.049479                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23234598                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         8587267                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      8338862                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          30259825                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes         14626365                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses     14444566                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              8407117                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses              15678834                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          28923                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        69009                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3962                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       101722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                13577                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                258965                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              252790                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          23169221                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             621                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             5794917                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            2713084                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              325                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 5366                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              244330                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect        12650                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          636                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts              13286                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            22898709                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5849594                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           51692                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                      236558                       # number of nop insts executed
system.cpu06.iew.exec_refs                    8559807                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                1929821                       # Number of branches executed
system.cpu06.iew.exec_stores                  2710213                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.550239                       # Inst execution rate
system.cpu06.iew.wb_sent                     22791034                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    22783428                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                15016444                       # num instructions producing a value
system.cpu06.iew.wb_consumers                18844181                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     3.532366                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.796874                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        292351                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           297                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts           13196                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      6309828                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.625374                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.541123                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      2694555     42.70%     42.70% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       129037      2.05%     44.75% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       175159      2.78%     47.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       278488      4.41%     51.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       149098      2.36%     54.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       462422      7.33%     61.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       284897      4.52%     66.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       146591      2.32%     68.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8      1989581     31.53%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      6309828                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           22875488                       # Number of instructions committed
system.cpu06.commit.committedOps             22875488                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      8435030                       # Number of memory references committed
system.cpu06.commit.loads                     5725908                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                  1891237                       # Number of branches committed
system.cpu06.commit.fp_insts                 14437285                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                17103509                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              40075                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass       223491      0.98%      0.98% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        7979644     34.88%     35.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         23932      0.10%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      3531905     15.44%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult      2673344     11.69%     63.09% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         8128      0.04%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       5725922     25.03%     88.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2709122     11.84%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        22875488                       # Class of committed instruction
system.cpu06.commit.bw_lim_events             1989581                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   27486266                       # The number of ROB reads
system.cpu06.rob.rob_writes                  46380316                       # The number of ROB writes
system.cpu06.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                   39809569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  22652001                       # Number of Instructions Simulated
system.cpu06.committedOps                    22652001                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.284739                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.284739                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.511989                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.511989                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               19993818                       # number of integer regfile reads
system.cpu06.int_regfile_writes               5750929                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                13779477                       # number of floating regfile reads
system.cpu06.fp_regfile_writes               11100391                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   132                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          115898                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          54.249331                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           7914020                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          115959                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           68.248433                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle     44054063730                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    54.249331                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.847646                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.847646                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        16978043                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       16978043                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      5208386                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       5208386                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2705253                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2705253                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      7913639                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        7913639                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      7913639                       # number of overall hits
system.cpu06.dcache.overall_hits::total       7913639                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       513470                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       513470                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         3853                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3853                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       517323                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       517323                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       517323                       # number of overall misses
system.cpu06.dcache.overall_misses::total       517323                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data  45518132331                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total  45518132331                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    202510634                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    202510634                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        15093                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        17415                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  45720642965                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  45720642965                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  45720642965                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  45720642965                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      5721856                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      5721856                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2709106                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2709106                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      8430962                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      8430962                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      8430962                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      8430962                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.089738                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.089738                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.001422                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.001422                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.061360                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.061360                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.061360                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.061360                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 88648.085245                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 88648.085245                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 52559.209447                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 52559.209447                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 88379.296813                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 88379.296813                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 88379.296813                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 88379.296813                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       236685                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            7482                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    31.633921                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        56948                       # number of writebacks
system.cpu06.dcache.writebacks::total           56948                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       398242                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       398242                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         2906                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         2906                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       401148                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       401148                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       401148                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       401148                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       115228                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       115228                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          947                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          947                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       116175                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       116175                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       116175                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       116175                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   7290002592                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   7290002592                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     58052568                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     58052568                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   7348055160                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   7348055160                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   7348055160                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   7348055160                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.020138                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.020138                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.013780                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.013780                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.013780                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.013780                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 63265.895373                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 63265.895373                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 61301.550158                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 61301.550158                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 63249.883021                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 63249.883021                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 63249.883021                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 63249.883021                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              50                       # number of replacements
system.cpu06.icache.tags.tagsinuse         307.686336                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           2150494                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5403.251256                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   307.686336                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.600950                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.600950                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         4302294                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        4302294                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      2150494                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       2150494                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      2150494                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        2150494                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      2150494                       # number of overall hits
system.cpu06.icache.overall_hits::total       2150494                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          454                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          454                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          454                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          454                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          454                       # number of overall misses
system.cpu06.icache.overall_misses::total          454                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     17209503                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     17209503                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     17209503                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     17209503                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     17209503                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     17209503                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      2150948                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      2150948                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      2150948                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      2150948                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      2150948                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      2150948                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000211                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000211                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 37906.394273                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 37906.394273                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 37906.394273                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 37906.394273                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 37906.394273                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 37906.394273                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu06.icache.writebacks::total              50                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           56                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           56                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           56                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          398                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          398                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     13439736                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     13439736                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     13439736                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     13439736                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     13439736                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     13439736                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 33768.180905                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 33768.180905                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 33768.180905                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 33768.180905                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 33768.180905                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 33768.180905                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               2050257                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         1964680                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect           13903                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            1260015                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               1008256                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           80.019365                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 41773                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    6096185                       # DTB read hits
system.cpu07.dtb.read_misses                     2987                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                6099172                       # DTB read accesses
system.cpu07.dtb.write_hits                   2831534                       # DTB write hits
system.cpu07.dtb.write_misses                      16                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses               2831550                       # DTB write accesses
system.cpu07.dtb.data_hits                    8927719                       # DTB hits
system.cpu07.dtb.data_misses                     3003                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                8930722                       # DTB accesses
system.cpu07.itb.fetch_hits                   2238647                       # ITB hits
system.cpu07.itb.fetch_misses                      73                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses               2238720                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        6728941                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            17154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     24652222                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   2050257                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          1050029                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     6606085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 28603                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        84681                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1568                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 2238647                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 234                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          6723826                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.666398                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.479507                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2558393     38.05%     38.05% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 216176      3.22%     41.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 431713      6.42%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 291755      4.34%     52.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 581083      8.64%     60.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  44501      0.66%     61.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  82515      1.23%     62.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 486092      7.23%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                2031598     30.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            6723826                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.304692                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.663611                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183723                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2754280                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3354441                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              332623                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                14078                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              43193                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             24460506                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 962                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                14078                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 343320                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                585644                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12751                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 3522696                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             2160656                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             24365493                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                4747                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents               366218                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1895498                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                 2424                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          17866491                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            35603687                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       20997886                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups        14605795                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps            17484441                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 382050                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              348                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          332                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1860824                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            6048015                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2834395                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           52825                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          38829                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 23932290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               353                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                23946162                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           13816                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        291853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       164882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      6723826                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.561389                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      3.056774                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           2211915     32.90%     32.90% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            217043      3.23%     36.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            361288      5.37%     41.50% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            470519      7.00%     48.50% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            542900      8.07%     56.57% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            745216     11.08%     67.65% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            615893      9.16%     76.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7            470468      7.00%     83.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8           1088584     16.19%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       6723826                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 20565      1.73%      1.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      1.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      1.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               29134      2.46%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult             582818     49.12%     53.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                7980      0.67%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     53.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               543218     45.79%     99.77% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                2728      0.23%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             8464996     35.35%     35.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              25890      0.11%     35.46% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     35.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           3694992     15.43%     50.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     50.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     50.89% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult          2793701     11.67%     62.56% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9523      0.04%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.60% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            6125352     25.58%     88.17% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2831704     11.83%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             23946162                       # Type of FU issued
system.cpu07.iq.rate                         3.558682                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                   1186443                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.049546                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         24208194                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         8941210                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      8683166                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          31608215                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes         15283601                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses     15094459                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              8754427                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses              16378174                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          28835                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        72161                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3922                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        99678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                14078                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                247000                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              260963                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          24178800                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             617                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             6048015                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2834395                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              329                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 5343                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              252520                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect        13171                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          590                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts              13761                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            23892085                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             6099172                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           54077                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                      246157                       # number of nop insts executed
system.cpu07.iew.exec_refs                    8930722                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                2012086                       # Number of branches executed
system.cpu07.iew.exec_stores                  2831550                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.550646                       # Inst execution rate
system.cpu07.iew.wb_sent                     23785429                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    23777625                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                15674555                       # num instructions producing a value
system.cpu07.iew.wb_consumers                19677552                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     3.533636                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.796570                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        303837                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts           13680                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      6592625                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.621244                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.542871                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      2823610     42.83%     42.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       132924      2.02%     44.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       181330      2.75%     47.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       290657      4.41%     52.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       152999      2.32%     54.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       482931      7.33%     61.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       297415      4.51%     66.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       151265      2.29%     68.46% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8      2079494     31.54%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      6592625                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           23873503                       # Number of instructions committed
system.cpu07.commit.committedOps             23873503                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      8806327                       # Number of memory references committed
system.cpu07.commit.loads                     5975854                       # Number of loads committed
system.cpu07.commit.membars                        17                       # Number of memory barriers committed
system.cpu07.commit.branches                  1971807                       # Number of branches committed
system.cpu07.commit.fp_insts                 15087237                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                17842802                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              40124                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass       232717      0.97%      0.97% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        8317001     34.84%     35.81% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24928      0.10%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      3689825     15.46%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult      2793472     11.70%     63.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9216      0.04%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       5975871     25.03%     88.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2830473     11.86%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        23873503                       # Class of committed instruction
system.cpu07.commit.bw_lim_events             2079494                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   28688508                       # The number of ROB reads
system.cpu07.rob.rob_writes                  48401058                       # The number of ROB writes
system.cpu07.timesIdled                           203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                   39530535                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  23640790                       # Number of Instructions Simulated
system.cpu07.committedOps                    23640790                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.284633                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.284633                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.513300                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.513300                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               20840687                       # number of integer regfile reads
system.cpu07.int_regfile_writes               5983205                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                14399439                       # number of floating regfile reads
system.cpu07.fp_regfile_writes               11599563                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   168                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          121601                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          51.835553                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           8265172                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          121662                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           67.935526                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       702973890                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    51.835553                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.809931                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.809931                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        17729216                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       17729216                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      5438508                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       5438508                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      2826560                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      2826560                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           24                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      8265068                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        8265068                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      8265068                       # number of overall hits
system.cpu07.dcache.overall_hits::total       8265068                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       534714                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       534714                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         3890                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         3890                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            3                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       538604                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       538604                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       538604                       # number of overall misses
system.cpu07.dcache.overall_misses::total       538604                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data  47110241817                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total  47110241817                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    231228518                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    231228518                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        29025                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  47341470335                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  47341470335                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  47341470335                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  47341470335                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      5973222                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      5973222                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      8803672                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      8803672                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      8803672                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      8803672                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.089519                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.089519                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.001374                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.001374                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.061179                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.061179                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.061179                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.061179                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 88103.625147                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 88103.625147                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 59441.778406                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 59441.778406                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         6192                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         6192                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 87896.618545                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 87896.618545                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 87896.618545                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 87896.618545                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       243516                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            7666                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    31.765719                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        58506                       # number of writebacks
system.cpu07.dcache.writebacks::total           58506                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       413834                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       413834                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         2928                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         2928                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            1                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       416762                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       416762                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       416762                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       416762                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       120880                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       120880                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          962                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          962                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       121842                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       121842                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       121842                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       121842                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   7605650628                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   7605650628                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     65665123                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     65665123                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   7671315751                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   7671315751                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   7671315751                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   7671315751                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020237                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020237                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.013840                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.013840                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.013840                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.013840                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 62919.015784                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 62919.015784                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 68258.963617                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 68258.963617                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 62961.177188                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 62961.177188                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 62961.177188                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 62961.177188                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              64                       # number of replacements
system.cpu07.icache.tags.tagsinuse         325.601933                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           2238159                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             427                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5241.590164                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   325.601933                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.635941                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.635941                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         4477721                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        4477721                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      2238159                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2238159                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      2238159                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2238159                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      2238159                       # number of overall hits
system.cpu07.icache.overall_hits::total       2238159                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          488                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          488                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          488                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          488                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          488                       # number of overall misses
system.cpu07.icache.overall_misses::total          488                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     17612370                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     17612370                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     17612370                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     17612370                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     17612370                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     17612370                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      2238647                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2238647                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      2238647                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2238647                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      2238647                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2238647                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000218                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000218                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 36090.922131                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 36090.922131                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 36090.922131                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 36090.922131                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 36090.922131                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 36090.922131                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu07.icache.writebacks::total              64                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           61                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           61                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           61                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          427                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          427                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          427                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     13368915                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     13368915                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     13368915                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     13368915                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     13368915                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     13368915                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 31308.934426                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 31308.934426                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 31308.934426                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 31308.934426                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 31308.934426                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 31308.934426                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               2125458                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2039647                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect           14348                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            1241377                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               1045282                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           84.203429                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 41860                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    6335239                       # DTB read hits
system.cpu08.dtb.read_misses                     2948                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                6338187                       # DTB read accesses
system.cpu08.dtb.write_hits                   2946321                       # DTB write hits
system.cpu08.dtb.write_misses                      14                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses               2946335                       # DTB write accesses
system.cpu08.dtb.data_hits                    9281560                       # DTB hits
system.cpu08.dtb.data_misses                     2962                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                9284522                       # DTB accesses
system.cpu08.itb.fetch_hits                   2320630                       # ITB hits
system.cpu08.itb.fetch_misses                      70                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses               2320700                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        6874810                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            17761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     25608587                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   2125458                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          1087142                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     6745067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 29549                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        90614                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1519                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 2320630                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 209                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          6869770                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.727721                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.477730                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2546973     37.08%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 224285      3.26%     40.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 446698      6.50%     46.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 299541      4.36%     51.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 603677      8.79%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  45531      0.66%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  83809      1.22%     61.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 506982      7.38%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                2112274     30.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            6869770                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.309166                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.724988                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 188588                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2744590                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 3490228                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              341184                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                14566                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              43415                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 214                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             25412319                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 902                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                14566                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 352540                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                573702                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12843                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 3662749                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             2162756                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             25314136                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                4891                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents               375909                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1891032                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                 1685                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          18558978                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            36992767                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       21791369                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups        15201394                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps            18161433                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 397545                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1903846                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            6287425                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2949342                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           52494                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          38920                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 24865463                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                24876359                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           14614                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        303307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       173706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      6869770                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.621134                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      3.054078                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           2200594     32.03%     32.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            218604      3.18%     35.22% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            367569      5.35%     40.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            481864      7.01%     47.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            560291      8.16%     55.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            772422     11.24%     66.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            641195      9.33%     76.31% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7            491267      7.15%     83.46% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8           1135964     16.54%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       6869770                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 22291      1.80%      1.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      1.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      1.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               30437      2.46%      4.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult             605215     48.96%     53.22% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                7926      0.64%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     53.86% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               567230     45.89%     99.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                3090      0.25%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             8775045     35.27%     35.27% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              25926      0.10%     35.38% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     35.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           3845627     15.46%     50.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     50.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     50.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult          2908393     11.69%     62.53% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9514      0.04%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.57% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            6365361     25.59%     88.16% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2946489     11.84%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             24876359                       # Type of FU issued
system.cpu08.iq.rate                         3.618479                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                   1236189                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.049693                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         24971908                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         9263213                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      8992643                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          32901383                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes         15906241                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses     15710971                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              9063774                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses              17048770                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          29016                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        74849                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4122                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       101633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                14566                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                231901                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              260683                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          25119661                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             576                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             6287425                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2949342                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 5345                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              252284                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect        13641                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          574                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts              14215                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            24820493                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             6338187                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           55866                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                      253863                       # number of nop insts executed
system.cpu08.iew.exec_refs                    9284522                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2086308                       # Number of branches executed
system.cpu08.iew.exec_stores                  2946335                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.610353                       # Inst execution rate
system.cpu08.iew.wb_sent                     24711385                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    24703614                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                16296291                       # num instructions producing a value
system.cpu08.iew.wb_consumers                20458432                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     3.593352                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.796556                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        315758                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts           14140                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      6730799                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.684911                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.541369                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      2817737     41.86%     41.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       136247      2.02%     43.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       186839      2.78%     46.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       302018      4.49%     51.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       158018      2.35%     53.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       503483      7.48%     60.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       309044      4.59%     65.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       156642      2.33%     67.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8      2160771     32.10%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      6730799                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           24802392                       # Number of instructions committed
system.cpu08.commit.committedOps             24802392                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      9157796                       # Number of memory references committed
system.cpu08.commit.loads                     6212576                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                  2044455                       # Number of branches committed
system.cpu08.commit.fp_insts                 15703685                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                18527955                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              40159                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass       239905      0.97%      0.97% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        8621992     34.76%     35.73% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24956      0.10%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      3840353     15.48%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult      2908160     11.73%     63.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9216      0.04%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       6212590     25.05%     88.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2945220     11.87%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        24802392                       # Class of committed instruction
system.cpu08.commit.bw_lim_events             2160771                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   29686228                       # The number of ROB reads
system.cpu08.rob.rob_writes                  50284522                       # The number of ROB writes
system.cpu08.timesIdled                           201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                   39384665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  24562491                       # Number of Instructions Simulated
system.cpu08.committedOps                    24562491                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.279891                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.279891                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.572825                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.572825                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               21623056                       # number of integer regfile reads
system.cpu08.int_regfile_writes               6189782                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                14987276                       # number of floating regfile reads
system.cpu08.fp_regfile_writes               12072705                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   150                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          127074                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          55.850052                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           8592909                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          127134                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           67.589386                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle     44053126803                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    55.850052                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.872657                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.872657                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        18438752                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       18438752                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      5651744                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       5651744                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      2941084                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      2941084                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           13                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      8592828                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        8592828                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      8592828                       # number of overall hits
system.cpu08.dcache.overall_hits::total       8592828                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       558772                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       558772                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         4120                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         4120                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       562892                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       562892                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       562892                       # number of overall misses
system.cpu08.dcache.overall_misses::total       562892                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data  47613218364                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total  47613218364                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    216395552                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    216395552                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        15093                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        17415                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  47829613916                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  47829613916                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  47829613916                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  47829613916                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      6210516                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      6210516                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      9155720                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      9155720                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      9155720                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      9155720                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.089972                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.089972                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.001399                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.001399                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.061480                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.061480                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.061480                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.061480                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 85210.458584                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 85210.458584                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 52523.192233                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 52523.192233                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 84971.209248                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 84971.209248                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 84971.209248                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 84971.209248                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       234560                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          252                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs            7617                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    30.794276                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          252                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        63369                       # number of writebacks
system.cpu08.dcache.writebacks::total           63369                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       432460                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       432460                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         3123                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         3123                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       435583                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       435583                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       435583                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       435583                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       126312                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       126312                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          997                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          997                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       127309                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       127309                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       127309                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       127309                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   7613514081                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   7613514081                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     59114280                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     59114280                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   7672628361                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   7672628361                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   7672628361                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   7672628361                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.020338                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.020338                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.013905                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.013905                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.013905                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.013905                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 60275.461405                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 60275.461405                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 59292.156469                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 59292.156469                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 60267.760810                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 60267.760810                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 60267.760810                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 60267.760810                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              49                       # number of replacements
system.cpu08.icache.tags.tagsinuse         305.678307                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           2320180                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             393                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5903.765903                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   305.678307                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.597028                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.597028                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         4641653                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        4641653                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      2320180                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2320180                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      2320180                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2320180                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      2320180                       # number of overall hits
system.cpu08.icache.overall_hits::total       2320180                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          450                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          450                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          450                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          450                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          450                       # number of overall misses
system.cpu08.icache.overall_misses::total          450                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     17722665                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     17722665                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     17722665                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     17722665                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     17722665                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     17722665                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      2320630                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2320630                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      2320630                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2320630                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      2320630                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2320630                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000194                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000194                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000194                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000194                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000194                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 39383.700000                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 39383.700000                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 39383.700000                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 39383.700000                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 39383.700000                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 39383.700000                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu08.icache.writebacks::total              49                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           57                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           57                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           57                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          393                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          393                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          393                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     13200570                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     13200570                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     13200570                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     13200570                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     13200570                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     13200570                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000169                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000169                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000169                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 33589.236641                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 33589.236641                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 33589.236641                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 33589.236641                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 33589.236641                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 33589.236641                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               1944214                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         1858980                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect           13069                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            1098875                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                959113                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           87.281356                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 41736                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5786757                       # DTB read hits
system.cpu09.dtb.read_misses                     3030                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5789787                       # DTB read accesses
system.cpu09.dtb.write_hits                   2681536                       # DTB write hits
system.cpu09.dtb.write_misses                      14                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses               2681550                       # DTB write accesses
system.cpu09.dtb.data_hits                    8468293                       # DTB hits
system.cpu09.dtb.data_misses                     3044                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                8471337                       # DTB accesses
system.cpu09.itb.fetch_hits                   2129785                       # ITB hits
system.cpu09.itb.fetch_misses                      67                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses               2129852                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        6452989                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            15919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     23362726                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   1944214                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          1000849                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     6330513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 26819                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        86905                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1479                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 2129785                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 221                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          6448260                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.623105                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.478613                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2497407     38.73%     38.73% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 204635      3.17%     41.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 406867      6.31%     48.21% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 280553      4.35%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 553755      8.59%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  44328      0.69%     61.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  79249      1.23%     63.07% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 461184      7.15%     70.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1920282     29.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            6448260                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.301289                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.620450                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 174389                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2677713                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 3179891                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              316162                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                13200                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              42879                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             23181015                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 911                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                13200                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 325837                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                595372                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        12213                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 3340219                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             2074514                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             23091663                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                4028                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents               355304                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1821721                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                 2094                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          16938135                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            33749775                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       19919394                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups        13830377                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps            16581660                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 356475                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1767648                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            5735507                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           2684136                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           46552                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          30610                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 22686458                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               342                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                22706955                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           13149                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        271598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       153357                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      6448260                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.521408                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      3.060109                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           2162558     33.54%     33.54% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            208435      3.23%     36.77% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            347987      5.40%     42.17% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            448453      6.95%     49.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            514185      7.97%     57.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            706236     10.95%     68.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            584050      9.06%     77.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7            445881      6.91%     84.02% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8           1030475     15.98%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       6448260                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 19687      1.75%      1.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    1      0.00%      1.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               27733      2.47%      4.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult             551109     49.10%     53.33% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                6102      0.54%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     53.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               515395     45.92%     99.79% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                2358      0.21%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             8032185     35.37%     35.37% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              23678      0.10%     35.48% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     35.48% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           3501155     15.42%     50.90% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     50.90% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     50.90% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult          2646182     11.65%     62.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              7412      0.03%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.58% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5814654     25.61%     88.19% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           2681685     11.81%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             22706955                       # Type of FU issued
system.cpu09.iq.rate                         3.518827                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                   1122385                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.049429                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23056852                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         8485421                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      8248309                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          29940852                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes         14473235                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses     14293986                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              8316050                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses              15513286                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          29070                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        67261                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3310                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked       100063                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                13200                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                261220                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              253830                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          22916624                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             708                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             5735507                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            2684136                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 5251                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              245511                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          259                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect        12461                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          465                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts              12926                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            22656096                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5789787                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           50859                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                      229824                       # number of nop insts executed
system.cpu09.iew.exec_refs                    8471337                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                1908506                       # Number of branches executed
system.cpu09.iew.exec_stores                  2681550                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.510946                       # Inst execution rate
system.cpu09.iew.wb_sent                     22549751                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    22542295                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                14854501                       # num instructions producing a value
system.cpu09.iew.wb_consumers                18638573                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     3.493311                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.796976                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        282824                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts           12860                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      6318023                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.582213                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.543479                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      2744853     43.44%     43.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       126405      2.00%     45.45% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       172126      2.72%     48.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       274271      4.34%     52.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       145508      2.30%     54.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       457566      7.24%     62.06% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       282663      4.47%     66.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       143856      2.28%     68.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8      1970775     31.19%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      6318023                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           22632502                       # Number of instructions committed
system.cpu09.commit.committedOps             22632502                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      8349072                       # Number of memory references committed
system.cpu09.commit.loads                     5668246                       # Number of loads committed
system.cpu09.commit.membars                        15                       # Number of memory barriers committed
system.cpu09.commit.branches                  1870799                       # Number of branches committed
system.cpu09.commit.fp_insts                 14287237                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                16924351                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              40089                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass       217304      0.96%      0.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        7893866     34.88%     35.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         22964      0.10%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      3496097     15.45%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult      2646016     11.69%     63.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         7168      0.03%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       5668261     25.04%     88.15% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2680826     11.85%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        22632502                       # Class of committed instruction
system.cpu09.commit.bw_lim_events             1970775                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   27260637                       # The number of ROB reads
system.cpu09.rob.rob_writes                  45873843                       # The number of ROB writes
system.cpu09.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          4729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                   39806486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  22415202                       # Number of Instructions Simulated
system.cpu09.committedOps                    22415202                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.287884                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.287884                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.473615                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.473615                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               19780906                       # number of integer regfile reads
system.cpu09.int_regfile_writes               5688104                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                13635570                       # number of floating regfile reads
system.cpu09.fp_regfile_writes               10984492                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   190                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          114501                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          55.013997                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           7834158                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          114562                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           68.383565                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle     44052211935                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    55.013997                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.859594                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.859594                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        16802713                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       16802713                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      5156931                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       5156931                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      2677132                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      2677132                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           19                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           14                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      7834063                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        7834063                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      7834063                       # number of overall hits
system.cpu09.dcache.overall_hits::total       7834063                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       506225                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       506225                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         3676                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         3676                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       509901                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       509901                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       509901                       # number of overall misses
system.cpu09.dcache.overall_misses::total       509901                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data  46114938576                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total  46114938576                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    212287284                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    212287284                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        15093                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        23220                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  46327225860                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  46327225860                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  46327225860                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  46327225860                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      5663156                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      5663156                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      8343964                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      8343964                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      8343964                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      8343964                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.089389                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.089389                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.001371                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.001371                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.061110                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061110                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.061110                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061110                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 91095.735248                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 91095.735248                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 57749.533188                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 57749.533188                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 90855.334388                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 90855.334388                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 90855.334388                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 90855.334388                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       245420                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            7511                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    32.674744                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets   111.500000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        60235                       # number of writebacks
system.cpu09.dcache.writebacks::total           60235                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       392349                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       392349                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         2773                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         2773                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       395122                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       395122                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       395122                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       395122                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       113876                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       113876                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          903                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          903                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       114779                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       114779                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       114779                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       114779                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   7434872172                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   7434872172                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     61580705                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     61580705                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   7496452877                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   7496452877                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   7496452877                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   7496452877                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020108                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020108                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.013756                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.013756                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013756                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013756                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 65289.193263                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 65289.193263                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 68195.686600                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 68195.686600                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 65312.059497                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 65312.059497                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 65312.059497                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 65312.059497                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              50                       # number of replacements
system.cpu09.icache.tags.tagsinuse         309.737037                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2129326                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5350.065327                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   309.737037                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.604955                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.604955                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         4259968                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        4259968                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      2129326                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2129326                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      2129326                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2129326                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      2129326                       # number of overall hits
system.cpu09.icache.overall_hits::total       2129326                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          459                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          459                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          459                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          459                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          459                       # number of overall misses
system.cpu09.icache.overall_misses::total          459                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     16992396                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     16992396                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     16992396                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     16992396                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     16992396                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     16992396                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      2129785                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2129785                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      2129785                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2129785                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      2129785                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2129785                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000216                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000216                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 37020.470588                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 37020.470588                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 37020.470588                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 37020.470588                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 37020.470588                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 37020.470588                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu09.icache.writebacks::total              50                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           61                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           61                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           61                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          398                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          398                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          398                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     12463335                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     12463335                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     12463335                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     12463335                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     12463335                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     12463335                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 31314.912060                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 31314.912060                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 31314.912060                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 31314.912060                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 31314.912060                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 31314.912060                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               2041747                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         1956308                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect           13808                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            1156057                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               1006741                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           87.084028                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 41739                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    6094153                       # DTB read hits
system.cpu10.dtb.read_misses                     3131                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                6097284                       # DTB read accesses
system.cpu10.dtb.write_hits                   2829384                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses               2829398                       # DTB write accesses
system.cpu10.dtb.data_hits                    8923537                       # DTB hits
system.cpu10.dtb.data_misses                     3145                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                8926682                       # DTB accesses
system.cpu10.itb.fetch_hits                   2235445                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses               2235514                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        6652509                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            16654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     24597612                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   2041747                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          1048480                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     6527304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 28353                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        88389                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1541                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 2235445                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          6648101                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.699946                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.477361                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2493495     37.51%     37.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 215732      3.25%     40.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 426038      6.41%     47.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 291142      4.38%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 582565      8.76%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  45752      0.69%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  81335      1.22%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 486988      7.33%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                2025054     30.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            6648101                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.306914                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.697494                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182237                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2682473                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 3350927                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              330107                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                13968                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              43139                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 215                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             24408100                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 910                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                13968                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 340167                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                577436                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        11957                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 3518520                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             2097664                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             24313330                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                4449                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               370107                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1835175                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                 1935                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          17829786                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            35537817                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       20941649                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups        14596164                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps            17452165                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 377621                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              332                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1841514                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            6043835                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           2831987                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46203                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          30286                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 23887551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                23904889                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           13745                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        287518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       162800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      6648101                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.595747                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      3.054370                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           2150340     32.35%     32.35% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            214215      3.22%     35.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            359766      5.41%     40.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            466002      7.01%     47.99% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            540660      8.13%     56.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            741292     11.15%     67.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            616388      9.27%     76.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7            469796      7.07%     83.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           1089642     16.39%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       6648101                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 21396      1.81%      1.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               29336      2.48%      4.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      4.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      4.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult             580751     49.00%     53.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                6089      0.51%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     53.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               545042     45.98%     99.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                2675      0.23%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             8432020     35.27%     35.27% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              23799      0.10%     35.37% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     35.37% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           3694827     15.46%     50.83% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     50.83% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     50.83% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult          2793653     11.69%     62.52% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              7421      0.03%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.55% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            6123606     25.62%     88.16% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           2829559     11.84%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             23904889                       # Type of FU issued
system.cpu10.iq.rate                         3.593364                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                   1185289                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.049584                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         24058570                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         8901691                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      8647955                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          31598343                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes         15274001                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses     15086816                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              8717709                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses              16372465                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          29112                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        71185                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          289                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3602                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       101925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                13968                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                237436                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              261108                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          24127713                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             582                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             6043835                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            2831987                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 5444                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              252679                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          289                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect        13124                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          550                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts              13674                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            23851150                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             6097284                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           53739                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                      239827                       # number of nop insts executed
system.cpu10.iew.exec_refs                    8926682                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                2004046                       # Number of branches executed
system.cpu10.iew.exec_stores                  2829398                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.585286                       # Inst execution rate
system.cpu10.iew.wb_sent                     23742765                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    23734771                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                15650624                       # num instructions producing a value
system.cpu10.iew.wb_consumers                19636214                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     3.567792                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.797029                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        299177                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts           13600                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      6513841                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.657891                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.541723                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      2753898     42.28%     42.28% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       130908      2.01%     44.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       180275      2.77%     47.05% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       289084      4.44%     51.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       152525      2.34%     53.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       483676      7.43%     61.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       298582      4.58%     65.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       150906      2.32%     68.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8      2073987     31.84%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      6513841                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           23826920                       # Number of instructions committed
system.cpu10.commit.committedOps             23826920                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      8801035                       # Number of memory references committed
system.cpu10.commit.loads                     5972650                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                  1964208                       # Number of branches committed
system.cpu10.commit.fp_insts                 15079813                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                17805390                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              40125                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass       226556      0.95%      0.95% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        8286042     34.78%     35.73% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         23000      0.10%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      3689633     15.49%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult      2793472     11.72%     63.03% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         7168      0.03%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       5972664     25.07%     88.13% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2828385     11.87%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        23826920                       # Class of committed instruction
system.cpu10.commit.bw_lim_events             2073987                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   28564001                       # The number of ROB reads
system.cpu10.rob.rob_writes                  48297926                       # The number of ROB writes
system.cpu10.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          4408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                   39606967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  23600368                       # Number of Instructions Simulated
system.cpu10.committedOps                    23600368                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.281882                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.281882                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.547589                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.547589                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               20789103                       # number of integer regfile reads
system.cpu10.int_regfile_writes               5955370                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                14391347                       # number of floating regfile reads
system.cpu10.fp_regfile_writes               11593080                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   186                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          121328                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          54.183925                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           8258054                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          121388                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           68.030234                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle     44054090433                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    54.183925                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.846624                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.846624                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        17716476                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       17716476                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      5433547                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       5433547                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      2824424                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      2824424                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           13                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      8257971                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        8257971                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      8257971                       # number of overall hits
system.cpu10.dcache.overall_hits::total       8257971                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       535521                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       535521                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         3945                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         3945                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       539466                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       539466                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       539466                       # number of overall misses
system.cpu10.dcache.overall_misses::total       539466                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data  46597842594                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  46597842594                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    214422761                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    214422761                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        15093                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        17415                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  46812265355                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  46812265355                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  46812265355                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  46812265355                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      5969068                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      5969068                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      8797437                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      8797437                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      8797437                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      8797437                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.089716                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.089716                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.001395                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.001395                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.061321                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.061321                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.061321                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.061321                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 87014.034172                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 87014.034172                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 54353.044613                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 54353.044613                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 86775.191310                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 86775.191310                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 86775.191310                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 86775.191310                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       235675                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7704                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    30.591251                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        68377                       # number of writebacks
system.cpu10.dcache.writebacks::total           68377                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       414868                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       414868                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         2997                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         2997                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       417865                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       417865                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       417865                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       417865                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       120653                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       120653                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          948                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          948                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       121601                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       121601                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       121601                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       121601                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   7480442583                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   7480442583                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     59089622                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     59089622                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   7539532205                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   7539532205                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   7539532205                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   7539532205                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.020213                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.020213                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013822                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013822                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.013822                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013822                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 61999.640150                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 61999.640150                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 62330.824895                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 62330.824895                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 62002.222062                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 62002.222062                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 62002.222062                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 62002.222062                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              49                       # number of replacements
system.cpu10.icache.tags.tagsinuse         304.605962                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2234991                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             392                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5701.507653                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   304.605962                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.594934                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.594934                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         4471282                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        4471282                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      2234991                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2234991                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      2234991                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2234991                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      2234991                       # number of overall hits
system.cpu10.icache.overall_hits::total       2234991                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          454                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          454                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          454                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          454                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          454                       # number of overall misses
system.cpu10.icache.overall_misses::total          454                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     16334109                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     16334109                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     16334109                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     16334109                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     16334109                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     16334109                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      2235445                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2235445                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      2235445                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2235445                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      2235445                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2235445                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000203                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000203                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 35978.213656                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 35978.213656                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 35978.213656                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 35978.213656                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 35978.213656                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 35978.213656                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu10.icache.writebacks::total              49                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           62                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           62                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           62                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          392                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          392                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          392                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     12155670                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     12155670                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     12155670                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     12155670                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     12155670                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     12155670                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 31009.362245                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 31009.362245                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 31009.362245                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 31009.362245                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 31009.362245                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 31009.362245                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               2139404                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         2053644                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect           14543                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            1212383                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               1052938                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           86.848628                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 41874                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    6390863                       # DTB read hits
system.cpu11.dtb.read_misses                     3088                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                6393951                       # DTB read accesses
system.cpu11.dtb.write_hits                   2972617                       # DTB write hits
system.cpu11.dtb.write_misses                      14                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses               2972631                       # DTB write accesses
system.cpu11.dtb.data_hits                    9363480                       # DTB hits
system.cpu11.dtb.data_misses                     3102                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                9366582                       # DTB accesses
system.cpu11.itb.fetch_hits                   2338091                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses               2338170                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        6949139                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            17547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     25815707                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   2139404                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          1094812                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     6824315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 29937                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        85793                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1578                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 2338091                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 214                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          6944236                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.717573                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.479350                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2588514     37.28%     37.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 227499      3.28%     40.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 445080      6.41%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 303439      4.37%     51.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 608695      8.77%     60.10% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  46232      0.67%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  82387      1.19%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 511651      7.37%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                2130739     30.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            6944236                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.307866                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.714950                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 188857                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2790645                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 3523009                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              341175                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                14757                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              43233                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             25615420                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 929                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                14757                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 352377                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                610521                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12383                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 3695853                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             2172552                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             25515716                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                4360                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               368809                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1901990                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                 2378                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          18705595                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            37289847                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       21949918                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups        15339925                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps            18304541                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 401054                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              349                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          335                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1900458                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            6342380                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           2975755                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           50912                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          35344                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 25064603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               351                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                25077221                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           14218                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        305837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       172440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      6944236                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.611228                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      3.056140                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           2237797     32.23%     32.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            219147      3.16%     35.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            371602      5.35%     40.73% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            486451      7.01%     47.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            565149      8.14%     55.88% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            777556     11.20%     67.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            646270      9.31%     76.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7            492591      7.09%     83.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           1147673     16.53%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       6944236                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 21343      1.72%      1.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               30590      2.46%      4.18% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      4.18% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      4.18% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult             607532     48.93%     53.11% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                6200      0.50%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     53.61% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               572986     46.14%     99.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                3109      0.25%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             8832336     35.22%     35.22% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              25052      0.10%     35.32% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     35.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           3881400     15.48%     50.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     50.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     50.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult          2935830     11.71%     62.51% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              8399      0.03%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.54% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            6421406     25.61%     88.15% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           2972794     11.85%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             25077221                       # Type of FU issued
system.cpu11.iq.rate                         3.608680                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                   1241760                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.049517                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         25163081                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         9318668                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      9048708                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          33191575                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes         16052467                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses     15854226                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              9122097                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses              17196880                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          29115                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        75275                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4292                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked       102012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                14757                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                247616                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              286581                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          25319162                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             629                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             6342380                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            2975755                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              329                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 5407                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              278096                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect        13760                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          662                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts              14422                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            25020551                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             6393951                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           56670                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                      254208                       # number of nop insts executed
system.cpu11.iew.exec_refs                    9366582                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                2099602                       # Number of branches executed
system.cpu11.iew.exec_stores                  2972631                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.600525                       # Inst execution rate
system.cpu11.iew.wb_sent                     24911126                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    24902934                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                16430281                       # num instructions producing a value
system.cpu11.iew.wb_consumers                20620023                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     3.583600                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.796812                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        318615                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           299                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts           14332                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      6809659                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.671117                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.542225                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      2868077     42.12%     42.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       135859      2.00%     44.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       186512      2.74%     46.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       303963      4.46%     51.32% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       158785      2.33%     53.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       507908      7.46%     61.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       313443      4.60%     65.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       157950      2.32%     68.03% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8      2177162     31.97%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      6809659                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           24999056                       # Number of instructions committed
system.cpu11.commit.committedOps             24999056                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      9238568                       # Number of memory references committed
system.cpu11.commit.loads                     6267105                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                  2057318                       # Number of branches committed
system.cpu11.commit.fp_insts                 15846309                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                18669959                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              40131                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass       239943      0.96%      0.96% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        8676948     34.71%     35.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         23996      0.10%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      3875969     15.50%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult      2935488     11.74%     63.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         8128      0.03%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       6267121     25.07%     88.11% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2971463     11.89%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        24999056                       # Class of committed instruction
system.cpu11.commit.bw_lim_events             2177162                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   29948205                       # The number of ROB reads
system.cpu11.rob.rob_writes                  50684013                       # The number of ROB writes
system.cpu11.timesIdled                           173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          4903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                   39310336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  24759117                       # Number of Instructions Simulated
system.cpu11.committedOps                    24759117                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.280670                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.280670                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.562904                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.562904                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               21783036                       # number of integer regfile reads
system.cpu11.int_regfile_writes               6225188                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                15123104                       # number of floating regfile reads
system.cpu11.fp_regfile_writes               12182596                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   128                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          127937                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          51.760991                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           8670598                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          127998                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           67.740105                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle     44054770779                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    51.760991                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.808765                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.808765                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        18601939                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       18601939                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      5703012                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       5703012                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      2967197                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2967197                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           21                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           16                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      8670209                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        8670209                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      8670209                       # number of overall hits
system.cpu11.dcache.overall_hits::total       8670209                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       562433                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       562433                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         4246                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4246                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       566679                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       566679                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       566679                       # number of overall misses
system.cpu11.dcache.overall_misses::total       566679                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data  48149200980                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  48149200980                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    227828648                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    227828648                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        15093                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        24381                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        24381                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  48377029628                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  48377029628                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  48377029628                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  48377029628                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      6265445                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      6265445                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      2971443                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2971443                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      9236888                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      9236888                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      9236888                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      9236888                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.089767                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.089767                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.001429                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.001429                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.061350                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.061350                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.061350                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.061350                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 85608.776476                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 85608.776476                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 53657.241639                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 53657.241639                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6095.250000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6095.250000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 85369.370716                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 85369.370716                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 85369.370716                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 85369.370716                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       245152                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            7881                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    31.106712                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        63079                       # number of writebacks
system.cpu11.dcache.writebacks::total           63079                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       435263                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       435263                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         3208                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         3208                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       438471                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       438471                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       438471                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       438471                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       127170                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       127170                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1038                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1038                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       128208                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       128208                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       128208                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       128208                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   7760388708                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   7760388708                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     62701814                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     62701814                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   7823090522                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   7823090522                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   7823090522                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   7823090522                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020297                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020297                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.000349                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.000349                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013880                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013880                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013880                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013880                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 61023.737580                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 61023.737580                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 60406.371869                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 60406.371869                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  4934.250000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  4934.250000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 61018.739252                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 61018.739252                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 61018.739252                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 61018.739252                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              50                       # number of replacements
system.cpu11.icache.tags.tagsinuse         309.908693                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2337632                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5815.004975                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   309.908693                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.605290                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.605290                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4676584                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4676584                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2337632                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2337632                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2337632                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2337632                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2337632                       # number of overall hits
system.cpu11.icache.overall_hits::total       2337632                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          459                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          459                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          459                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          459                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          459                       # number of overall misses
system.cpu11.icache.overall_misses::total          459                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     16433955                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     16433955                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     16433955                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     16433955                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     16433955                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     16433955                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2338091                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2338091                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2338091                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2338091                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2338091                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2338091                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000196                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000196                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 35803.823529                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 35803.823529                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 35803.823529                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 35803.823529                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 35803.823529                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 35803.823529                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu11.icache.writebacks::total              50                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           57                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           57                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           57                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          402                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          402                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          402                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     12924252                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     12924252                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     12924252                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     12924252                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     12924252                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     12924252                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 32149.880597                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 32149.880597                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 32149.880597                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 32149.880597                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 32149.880597                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 32149.880597                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               2222538                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         2136454                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect           14985                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            1316770                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               1093002                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           83.006296                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 41960                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    6642559                       # DTB read hits
system.cpu12.dtb.read_misses                     3132                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                6645691                       # DTB read accesses
system.cpu12.dtb.write_hits                   3093911                       # DTB write hits
system.cpu12.dtb.write_misses                      14                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses               3093925                       # DTB write accesses
system.cpu12.dtb.data_hits                    9736470                       # DTB hits
system.cpu12.dtb.data_misses                     3146                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                9739616                       # DTB accesses
system.cpu12.itb.fetch_hits                   2426088                       # ITB hits
system.cpu12.itb.fetch_misses                      70                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses               2426158                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7109045                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            18019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     26839888                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   2222538                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          1134962                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     6984529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 30865                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        85237                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1530                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 2426088                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7104782                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.777722                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.476366                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2579265     36.30%     36.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 234726      3.30%     39.61% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 466349      6.56%     46.17% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 309788      4.36%     50.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 632635      8.90%     59.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  46572      0.66%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  85317      1.20%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 533242      7.51%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                2216888     31.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7104782                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.312635                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.775456                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 194796                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2792822                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 3665026                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              351678                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                15223                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              43559                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 214                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             26634758                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 898                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                15223                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 364075                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                600158                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        12060                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 3842577                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             2185452                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             26531591                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                5008                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               377296                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1907334                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                 1701                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          19447485                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            38774822                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       22807327                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups        15967491                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps            19031973                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 415512                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1960482                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            6595247                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           3096997                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           52553                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          38613                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 26064138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               338                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                26073500                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           15194                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        316774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       180911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7104782                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.669852                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      3.052102                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           2229340     31.38%     31.38% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            221157      3.11%     34.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            376945      5.31%     39.80% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            499103      7.02%     46.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            584422      8.23%     55.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            808902     11.39%     66.43% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            673012      9.47%     75.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7            514334      7.24%     83.14% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           1197567     16.86%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7104782                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 23110      1.78%      1.78% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      1.78% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               31671      2.44%      4.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult             633746     48.87%     53.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                7797      0.60%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     53.70% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               596970     46.04%     99.74% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                3400      0.26%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             9174541     35.19%     35.19% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              25967      0.10%     35.29% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     35.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           4039282     15.49%     50.78% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     50.78% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     50.78% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult          3055874     11.72%     62.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9527      0.04%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.54% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            6674220     25.60%     88.13% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3094085     11.87%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             26073500                       # Type of FU issued
system.cpu12.iq.rate                         3.667652                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                   1296694                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049732                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         26008133                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         9673180                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      9391616                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          34555537                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes         16708435                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses     16503848                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              9464787                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses              17905403                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          29218                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        78257                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          366                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4214                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       103295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                15223                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                238261                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              282909                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          26328260                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             572                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             6595247                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            3096997                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              320                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 5246                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              274625                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          366                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect        14284                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts              14855                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            26015149                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             6645691                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           58351                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                      263784                       # number of nop insts executed
system.cpu12.iew.exec_refs                    9739616                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                2181745                       # Number of branches executed
system.cpu12.iew.exec_stores                  3093925                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.659444                       # Inst execution rate
system.cpu12.iew.wb_sent                     25903805                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    25895464                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                17093827                       # num instructions producing a value
system.cpu12.iew.wb_consumers                21459072                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     3.642608                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.796578                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        329929                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts           14776                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      6968960                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.730378                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.540441                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      2872486     41.22%     41.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       139660      2.00%     43.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       192832      2.77%     45.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       317205      4.55%     50.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       163436      2.35%     52.89% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       529252      7.59%     60.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       325115      4.67%     65.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       162569      2.33%     67.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8      2266405     32.52%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      6968960                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           25996856                       # Number of instructions committed
system.cpu12.commit.committedOps             25996856                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      9609773                       # Number of memory references committed
system.cpu12.commit.loads                     6516990                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.branches                  2137870                       # Number of branches committed
system.cpu12.commit.fp_insts                 16496261                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                19409040                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              40193                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass       249158      0.96%      0.96% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        9014198     34.67%     35.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24992      0.10%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      4033889     15.52%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult      3055616     11.75%     63.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9216      0.04%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       6517004     25.07%     88.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3092783     11.90%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        25996856                       # Class of committed instruction
system.cpu12.commit.bw_lim_events             2266405                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   31027338                       # The number of ROB reads
system.cpu12.rob.rob_writes                  52704023                       # The number of ROB writes
system.cpu12.timesIdled                           196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          4263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                   39150430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  25747702                       # Number of Instructions Simulated
system.cpu12.committedOps                    25747702                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.276104                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.276104                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.621823                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.621823                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               22630413                       # number of integer regfile reads
system.cpu12.int_regfile_writes               6456360                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                15743083                       # number of floating regfile reads
system.cpu12.fp_regfile_writes               12681468                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   144                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          133747                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          54.166384                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           9018309                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          133808                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           67.397383                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle     44055354762                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    54.166384                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.846350                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.846350                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        19351652                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       19351652                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      5929615                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5929615                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      3088606                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3088606                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           16                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      9018221                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        9018221                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      9018221                       # number of overall hits
system.cpu12.dcache.overall_hits::total       9018221                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       586454                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       586454                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         4161                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4161                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       590615                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       590615                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       590615                       # number of overall misses
system.cpu12.dcache.overall_misses::total       590615                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data  48524176116                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  48524176116                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    220396328                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    220396328                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        29025                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        29025                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  48744572444                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  48744572444                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  48744572444                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  48744572444                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      6516069                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      6516069                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      9608836                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      9608836                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      9608836                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      9608836                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.090001                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.090001                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.001345                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.001345                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.061466                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.061466                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.061466                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.061466                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 82741.657685                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 82741.657685                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 52967.154050                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 52967.154050                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         9675                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         9675                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 82531.890392                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 82531.890392                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 82531.890392                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 82531.890392                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       236450                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          357                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs            7915                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    29.873658                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets   178.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        71344                       # number of writebacks
system.cpu12.dcache.writebacks::total           71344                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       453501                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       453501                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         3134                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         3134                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       456635                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       456635                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       456635                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       456635                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       132953                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       132953                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1027                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1027                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       133980                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       133980                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       133980                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       133980                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   7765926678                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   7765926678                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     59558942                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     59558942                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   7825485620                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   7825485620                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   7825485620                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   7825485620                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020404                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020404                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013943                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013943                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013943                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013943                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 58411.067655                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 58411.067655                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 57993.127556                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 57993.127556                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 58407.864010                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 58407.864010                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 58407.864010                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 58407.864010                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              50                       # number of replacements
system.cpu12.icache.tags.tagsinuse         307.216408                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2425638                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         6140.855696                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   307.216408                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.600032                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.600032                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         4852571                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        4852571                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      2425638                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2425638                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      2425638                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2425638                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      2425638                       # number of overall hits
system.cpu12.icache.overall_hits::total       2425638                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          450                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          450                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          450                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          450                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          450                       # number of overall misses
system.cpu12.icache.overall_misses::total          450                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15953301                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15953301                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15953301                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15953301                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15953301                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15953301                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      2426088                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2426088                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      2426088                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2426088                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      2426088                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2426088                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000185                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000185                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 35451.780000                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 35451.780000                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 35451.780000                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 35451.780000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 35451.780000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 35451.780000                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu12.icache.writebacks::total              50                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           55                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           55                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           55                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          395                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          395                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          395                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     12288024                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     12288024                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     12288024                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     12288024                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     12288024                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     12288024                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 31108.921519                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 31108.921519                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 31108.921519                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 31108.921519                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 31108.921519                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 31108.921519                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               2019708                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         1934273                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect           13573                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            1199786                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                996073                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           83.020889                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 41817                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    6025337                       # DTB read hits
system.cpu13.dtb.read_misses                     3156                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                6028493                       # DTB read accesses
system.cpu13.dtb.write_hits                   2796346                       # DTB write hits
system.cpu13.dtb.write_misses                      14                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses               2796360                       # DTB write accesses
system.cpu13.dtb.data_hits                    8821683                       # DTB hits
system.cpu13.dtb.data_misses                     3170                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                8824853                       # DTB accesses
system.cpu13.itb.fetch_hits                   2211599                       # ITB hits
system.cpu13.itb.fetch_misses                      69                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses               2211668                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        6660537                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            16457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     24319524                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   2019708                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          1037890                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     6535379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 27855                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        88945                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1505                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 2211599                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 223                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          6656246                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.653640                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.479389                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2547724     38.28%     38.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 212933      3.20%     41.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 421953      6.34%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 288623      4.34%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 576175      8.66%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  45138      0.68%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  80746      1.21%     62.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 481682      7.24%     69.93% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                2001272     30.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            6656246                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.303235                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.651286                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 179501                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2732995                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 3315880                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              325211                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                13714                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              43020                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             24132869                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 891                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                13714                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 335139                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                603835                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12861                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 3480833                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             2120919                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             24039942                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                3554                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               364641                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1860969                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                 3148                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          17630223                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            35137712                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       20711203                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups        14426505                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps            17258872                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 371351                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              338                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          325                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1817247                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            5974896                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           2799066                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           46473                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          30547                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 23619482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               343                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                23637848                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           13618                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        282636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       159527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      6656246                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.551228                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      3.059958                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           2204415     33.12%     33.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            213725      3.21%     36.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            357686      5.37%     41.70% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            463682      6.97%     48.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            533404      8.01%     56.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            734277     11.03%     67.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            607874      9.13%     76.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7            464004      6.97%     83.82% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           1077179     16.18%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       6656246                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 20288      1.74%      1.74% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      1.74% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      1.74% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               29263      2.50%      4.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      4.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      4.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult             572611     48.99%     53.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                6135      0.52%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     53.76% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               537937     46.03%     99.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                2508      0.21%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             8343031     35.30%     35.30% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              23715      0.10%     35.40% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     35.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           3651829     15.45%     50.84% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     50.84% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     50.84% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult          2760950     11.68%     62.52% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              7406      0.03%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.56% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            6054419     25.61%     88.17% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           2796494     11.83%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             23637848                       # Type of FU issued
system.cpu13.iq.rate                         3.548940                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                   1168742                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.049444                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23887912                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         8805777                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      8558733                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          31226390                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes         15096957                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses     14910803                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              8627866                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses              16178720                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          28901                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        69868                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3469                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked       101102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                13714                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                266116                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              255661                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          23857393                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             682                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             5974896                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            2799066                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              322                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 5414                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              247243                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          274                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect        12953                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          477                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts              13430                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            23584964                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             6028493                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           52884                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                      237568                       # number of nop insts executed
system.cpu13.iew.exec_refs                    8824853                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                1982757                       # Number of branches executed
system.cpu13.iew.exec_stores                  2796360                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.541000                       # Inst execution rate
system.cpu13.iew.wb_sent                     23477252                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    23469536                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                15471216                       # num instructions producing a value
system.cpu13.iew.wb_consumers                19403948                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     3.523670                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.797323                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        294243                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           310                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts           13360                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      6522225                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.612524                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.543069                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      2803951     42.99%     42.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       130117      1.99%     44.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       177980      2.73%     47.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       285952      4.38%     52.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       151087      2.32%     54.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       477531      7.32%     61.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       294604      4.52%     66.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       149890      2.30%     68.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8      2051113     31.45%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      6522225                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           23561694                       # Number of instructions committed
system.cpu13.commit.committedOps             23561694                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      8700625                       # Number of memory references committed
system.cpu13.commit.loads                     5905028                       # Number of loads committed
system.cpu13.commit.membars                        15                       # Number of memory barriers committed
system.cpu13.commit.branches                  1943494                       # Number of branches committed
system.cpu13.commit.fp_insts                 14903685                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                17609788                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              40123                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass       224509      0.95%      0.95% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        8199056     34.80%     35.75% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         22992      0.10%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      3646625     15.48%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult      2760704     11.72%     63.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         7168      0.03%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       5905043     25.06%     88.13% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2795597     11.87%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        23561694                       # Class of committed instruction
system.cpu13.commit.bw_lim_events             2051113                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   28325060                       # The number of ROB reads
system.cpu13.rob.rob_writes                  47756807                       # The number of ROB writes
system.cpu13.timesIdled                           196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          4291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                   39598938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  23337189                       # Number of Instructions Simulated
system.cpu13.committedOps                    23337189                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.285404                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.285404                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.503800                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.503800                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               20564201                       # number of integer regfile reads
system.cpu13.int_regfile_writes               5895418                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                14223548                       # number of floating regfile reads
system.cpu13.fp_regfile_writes               11458039                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   182                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          119827                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          54.137096                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8163058                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          119888                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           68.089033                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle     44052502185                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    54.137096                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.845892                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.845892                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        17513069                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       17513069                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      5371307                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5371307                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      2791663                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2791663                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           19                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           14                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      8162970                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        8162970                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      8162970                       # number of overall hits
system.cpu13.dcache.overall_hits::total       8162970                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       529597                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       529597                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         3916                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         3916                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       533513                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       533513                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       533513                       # number of overall misses
system.cpu13.dcache.overall_misses::total       533513                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data  47366190072                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  47366190072                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    239710479                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    239710479                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        15093                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        23220                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  47605900551                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  47605900551                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  47605900551                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  47605900551                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      5900904                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      5900904                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      2795579                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2795579                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      8696483                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      8696483                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      8696483                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      8696483                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.089748                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.089748                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.001401                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.001401                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.061348                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.061348                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.061348                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.061348                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 89438.176712                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 89438.176712                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 61213.094740                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 61213.094740                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 89231.003839                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 89231.003839                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 89231.003839                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 89231.003839                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       246870                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            7810                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    31.609475                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets   114.500000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        59269                       # number of writebacks
system.cpu13.dcache.writebacks::total           59269                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       410455                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       410455                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         2963                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         2963                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       413418                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       413418                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       413418                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       413418                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       119142                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       119142                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          953                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          953                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       120095                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       120095                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       120095                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       120095                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   7605146754                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   7605146754                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     68000292                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     68000292                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   7673147046                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   7673147046                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   7673147046                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   7673147046                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020190                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020190                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.013810                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013810                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013810                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013810                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 63832.626228                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 63832.626228                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 71353.926548                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 71353.926548                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 63892.310637                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 63892.310637                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 63892.310637                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 63892.310637                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              50                       # number of replacements
system.cpu13.icache.tags.tagsinuse         309.270895                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2211143                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5555.635678                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   309.270895                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.604045                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.604045                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         4423596                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        4423596                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      2211143                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2211143                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      2211143                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2211143                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      2211143                       # number of overall hits
system.cpu13.icache.overall_hits::total       2211143                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          456                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          456                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          456                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          456                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          456                       # number of overall misses
system.cpu13.icache.overall_misses::total          456                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     16218009                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     16218009                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     16218009                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     16218009                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     16218009                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     16218009                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      2211599                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2211599                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      2211599                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2211599                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      2211599                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2211599                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000206                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000206                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 35565.809211                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 35565.809211                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 35565.809211                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 35565.809211                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 35565.809211                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 35565.809211                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu13.icache.writebacks::total              50                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           58                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           58                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           58                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          398                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          398                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          398                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     12051180                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     12051180                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     12051180                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     12051180                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     12051180                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     12051180                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 30279.346734                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 30279.346734                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 30279.346734                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 30279.346734                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 30279.346734                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 30279.346734                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               2117283                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         2031689                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect           14319                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            1257054                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               1043715                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           83.028653                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 41806                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    6336727                       # DTB read hits
system.cpu14.dtb.read_misses                     3194                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                6339921                       # DTB read accesses
system.cpu14.dtb.write_hits                   2944249                       # DTB write hits
system.cpu14.dtb.write_misses                      14                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses               2944263                       # DTB write accesses
system.cpu14.dtb.data_hits                    9280976                       # DTB hits
system.cpu14.dtb.data_misses                     3208                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                9284184                       # DTB accesses
system.cpu14.itb.fetch_hits                   2317296                       # ITB hits
system.cpu14.itb.fetch_misses                      72                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               2317368                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        6871233                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            17049                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     25556202                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   2117283                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          1085521                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     6745857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 29381                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        87832                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         1772                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 2317296                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 212                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          6867237                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.721468                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.478136                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2555186     37.21%     37.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 223722      3.26%     40.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 441170      6.42%     46.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 299049      4.35%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 604885      8.81%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  46367      0.68%     60.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  82538      1.20%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 508170      7.40%     69.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                2106150     30.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            6867237                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.308137                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.719304                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 186925                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2752055                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 3487516                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              338425                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                14484                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              43241                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 216                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             25359741                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 877                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                14484                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 348904                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                600852                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        12206                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 3659245                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             2143714                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             25261610                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                3967                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents               374783                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1874224                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                 2005                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          18521808                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            36925905                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       21733813                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups        15192088                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps            18129389                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 392419                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              331                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1886373                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            6283292                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2947019                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           46184                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          30386                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 24820854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                24839936                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           14320                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        298816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       168795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      6867237                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.617166                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      3.055753                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           2205413     32.11%     32.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            219084      3.19%     35.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            367369      5.35%     40.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            480663      7.00%     47.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            558177      8.13%     55.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            770056     11.21%     67.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            641314      9.34%     76.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7            488035      7.11%     83.44% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           1137126     16.56%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       6867237                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 22331      1.81%      1.81% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               30573      2.48%      4.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      4.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      4.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult             601114     48.79%     53.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                6090      0.49%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     53.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               569020     46.18%     99.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                2958      0.24%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             8743178     35.20%     35.20% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              23852      0.10%     35.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     35.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           3845533     15.48%     50.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     50.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     50.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult          2908424     11.71%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              7410      0.03%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.51% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            6367106     25.63%     88.15% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           2944429     11.85%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             24839936                       # Type of FU issued
system.cpu14.iq.rate                         3.615062                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                   1232086                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.049601                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         24904468                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         9222631                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      8958873                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          32889047                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes         15897657                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses     15703475                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              9031664                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses              17040354                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          29149                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        73858                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          285                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3862                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       106822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                14484                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                250718                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              266853                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          25068785                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             585                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             6283292                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2947019                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 5661                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              258168                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          285                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect        13612                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts              14184                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            24784345                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             6339921                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           55591                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                      247597                       # number of nop insts executed
system.cpu14.iew.exec_refs                    9284184                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2078408                       # Number of branches executed
system.cpu14.iew.exec_stores                  2944263                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.606972                       # Inst execution rate
system.cpu14.iew.wb_sent                     24670520                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    24662348                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                16267550                       # num instructions producing a value
system.cpu14.iew.wb_consumers                20405027                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     3.589217                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.797232                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        311049                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts           14113                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      6731729                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.677529                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.541392                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      2827012     42.00%     42.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       134575      2.00%     43.99% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       185796      2.76%     46.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       301451      4.48%     51.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       157883      2.35%     53.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       503386      7.48%     61.06% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       309653      4.60%     65.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       156556      2.33%     67.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8      2155417     32.02%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      6731729                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           24756128                       # Number of instructions committed
system.cpu14.commit.committedOps             24756128                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      9152591                       # Number of memory references committed
system.cpu14.commit.loads                     6209434                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.branches                  2036908                       # Number of branches committed
system.cpu14.commit.fp_insts                 15696261                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                18490842                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              40161                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass       233760      0.94%      0.94% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        8591246     34.70%     35.65% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         23028      0.09%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      3840161     15.51%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult      2908160     11.75%     63.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         7168      0.03%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       6209448     25.08%     88.11% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2943157     11.89%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        24756128                       # Class of committed instruction
system.cpu14.commit.bw_lim_events             2155417                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   29641487                       # The number of ROB reads
system.cpu14.rob.rob_writes                  50181886                       # The number of ROB writes
system.cpu14.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          3996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                   39388242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  24522372                       # Number of Instructions Simulated
system.cpu14.committedOps                    24522372                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.280203                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.280203                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.568846                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.568846                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               21576937                       # number of integer regfile reads
system.cpu14.int_regfile_writes               6163058                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                14979370                       # number of floating regfile reads
system.cpu14.fp_regfile_writes               12066478                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   192                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          126347                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          54.927078                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           8588558                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          126407                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           67.943690                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle     44054122941                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    54.927078                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.858236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.858236                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        18426693                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       18426693                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      5649393                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       5649393                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      2939079                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      2939079                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           16                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           13                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      8588472                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        8588472                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      8588472                       # number of overall hits
system.cpu14.dcache.overall_hits::total       8588472                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       557499                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       557499                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         4062                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4062                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       561561                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       561561                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       561561                       # number of overall misses
system.cpu14.dcache.overall_misses::total       561561                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data  48084238386                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  48084238386                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    221844694                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    221844694                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        24381                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        17415                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  48306083080                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  48306083080                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  48306083080                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  48306083080                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      6206892                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      6206892                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      2943141                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      2943141                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      9150033                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      9150033                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      9150033                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      9150033                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.089819                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.089819                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.001380                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.001380                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.061373                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.061373                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.061373                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.061373                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 86249.909661                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 86249.909661                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 54614.646480                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 54614.646480                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 86021.078885                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 86021.078885                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 86021.078885                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 86021.078885                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       237534                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            7940                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    29.916121                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        66149                       # number of writebacks
system.cpu14.dcache.writebacks::total           66149                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       431871                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       431871                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         3064                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         3064                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       434935                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       434935                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       434935                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       434935                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       125628                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       125628                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          998                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          998                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       126626                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       126626                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       126626                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       126626                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   7676565669                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   7676565669                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     61500319                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     61500319                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   7738065988                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   7738065988                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   7738065988                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   7738065988                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020240                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020240                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.013839                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.013839                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.013839                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.013839                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 61105.531163                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 61105.531163                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 61623.566132                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 61623.566132                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 61109.614045                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 61109.614045                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 61109.614045                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 61109.614045                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              50                       # number of replacements
system.cpu14.icache.tags.tagsinuse         307.099235                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2316844                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5865.427848                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   307.099235                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.599803                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.599803                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         4634987                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        4634987                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      2316844                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2316844                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      2316844                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2316844                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      2316844                       # number of overall hits
system.cpu14.icache.overall_hits::total       2316844                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          452                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          452                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          452                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          452                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          452                       # number of overall misses
system.cpu14.icache.overall_misses::total          452                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     15246252                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     15246252                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     15246252                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     15246252                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     15246252                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     15246252                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      2317296                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2317296                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      2317296                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2317296                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      2317296                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2317296                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000195                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000195                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 33730.646018                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 33730.646018                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 33730.646018                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 33730.646018                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 33730.646018                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 33730.646018                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu14.icache.writebacks::total              50                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           57                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           57                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           57                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          395                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          395                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          395                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     11839878                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     11839878                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     11839878                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     11839878                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     11839878                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     11839878                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 29974.374684                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 29974.374684                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 29974.374684                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 29974.374684                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 29974.374684                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 29974.374684                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               2213901                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         2128173                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect           14927                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            1314204                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               1091063                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           83.020825                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 41837                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    6641477                       # DTB read hits
system.cpu15.dtb.read_misses                     3291                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                6644768                       # DTB read accesses
system.cpu15.dtb.write_hits                   3091803                       # DTB write hits
system.cpu15.dtb.write_misses                      14                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses               3091817                       # DTB write accesses
system.cpu15.dtb.data_hits                    9733280                       # DTB hits
system.cpu15.dtb.data_misses                     3305                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                9736585                       # DTB accesses
system.cpu15.itb.fetch_hits                   2422090                       # ITB hits
system.cpu15.itb.fetch_misses                      68                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses               2422158                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7160135                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            17878                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     26784228                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   2213901                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          1132900                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7037118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 30645                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        84125                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1539                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 2422090                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 212                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7156017                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.742896                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.479346                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2642626     36.93%     36.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 234114      3.27%     40.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 459955      6.43%     46.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 309015      4.32%     50.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 633562      8.85%     59.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  47362      0.66%     60.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  84033      1.17%     61.64% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 534897      7.47%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                2210453     30.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7156017                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.309198                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.740743                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 192423                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2853132                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 3664210                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              347013                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                15114                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              43281                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             26581748                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 910                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                15114                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 359019                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                593949                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        11792                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 3839957                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             2252061                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             26479628                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                4376                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               378005                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1977625                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                 2920                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          19410609                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            38708771                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       22749934                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups        15958833                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps            18999929                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 410680                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          322                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1934211                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            6591264                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           3094570                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           46624                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          30802                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 26019451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               337                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                26034239                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           14808                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        312205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       176305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7156017                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.638091                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      3.059944                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           2290241     32.00%     32.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            221541      3.10%     35.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            375956      5.25%     40.35% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            498300      6.96%     47.32% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            579313      8.10%     55.41% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            807305     11.28%     66.69% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            671711      9.39%     76.08% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7            511357      7.15%     83.23% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           1200293     16.77%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7156017                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 22191      1.72%      1.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               32224      2.50%      4.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult             628801     48.70%     52.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                6149      0.48%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     53.39% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               598496     46.35%     99.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                3439      0.27%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             9142562     35.12%     35.12% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              23900      0.09%     35.21% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     35.21% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           4039192     15.51%     50.72% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     50.72% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     50.72% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult          3055795     11.74%     62.46% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              7413      0.03%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.49% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            6673407     25.63%     88.12% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3091966     11.88%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             26034239                       # Type of FU issued
system.cpu15.iq.rate                         3.635998                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                   1291300                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.049600                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         25996153                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         9632239                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      9357565                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          34534450                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes         16700075                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses     16496036                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              9433195                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses              17892340                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          29042                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        77416                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3850                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked       105828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                15114                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                239555                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              278491                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          26277324                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             525                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             6591264                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            3094570                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              319                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 5190                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              270270                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect        14220                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts              14790                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            25975874                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             6644768                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           58365                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                      257536                       # number of nop insts executed
system.cpu15.iew.exec_refs                    9736585                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                2173824                       # Number of branches executed
system.cpu15.iew.exec_stores                  3091817                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.627847                       # Inst execution rate
system.cpu15.iew.wb_sent                     25862074                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    25853601                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                17066311                       # num instructions producing a value
system.cpu15.iew.wb_consumers                21406379                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     3.610770                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.797254                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        325165                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts           14719                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7021970                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.695628                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.541669                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      2933846     41.78%     41.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       138015      1.97%     43.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       191767      2.73%     46.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       315911      4.50%     50.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       163631      2.33%     53.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       529236      7.54%     60.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       326224      4.65%     65.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       163458      2.33%     67.82% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8      2259882     32.18%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7021970                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           25950592                       # Number of instructions committed
system.cpu15.commit.committedOps             25950592                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      9604568                       # Number of memory references committed
system.cpu15.commit.loads                     6513848                       # Number of loads committed
system.cpu15.commit.membars                        14                       # Number of memory barriers committed
system.cpu15.commit.branches                  2130323                       # Number of branches committed
system.cpu15.commit.fp_insts                 16488837                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                19371927                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              40195                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass       243013      0.94%      0.94% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        8983452     34.62%     35.55% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         23064      0.09%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      4033697     15.54%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult      3055616     11.77%     62.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         7168      0.03%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       6513862     25.10%     88.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3090720     11.91%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        25950592                       # Class of committed instruction
system.cpu15.commit.bw_lim_events             2259882                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   31035804                       # The number of ROB reads
system.cpu15.rob.rob_writes                  52601297                       # The number of ROB writes
system.cpu15.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                   39099340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  25707583                       # Number of Instructions Simulated
system.cpu15.committedOps                    25707583                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.278522                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.278522                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.590377                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.590377                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               22581281                       # number of integer regfile reads
system.cpu15.int_regfile_writes               6429295                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                15734866                       # number of floating regfile reads
system.cpu15.fp_regfile_writes               12674864                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   184                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          133288                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.739337                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9014158                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133348                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           67.598749                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle     44052607836                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.739337                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.933427                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.933427                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        19340072                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       19340072                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      5927577                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       5927577                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      3086492                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3086492                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           16                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           14                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      9014069                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        9014069                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      9014069                       # number of overall hits
system.cpu15.dcache.overall_hits::total       9014069                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       584975                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       584975                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         4212                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         4212                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            2                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       589187                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       589187                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       589187                       # number of overall misses
system.cpu15.dcache.overall_misses::total       589187                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data  49525145037                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  49525145037                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    233759484                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    233759484                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        24381                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  49758904521                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  49758904521                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  49758904521                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  49758904521                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      6512552                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      6512552                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      3090704                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3090704                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      9603256                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      9603256                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      9603256                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      9603256                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.089823                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.089823                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.001363                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.001363                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.061353                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.061353                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.061353                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.061353                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 84661.985618                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 84661.985618                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 55498.452991                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 55498.452991                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 84453.500367                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 84453.500367                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 84453.500367                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 84453.500367                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       244618                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            8184                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    29.889785                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        68086                       # number of writebacks
system.cpu15.dcache.writebacks::total           68086                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       452437                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       452437                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         3191                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         3191                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       455628                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       455628                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       455628                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       455628                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132538                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132538                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1021                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1021                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133559                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133559                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133559                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133559                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   7938837891                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   7938837891                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     65547436                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     65547436                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   8004385327                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   8004385327                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   8004385327                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   8004385327                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.020351                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.020351                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.000330                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.013908                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.013908                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.013908                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.013908                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 59898.579207                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 59898.579207                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 64199.251714                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 64199.251714                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 59931.455963                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 59931.455963                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 59931.455963                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 59931.455963                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              49                       # number of replacements
system.cpu15.icache.tags.tagsinuse         304.961680                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2421643                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             393                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         6161.941476                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   304.961680                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.595628                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.595628                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4844573                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4844573                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      2421643                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2421643                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      2421643                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2421643                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      2421643                       # number of overall hits
system.cpu15.icache.overall_hits::total       2421643                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          447                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          447                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          447                       # number of overall misses
system.cpu15.icache.overall_misses::total          447                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     15486579                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     15486579                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     15486579                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     15486579                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     15486579                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     15486579                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      2422090                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2422090                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      2422090                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2422090                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      2422090                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2422090                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000185                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000185                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 34645.590604                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 34645.590604                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 34645.590604                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 34645.590604                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 34645.590604                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 34645.590604                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu15.icache.writebacks::total              49                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           54                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           54                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           54                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          393                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          393                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          393                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     11846844                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     11846844                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     11846844                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     11846844                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     11846844                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     11846844                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 30144.641221                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 30144.641221                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 30144.641221                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 30144.641221                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 30144.641221                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 30144.641221                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    346178                       # number of replacements
system.l2.tags.tagsinuse                 14694.002760                       # Cycle average of tags in use
system.l2.tags.total_refs                     2992528                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    362513                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.254954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               33958302624                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9027.616825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      262.037363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data     2683.629507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       25.361296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      164.134045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.916817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      173.151985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.046760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      189.410593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      193.261946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.029423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      170.447793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.393146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      174.253403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.033004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      196.528616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.015290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      194.452560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.183579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      163.357034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.022616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      171.978014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.067849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      187.867570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.004151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      194.787042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.012298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      158.627666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.006800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      174.783435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.001796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      185.582535                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.551002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.015993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.163796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.010018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.010568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.011561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.011796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.010403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.010636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.011995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.011868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.009971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.010497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.011467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.011889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.009682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.010668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.011327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.896851                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14900                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997009                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28216898                       # Number of tag accesses
system.l2.tags.data_accesses                 28216898                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1168838                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1168838                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6561                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6561                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            52572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              833                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              984                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data             1013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66127                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           362                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11228                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       283047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        65028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        69489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        72691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        76898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        65001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        73254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        77007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        82640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        73071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        83174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        80189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        88098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        73510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        81567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        84065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1428729                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5765                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              335619                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 301                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               65830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               70322                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 395                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               73543                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               77819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 358                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               65822                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               74109                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 396                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               77906                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               83624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               73925                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 355                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               84119                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               81127                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               89111                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               74399                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 365                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               82535                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 372                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               85046                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1506084                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5765                       # number of overall hits
system.l2.overall_hits::cpu00.data             335619                       # number of overall hits
system.l2.overall_hits::cpu01.inst                301                       # number of overall hits
system.l2.overall_hits::cpu01.data              65830                       # number of overall hits
system.l2.overall_hits::cpu02.inst                391                       # number of overall hits
system.l2.overall_hits::cpu02.data              70322                       # number of overall hits
system.l2.overall_hits::cpu03.inst                395                       # number of overall hits
system.l2.overall_hits::cpu03.data              73543                       # number of overall hits
system.l2.overall_hits::cpu04.inst                360                       # number of overall hits
system.l2.overall_hits::cpu04.data              77819                       # number of overall hits
system.l2.overall_hits::cpu05.inst                358                       # number of overall hits
system.l2.overall_hits::cpu05.data              65822                       # number of overall hits
system.l2.overall_hits::cpu06.inst                354                       # number of overall hits
system.l2.overall_hits::cpu06.data              74109                       # number of overall hits
system.l2.overall_hits::cpu07.inst                396                       # number of overall hits
system.l2.overall_hits::cpu07.data              77906                       # number of overall hits
system.l2.overall_hits::cpu08.inst                351                       # number of overall hits
system.l2.overall_hits::cpu08.data              83624                       # number of overall hits
system.l2.overall_hits::cpu09.inst                364                       # number of overall hits
system.l2.overall_hits::cpu09.data              73925                       # number of overall hits
system.l2.overall_hits::cpu10.inst                355                       # number of overall hits
system.l2.overall_hits::cpu10.data              84119                       # number of overall hits
system.l2.overall_hits::cpu11.inst                362                       # number of overall hits
system.l2.overall_hits::cpu11.data              81127                       # number of overall hits
system.l2.overall_hits::cpu12.inst                364                       # number of overall hits
system.l2.overall_hits::cpu12.data              89111                       # number of overall hits
system.l2.overall_hits::cpu13.inst                375                       # number of overall hits
system.l2.overall_hits::cpu13.data              74399                       # number of overall hits
system.l2.overall_hits::cpu14.inst                365                       # number of overall hits
system.l2.overall_hits::cpu14.data              82535                       # number of overall hits
system.l2.overall_hits::cpu15.inst                372                       # number of overall hits
system.l2.overall_hits::cpu15.data              85046                       # number of overall hits
system.l2.overall_hits::total                 1506084                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                183                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          37609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             93                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38842                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2881                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        52445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        17234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        16647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        17822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        17298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        17635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        17033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        18325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        17897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        17926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        17232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        18518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        18169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        18278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        17903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        19104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          319466                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2180                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             90054                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               215                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             17358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             16717                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             17918                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             17366                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             17728                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             17099                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             18421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             17957                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             18016                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             17291                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             18597                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             18227                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             18388                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             17969                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             19202                       # number of demand (read+write) misses
system.l2.demand_misses::total                 361189                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2180                       # number of overall misses
system.l2.overall_misses::cpu00.data            90054                       # number of overall misses
system.l2.overall_misses::cpu01.inst              215                       # number of overall misses
system.l2.overall_misses::cpu01.data            17358                       # number of overall misses
system.l2.overall_misses::cpu02.inst               43                       # number of overall misses
system.l2.overall_misses::cpu02.data            16717                       # number of overall misses
system.l2.overall_misses::cpu03.inst               40                       # number of overall misses
system.l2.overall_misses::cpu03.data            17918                       # number of overall misses
system.l2.overall_misses::cpu04.inst               32                       # number of overall misses
system.l2.overall_misses::cpu04.data            17366                       # number of overall misses
system.l2.overall_misses::cpu05.inst               38                       # number of overall misses
system.l2.overall_misses::cpu05.data            17728                       # number of overall misses
system.l2.overall_misses::cpu06.inst               44                       # number of overall misses
system.l2.overall_misses::cpu06.data            17099                       # number of overall misses
system.l2.overall_misses::cpu07.inst               31                       # number of overall misses
system.l2.overall_misses::cpu07.data            18421                       # number of overall misses
system.l2.overall_misses::cpu08.inst               42                       # number of overall misses
system.l2.overall_misses::cpu08.data            17957                       # number of overall misses
system.l2.overall_misses::cpu09.inst               34                       # number of overall misses
system.l2.overall_misses::cpu09.data            18016                       # number of overall misses
system.l2.overall_misses::cpu10.inst               37                       # number of overall misses
system.l2.overall_misses::cpu10.data            17291                       # number of overall misses
system.l2.overall_misses::cpu11.inst               40                       # number of overall misses
system.l2.overall_misses::cpu11.data            18597                       # number of overall misses
system.l2.overall_misses::cpu12.inst               31                       # number of overall misses
system.l2.overall_misses::cpu12.data            18227                       # number of overall misses
system.l2.overall_misses::cpu13.inst               23                       # number of overall misses
system.l2.overall_misses::cpu13.data            18388                       # number of overall misses
system.l2.overall_misses::cpu14.inst               30                       # number of overall misses
system.l2.overall_misses::cpu14.data            17969                       # number of overall misses
system.l2.overall_misses::cpu15.inst               21                       # number of overall misses
system.l2.overall_misses::cpu15.data            19202                       # number of overall misses
system.l2.overall_misses::total                361189                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data       226395                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        19737                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       246132                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   8297125974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     27521505                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     15340620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     21074472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     15125508                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     20634453                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     14661108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     21255628                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     13300834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     19961073                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     13096080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     17500914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     12888528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     24425421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     14638996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     21751335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8570302449                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    481265964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     46748803                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      8214075                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      8140932                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      5831703                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7310501                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8054564                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      5894397                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      7674530                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      6352870                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      6844095                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      7776378                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      5486886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      4484943                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      5575160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      3840588                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    619496389                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data  11590807574                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   3818198761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   3689537436                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   3953232579                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   3838473553                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   3907198662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   3773606820                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   4062417349                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   3968480861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   3976034188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   3820207895                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   4106100447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   4029762295                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   4052769445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   3968928112                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4236309311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70792065288                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    481265964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  19887933548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     46748803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   3845720266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      8214075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   3704878056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      8140932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   3974307051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      5831703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   3853599061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7310501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   3927833115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8054564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   3788267928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      5894397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   4083672977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      7674530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   3981781695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      6352870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   3995995261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      6844095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   3833303975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      7776378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   4123601361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      5486886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   4042650823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      4484943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   4077194866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      5575160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   3983567108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3840588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   4258060646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79981864126                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    481265964                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  19887933548                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     46748803                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   3845720266                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      8214075                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   3704878056                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      8140932                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   3974307051                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      5831703                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   3853599061                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7310501                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   3927833115                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8054564                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   3788267928                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      5894397                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   4083672977                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      7674530                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   3981781695                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      6352870                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   3995995261                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      6844095                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   3833303975                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      7776378                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   4123601361                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      5486886                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   4042650823                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      4484943                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   4077194866                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      5575160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   3983567108                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3840588                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   4258060646                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79981864126                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1168838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1168838                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6561                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6561                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              249                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        90181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       335492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        82262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        86136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        90513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        94196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        82636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        90287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        95332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       100537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        90997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       100406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        98707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       106267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        91788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        99470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       103169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1748195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7945                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          425673                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           83188                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           87039                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           91461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           95185                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             396                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           83550                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           91208                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           96327                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             393                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          101581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           91941                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          101410                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           99724                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          107338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           92787                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          100504                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             393                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          104248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1867273                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7945                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         425673                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          83188                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          87039                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          91461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          95185                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            396                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          83550                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          91208                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          96327                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            393                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         101581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          91941                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         101410                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          99724                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         107338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          92787                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         100504                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            393                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         104248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1867273                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.767442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.796875                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.757576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734940                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.417039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.133909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.077519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.101266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.068756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.101751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.071661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.096482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.057471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.095339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.058765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.077679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.054155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.110110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.063830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.090825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370033                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.274386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.416667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.099078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.091954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.081633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.095960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.110553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.072600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.106870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.085427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.094388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.099502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.078481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.057789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.075949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.053435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.204196                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.156323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.209501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.193264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.196900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.183638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.213406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.188654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.192223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.178014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.196996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.171623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.187606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.170975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.199133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.179984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.185172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182740                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.274386                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.211557                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.416667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.208660                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.099078                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.192063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.091954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.195909                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.081633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.182445                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.095960                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.212184                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.110553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.187473                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.072600                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.191234                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.106870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.176775                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.085427                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.195952                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.094388                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.170506                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.099502                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.186485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.078481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.169809                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.057789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.198174                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.075949                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.178789                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.053435                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.184195                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.193431                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.274386                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.211557                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.416667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.208660                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.099078                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.192063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.091954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.195909                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.081633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.182445                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.095960                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.212184                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.110553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.187473                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.072600                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.191234                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.106870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.176775                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.085427                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.195952                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.094388                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.170506                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.099502                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.186485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.078481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.169809                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.057789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.198174                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.075949                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.178789                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.053435                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.184195                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.193431                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  3430.227273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data          387                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1344.983607                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 220615.437103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 221947.620968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219151.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 219525.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 222433.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 221875.838710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       222138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 221412.791667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 221680.566667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 221789.700000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 221967.457627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 221530.556962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       222216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 222049.281818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221802.969697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 221952.397959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220645.240951                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220764.203670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 217436.293023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst       191025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 203523.300000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 182240.718750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 192381.605263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 183058.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 190141.838710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182726.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 186849.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 184975.540541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 194409.450000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 176996.322581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 194997.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 185838.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 182885.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 215028.250260                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221008.820174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221550.351689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 221633.774013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 221817.561385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 221902.737484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 221559.323051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 221546.810309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 221687.167749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 221740.004526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 221802.643535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 221692.658716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 221735.632736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 221793.290495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 221729.371102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221690.672625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221749.859244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 221594.990666                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220764.203670                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 220844.532703                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 217436.293023                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 221553.189653                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst       191025                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 221623.380750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 203523.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 221805.282453                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 182240.718750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 221904.817517                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 192381.605263                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 221560.983472                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 183058.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 221549.092228                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 190141.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 221685.737854                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182726.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 221739.805925                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 186849.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 221802.578874                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 184975.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 221693.596380                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 194409.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 221734.761574                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 176996.322581                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 221794.635596                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 194997.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 221731.284860                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 185838.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 221691.085091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 182885.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 221750.892928                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 221440.476111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220764.203670                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 220844.532703                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 217436.293023                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 221553.189653                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst       191025                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 221623.380750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 203523.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 221805.282453                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 182240.718750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 221904.817517                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 192381.605263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 221560.983472                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 183058.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 221549.092228                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 190141.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 221685.737854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182726.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 221739.805925                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 186849.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 221802.578874                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 184975.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 221693.596380                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 194409.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 221734.761574                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 176996.322581                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 221794.635596                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 194997.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 221731.284860                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 185838.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 221691.085091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 182885.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 221750.892928                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 221440.476111                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             432050                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             3557                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     49790                       # number of cycles access was blocked
system.l2.blocked::no_targets                      26                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.677445                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   136.807692                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               267323                       # number of writebacks
system.l2.writebacks::total                    267323                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           430                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data           55                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          253                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data           67                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          225                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data           87                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data           55                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data           84                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data           71                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data           41                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          159                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data           70                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1946                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2376                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2376                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          545                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           545                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           183                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        37609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           96                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           96                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38842                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2451                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        52390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        16981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        16432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        17705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        17231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        17410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        16846                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        18238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        17842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        17842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        17123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        18447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        18128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        18127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        17744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        19034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       317520                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        89999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        17105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        16502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        17801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        17299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        17503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        16912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        18334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        17902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        17932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        17182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        18526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        18186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        18237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        17810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        19132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            358813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        89999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        17105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        16502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        17801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        17299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        17503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        16912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        18334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        17902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        17932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        17182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        18526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        18186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        18237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        17810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        19132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           358813                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       239186                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       998284                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       781444                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       754154                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2773068                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        14964                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        14964                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   8098420490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     26873071                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     14974535                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     20565522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     14772872                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     20148529                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     14311757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     20756169                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     12982325                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     19487801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     12786151                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     17083047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     12583489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     23844858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     14291032                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     21238109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8365119757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    468184755                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42041107                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3235964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      3249248                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1534360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2597386                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1116028                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       430417                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1536932                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       865542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1955648                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       432199                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       889342                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       432082                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst       232878                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    528733888                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data  11306046467                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   3682131780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   3563313255                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   3839713180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   3736613135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   3775245433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   3652357315                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   3953915888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   3867205249                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   3867014396                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   3711522119                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   3997635756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   3928092441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   3928949274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   3846056527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4125348461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68781160676                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    468184755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  19404466957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42041107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   3709004851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3235964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   3578287790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      3249248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   3860278702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   3751386007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1534360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   3795393962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2597386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   3666669072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1116028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   3974672057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       430417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   3880187574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1536932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   3886502197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       865542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   3724308270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1955648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   4014718803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       432199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   3940675930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       889342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   3952794132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       432082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   3860347559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       232878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   4146586570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77675014321                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    468184755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  19404466957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42041107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   3709004851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3235964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   3578287790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      3249248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   3860278702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   3751386007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1534360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   3795393962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2597386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   3666669072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1116028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   3974672057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       430417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   3880187574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1536932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   3886502197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       865542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   3724308270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1955648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   4014718803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       432199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   3940675930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       889342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   3952794132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       432082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   3860347559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       232878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   4146586570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77675014321                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.767442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.796875                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.757576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.734940                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.417039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.133909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.077519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.101266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.068756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.101751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.071661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.096482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.057471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.095339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.058765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.077679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.054155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.110110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.063830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.090825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.273254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.377907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.034562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.034483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.017677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.030151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.011710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.005089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.017588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.010204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.022388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.005063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.010050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.005063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.002545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.156159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.206426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.190768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.195607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.182927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.210683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.186583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.191310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.177467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.196072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.170538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.186886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.170589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.197488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.178385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.184493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181627                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.273254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.211428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.377907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.205619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.034562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.189593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.034483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.194629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.181741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.017677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.209491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.030151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.185422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.011710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.190331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.005089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.176234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.017588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.195038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.010204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.169431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.022388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.185773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.005063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.169427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.010050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.196547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.005063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.177207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.002545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.183524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.273254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.211428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.377907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.205619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.034562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.189593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.034483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.194629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.181741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.017677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.209491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.030151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.185422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.011710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.190331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.005089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.176234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.017588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.195038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.010204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.169431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.022388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.185773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.005063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.169427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.010050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.196547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.005063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.177207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.002545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.183524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192159                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 14949.125000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15125.515152                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 15322.431373                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 15083.080000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15153.377049                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14964                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        14964                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215331.981441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216718.314516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213921.928571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214224.187500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 217248.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 216650.849462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 216844.803030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 216210.093750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 216372.083333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 216531.122222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 216714.423729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 216241.101266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216956.706897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 216771.436364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216530.787879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 216715.397959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215362.745404                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215653.963611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215595.420513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215730.933333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 216616.533333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 219194.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216448.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 223205.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215208.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 219561.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216385.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 217294.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 216099.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 222335.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       216041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       232878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215721.700530                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 215805.429796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216838.335787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216852.072481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216871.684835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216854.108003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216843.505629                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216808.578594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216795.475820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216747.295651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216736.598812                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216756.533259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216709.261994                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216686.476225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216745.698351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216752.509412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216735.760271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216619.931582                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215653.963611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215607.584051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215595.420513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216837.465712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215730.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 216839.643074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 216616.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216857.407000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 216855.656801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 219194.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216842.481975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216448.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 216808.719962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 223205.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 216792.410658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215208.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 216746.038096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 219561.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 216735.567533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216385.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216756.388663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 217294.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216707.265627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 216099.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216687.338062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 222335.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 216745.853594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       216041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216751.687760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       232878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 216735.655969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216477.703765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215653.963611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215607.584051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215595.420513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216837.465712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215730.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 216839.643074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 216616.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216857.407000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 216855.656801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 219194.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216842.481975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216448.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 216808.719962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 223205.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 216792.410658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215208.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 216746.038096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 219561.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 216735.567533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216385.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216756.388663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 217294.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216707.265627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 216099.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216687.338062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 222335.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 216745.853594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       216041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216751.687760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       232878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 216735.655969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216477.703765                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             319970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267323                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74495                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1373                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             62                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38826                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319971                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1060846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1060846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40071616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40071616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1235                       # Total snoops (count)
system.membus.snoop_fanout::samples            840926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  840926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              840926                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2209458740                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1793980000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4667030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1825906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1384607                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4973                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4417                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          556                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2208726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1436161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1206755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           105021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          105021                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14109                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2194618                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1417420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       292929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       306651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       321929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       336481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       302891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       323351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       339777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       355969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       321227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       344344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       355943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       375070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       332715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       353483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       371100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6487803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       984064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     44400512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        41792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      8537728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        31808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      8974144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        31936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      9416384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      9682368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      8561472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      9481984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        31424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      9909312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     10556800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      9739264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     10866368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     10419392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     11435648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      9731584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     10665792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        28288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     11029376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194842624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          793888                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2689881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.925912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.390529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1798146     66.85%     66.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 386125     14.35%     81.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 260017      9.67%     90.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 149801      5.57%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5401      0.20%     96.64% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5054      0.19%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   5138      0.19%     97.02% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3785      0.14%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4006      0.15%     97.31% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   4549      0.17%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4345      0.16%     97.64% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  4135      0.15%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  4052      0.15%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  3461      0.13%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  2892      0.11%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 48778      1.81%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   196      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2689881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8177659753                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27901244                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1738576077                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1841667                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         374205055                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1557343                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         391870575                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1550188                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         410901636                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1409921                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         429640650                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1418611                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        391082897                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1429024                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        414044802                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1525052                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        433794698                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1418737                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        453206761                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1421720                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        409277361                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1406960                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        434072851                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1437150                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        455923766                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1416362                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        477161917                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1417058                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        427887643                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1417135                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        451153289                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1400121                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        475218913                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
