{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "5d5fc42e-1e7a-4649-bbfe-b660254925bb",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/rothej/finn/deps/qonnx/src/qonnx/transformation/gemm_to_matmul.py:57: UserWarning: The GemmToMatMul transformation only offers explicit support for version 9 of the Gemm node, but the ONNX version of the supplied model is 17. Thus the transformation may fail or return incomplete results.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Previous run results deleted!\n",
      "Building dataflow accelerator from ../workspace/jh_fpga_amr/src/py/models/verif/vgglike_4f_4c_3re_3mp_pr0.1_quant8.onnx\n",
      "Intermediate outputs will be generated in /tmp/finn_dev_rothej\n",
      "Final outputs will be generated in ../workspace/jh_fpga_amr/src/py/models/output_rtl/vgglike_4f_4c_3re_3mp_pr0.1_quant8.onnx\n",
      "Build log is at ../workspace/jh_fpga_amr/src/py/models/output_rtl/vgglike_4f_4c_3re_3mp_pr0.1_quant8.onnx/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/19]\n",
      "Running step: step_tidy_up [2/19]\n",
      "Running step: step_streamline [3/19]\n",
      "Running step: step_convert_to_hw [4/19]\n",
      "Running step: step_create_dataflow_partition [5/19]\n",
      "Running step: step_specialize_layers [6/19]\n",
      "Running step: step_target_fps_parallelization [7/19]\n",
      "Running step: step_apply_folding_config [8/19]\n",
      "Running step: step_minimize_bit_width [9/19]\n",
      "Running step: step_generate_estimate_reports [10/19]\n",
      "Running step: step_hw_codegen [11/19]\n",
      "Running step: step_hw_ipgen [12/19]\n",
      "Running step: step_set_fifo_depths [13/19]\n",
      "Running step: step_create_stitched_ip [14/19]\n",
      "Running step: step_measure_rtlsim_performance [15/19]\n",
      "Running step: step_out_of_context_synthesis [16/19]\n",
      "Running step: step_synthesize_bitfile [17/19]\n",
      "Running step: step_make_pynq_driver [18/19]\n",
      "Running step: step_deployment_package [19/19]\n",
      "Completed successfully\n"
     ]
    },
    {
     "ename": "ValueError",
     "evalue": "I/O operation on closed file.",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mValueError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[1], line 130\u001b[0m\n\u001b[1;32m     96\u001b[0m \u001b[38;5;66;03m# N_IN_TXNS - number of input transactions.\u001b[39;00m\n\u001b[1;32m     97\u001b[0m \u001b[38;5;66;03m# N_OUT_TXNS - number of output transactions.\u001b[39;00m\n\u001b[1;32m     98\u001b[0m \u001b[38;5;66;03m# cycles - total number of clk cycles for the process.\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    101\u001b[0m \n\u001b[1;32m    102\u001b[0m \u001b[38;5;66;03m# Export metrics to CSV.\u001b[39;00m\n\u001b[1;32m    103\u001b[0m writer\u001b[38;5;241m.\u001b[39mwriterow([\n\u001b[1;32m    104\u001b[0m     file_name,\n\u001b[1;32m    105\u001b[0m     data\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mLUT\u001b[39m\u001b[38;5;124m'\u001b[39m, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m'\u001b[39m),\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    128\u001b[0m     perf_data\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mstable_throughput[images/s]\u001b[39m\u001b[38;5;124m'\u001b[39m, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[1;32m    129\u001b[0m ])\n\u001b[0;32m--> 130\u001b[0m \u001b[43mfile\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mflush\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "\u001b[0;31mValueError\u001b[0m: I/O operation on closed file."
     ]
    }
   ],
   "source": [
    "import csv\n",
    "import finn\n",
    "import finn.builder.build_dataflow as build\n",
    "import finn.builder.build_dataflow_config as build_cfg\n",
    "from finn.transformation.fpgadataflow.create_dataflow_partition import CreateDataflowPartition\n",
    "from qonnx.transformation.change_3d_tensors_to_4d import Change3DTo4DTensors\n",
    "from qonnx.transformation.general import RemoveUnusedTensors, GiveUniqueNodeNames\n",
    "from qonnx.transformation.lower_convs_to_matmul import LowerConvsToMatMul\n",
    "from finn.transformation.qonnx.convert_qonnx_to_finn import ConvertQONNXtoFINN\n",
    "from finn.transformation.streamline import Streamline\n",
    "from finn.util.visualization import showSrc\n",
    "from finn.util.basic import make_build_dir\n",
    "import json\n",
    "import os\n",
    "import onnx\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "from qonnx.util.cleanup import cleanup\n",
    "import shutil\n",
    "\n",
    "file_path = str('../workspace/jh_fpga_amr/src/py/models')\n",
    "with open('build_all_output.csv', mode='w', newline='') as file:\n",
    "    writer = csv.writer(file)\n",
    "    writer.writerow(['File Name', 'LUT', 'LUTRAM', 'FF', 'DSP', 'BRAM', 'BRAM_18K', 'BRAM_36K', 'URAM', 'Carry', 'WNS', 'Delay', 'vivado_version', 'vivado_build_no', 'fmax_mhz', 'estimated_throughput_fps', 'N_IN_TXNS', 'N_OUT_TXNS', 'cycles', 'N', 'latency_cycles', 'runtime[ms]', 'throughput[images/s]', 'fclk[mhz]', 'stable_throughput[images/s]'])\n",
    "\n",
    "    ## Iterate through each .onnx model, process, and synthesize. Record metrics.\n",
    "    for file_name in os.listdir(file_path):\n",
    "        if file_name.endswith('.onnx'):\n",
    "            full_path = os.path.join(file_path, file_name)\n",
    "            qonnx_model = onnx.load(os.path.join(file_path, file_name))\n",
    "    \n",
    "            ## Run QONNX cleanup.\n",
    "            cleanup_path = os.path.join(file_path, 'cleanup', file_name)\n",
    "            os.makedirs(os.path.dirname(cleanup_path), exist_ok=True)\n",
    "            cleanup(full_path, out_file=cleanup_path)\n",
    "            \n",
    "            ## Load model using ModelWrapper and convert to FINN format from QONNX.\n",
    "            model = ModelWrapper(cleanup_path)\n",
    "            model = model.transform(ConvertQONNXtoFINN())\n",
    "            \n",
    "            ## Apply necessary transformations.\n",
    "            model = model.transform(Streamline()) # Only single model path supported.\n",
    "            model = model.transform(Change3DTo4DTensors()) # Necessary, FINN doesn't like 1d.\n",
    "            model = model.transform(LowerConvsToMatMul()) # Also necessary for build, need the 4D conversion first.\n",
    "            model = model.transform(GiveUniqueNodeNames())\n",
    "            model = model.transform(RemoveUnusedTensors())\n",
    "            model = model.transform(CreateDataflowPartition())\n",
    "            \n",
    "            verif_model_path = os.path.join(file_path, 'verif', file_name)\n",
    "            os.makedirs(os.path.dirname(verif_model_path), exist_ok=True)\n",
    "            model.save(verif_model_path)\n",
    "            \n",
    "            ## Runs a synth build to view rtlsim performance. All pulled from 3-build-accelerator-with-finn.\n",
    "            rtlsim_output_dir = os.path.join(file_path, 'output_rtl', file_name)\n",
    "            \n",
    "            # Delete previous run results if they exist.\n",
    "            if os.path.exists(rtlsim_output_dir):\n",
    "                shutil.rmtree(rtlsim_output_dir)\n",
    "                print(\"Previous run results deleted!\")\n",
    "            \n",
    "            cfg_stitched_ip = build.DataflowBuildConfig(\n",
    "                output_dir          = rtlsim_output_dir,\n",
    "                mvau_wwidth_max     = 80,\n",
    "                target_fps          = 1000000,\n",
    "                synth_clk_period_ns = 10.0,\n",
    "                fpga_part           = \"xc7z020clg400-1\",\n",
    "                generate_outputs=[\n",
    "                    build_cfg.DataflowOutputType.STITCHED_IP,\n",
    "                    build_cfg.DataflowOutputType.RTLSIM_PERFORMANCE,\n",
    "                    build_cfg.DataflowOutputType.OOC_SYNTH,\n",
    "                ]\n",
    "            )\n",
    "            \n",
    "            ## Synthesize model. Note: This will take ~ 10 mins to complete, uses Vivado for build.\n",
    "            build.build_dataflow_cfg(verif_model_path, cfg_stitched_ip)\n",
    "            \n",
    "            ## Check hardware utilization estimates post-synthesis.\n",
    "            json_file_path = os.path.join(rtlsim_output_dir, \"report\", \"ooc_synth_and_timing.json\")\n",
    "            \n",
    "            with open(json_file_path, 'r') as file:\n",
    "                data = json.load(file)\n",
    "            \n",
    "            # LUT - number of LUTs used.\n",
    "            # LUTRAM - number of LUTs configured as RAM.\n",
    "            # FF - number of FFs used.\n",
    "            # DSP - number of DSP blocks used. Synth usually tries to conserve these when not needed because they are valuable.\n",
    "            # BRAM - total block RAM tiles used.\n",
    "            # Carry - carry chains used, used for arith. operations.\n",
    "            # WNS - worst negative slack, positive value means timing is met.\n",
    "            \n",
    "            ## Check performance estimates post-synthesis.\n",
    "            perf_json_path = os.path.join(rtlsim_output_dir, \"report\", \"rtlsim_performance.json\")\n",
    "            \n",
    "            with open(perf_json_path, 'r') as file:\n",
    "                perf_data = json.load(file)\n",
    "            \n",
    "            # N_IN_TXNS - number of input transactions.\n",
    "            # N_OUT_TXNS - number of output transactions.\n",
    "            # cycles - total number of clk cycles for the process.\n",
    "            # N - number of operations (batch size) handled in a single cycle.\n",
    "            # latency_cycles - total cycle count.\n",
    "            \n",
    "            # Export metrics to CSV.\n",
    "            writer.writerow([\n",
    "                file_name,\n",
    "                data.get('LUT', ''),\n",
    "                data.get('LUTRAM', ''),\n",
    "                data.get('FF', ''),\n",
    "                data.get('DSP', ''),\n",
    "                data.get('BRAM', ''),\n",
    "                data.get('BRAM_18K', ''),\n",
    "                data.get('BRAM_36K', ''),\n",
    "                data.get('URAM', ''),\n",
    "                data.get('Carry', ''),\n",
    "                data.get('WNS', ''),\n",
    "                data.get('Delay', ''),\n",
    "                data.get('vivado_version', ''),\n",
    "                data.get('vivado_build_no', ''),\n",
    "                data.get('fmax_mhz', ''),\n",
    "                data.get('estimated_throughput_fps', ''),\n",
    "                perf_data.get('N_IN_TXNS', ''),\n",
    "                perf_data.get('N_OUT_TXNS', ''),\n",
    "                perf_data.get('cycles', ''),\n",
    "                perf_data.get('N', ''),\n",
    "                perf_data.get('latency_cycles', ''),\n",
    "                perf_data.get('runtime[ms]', ''),\n",
    "                perf_data.get('throughput[images/s]', ''),\n",
    "                perf_data.get('fclk[mhz]', ''),\n",
    "                perf_data.get('stable_throughput[images/s]', '')\n",
    "            ])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "72028fc9-929a-4655-98a8-62dc852de91a",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
