 Timing Path to Register_inst1/out_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Rise  0.2000 0.0000 0.0000 0.368711 1.06234 1.43105           1       49.9749  c             | 
|    Register_inst1/in[0]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[0]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                               Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       49.9749  c             | 
|    Register_inst1/in[1]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[1]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                               Rise  0.2000 0.0000 0.0000 0.368711 1.06234 1.43105           1       49.9749  c             | 
|    Register_inst1/in[2]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[2]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                               Rise  0.2000 0.0000 0.0000 0        1.06234 1.06234           1       49.9749  c             | 
|    Register_inst1/in[3]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[3]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                               Rise  0.2000 0.0000 0.0000 1.49536  1.06234 2.5577            1       51.8471  c             | 
|    Register_inst1/in[8]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[8]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000 0.0000 0.0000 2.99558  1.06234 4.05792           1       51.8471  c             | 
|    Register_inst1/in[9]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[9]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                               Rise  0.2000 0.0000 0.0000 2.58487  1.06234 3.64721           1       51.8471  c             | 
|    Register_inst1/in[10]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[10]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                               Rise  0.2000 0.0000 0.0000 1.49536  1.06234 2.5577            1       51.8471  c             | 
|    Register_inst1/in[11]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[11]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A               CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z               CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60             Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A    CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z    CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[11]/CK DFF_X1    Rise  0.1510 0.0070 0.0730          0.949653                                    MmF           | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0160 0.1670 | 
| data required time                        |  0.1670        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                               Rise  0.2000 0.0000 0.0000 2.42825  1.06234 3.49059           1       49.9749  c             | 
|    Register_inst1/in[4]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[4]/CK DFF_X1    Rise  0.1500 0.0060 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to Register_inst1/out_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : Register_inst1/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                               Rise  0.2000 0.0000 0.0000 2.52055  1.06234 3.58289           1       51.8471  c             | 
|    Register_inst1/in[5]               Rise  0.2000 0.0000                                                                          | 
|    Register_inst1/out_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Register_inst1/out_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.361359 1.40591  1.76727           1       50.3365  c    K/M      | 
|    CTS_L1_c1_c45/A              CLKBUF_X2 Rise  0.0000 0.0000 0.0000          1.40591                                     mF            | 
|    CTS_L1_c1_c45/Z              CLKBUF_X2 Rise  0.0440 0.0440 0.0260 14.4779  5.65415  20.132            4       50.3365  mF   K/M      | 
|    Register_inst1/clk_CTSPP_60            Rise  0.0440 0.0000                                                                           | 
|    Register_inst1/CTS_L2_c9/A   CLKBUF_X3 Rise  0.0450 0.0010 0.0260          1.42116                                     mF            | 
|    Register_inst1/CTS_L2_c9/Z   CLKBUF_X3 Rise  0.1440 0.0990 0.0730 54.9716  30.3889  85.3605           32      53.9648  mF   K/M      | 
|    Register_inst1/out_reg[5]/CK DFF_X1    Rise  0.1500 0.0060 0.0730          0.949653                                    MmF           | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0160 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 391M, CVMEM - 1693M, PVMEM - 1845M)
