INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling ddrbenchmark2_testbench.cpp_pre.cpp.tb.cpp
   Compiling ddrbenchmark2.cpp_pre.cpp.tb.cpp
   Compiling apatb_ddrbenchmark2.cpp
   Compiling apatb_ddrbenchmark2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
************************

Random input test

************************
result:1

time:471
result: 0 :1

time:302
********************
result: 1 :1

time:340
********************
result: 2 :1

time:687
********************
result: 3 :1

time:309
********************
result: 4 :1

time:342
********************
result: 5 :1

time:292
********************
result: 6 :1

time:376
********************
result: 7 :1

time:317
********************
result: 8 :1

time:338
********************
result: 9 :1

time:294
********************
result: 10 :1

time:292
********************
result: 11 :1

time:289
********************
result: 12 :1

time:299
********************
result: 13 :1

time:290
********************
result: 14 :1

time:290
********************
result: 15 :1

time:321
********************
result: 16 :1

time:325
********************
result: 17 :1

time:321
********************
result: 18 :1

time:338
********************
result: 19 :1

time:410
********************
result: 20 :1

time:321
********************
result: 21 :1

time:353
********************
result: 22 :1

time:297
********************
result: 23 :1

time:299
********************
result: 24 :1

time:300
********************
result: 25 :1

time:292
********************
result: 26 :1

time:292
********************
result: 27 :1

time:291
********************
result: 28 :1

time:301
********************
result: 29 :1

time:291
********************
result: 30 :1

time:325
********************
result: 31 :1

time:327
********************
result: 32 :1

time:345
********************
result: 33 :1

time:321
********************
result: 34 :1

time:404
********************
result: 35 :1

time:302
********************
result: 36 :1

time:300
********************
result: 37 :1

time:291
********************
result: 38 :1

time:296
********************
result: 39 :1

time:294
********************
result: 40 :1

time:291
********************
result: 41 :1

time:290
********************
result: 42 :1

time:286
********************
result: 43 :1

time:291
********************
result: 44 :1

time:405
********************
result: 45 :1

time:292
********************
result: 46 :1

time:296
********************
result: 47 :1

time:291
********************
result: 48 :1

time:291
********************
result: 49 :1

time:290
********************
result: 50 :1

time:299
********************
result: 51 :1

time:292
********************
result: 52 :1

time:694
********************
result: 53 :1

time:295
********************
result: 54 :1

time:292
********************
result: 55 :1

time:293
********************
result: 56 :1

time:341
********************
result: 57 :1

time:317
********************
result: 58 :1

time:290
********************
result: 59 :1

time:294
********************
result: 60 :1

time:296
********************
result: 61 :1

time:293
********************
result: 62 :1

time:297
********************
result: 63 :1

time:352
********************
result: 64 :1

time:320
********************
result: 65 :1

time:291
********************
result: 66 :1

time:357
********************
result: 67 :1

time:320
********************
result: 68 :1

time:379
********************
result: 69 :1

time:295
********************
result: 70 :1

time:295
********************
result: 71 :1

time:296
********************
result: 72 :1

time:292
********************
result: 73 :1

time:392
********************
result: 74 :1

time:369
********************
result: 75 :1

time:328
********************
result: 76 :1

time:300
********************
result: 77 :1

time:294
********************
result: 78 :1

time:296
********************
result: 79 :1

time:292
********************
result: 80 :1

time:347
********************
result: 81 :1

time:300
********************
result: 82 :1

time:329
********************
result: 83 :1

time:327
********************
result: 84 :1

time:328
********************
result: 85 :1

time:290
********************
result: 86 :1

time:287
********************
result: 87 :1

time:292
********************
result: 88 :1

time:303
********************
result: 89 :1

time:291
********************
result: 90 :1

time:291
********************
result: 91 :1

time:290
********************
result: 92 :1

time:293
********************
result: 93 :1

time:342
********************
result: 94 :1

time:365
********************
result: 95 :1

time:293
********************
result: 96 :1

time:303
********************
result: 97 :1

time:289
********************
result: 98 :1

time:293
********************
result: 99 :1

time:290
********************
average:319.41


************************

End of Random input test

************************
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ddrbenchmark2_top glbl -Oenable_linking_all_libraries -prj ddrbenchmark2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s ddrbenchmark2 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_ddrbenchmark2_Pipeline_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_ddrbenchmark2_Pipeline_access
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ddrbenchmark2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrbenchmark2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module ddrbenchmark2_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.ddrbenchmark2_flow_control_loop_...
Compiling module xil_defaultlib.ddrbenchmark2_ddrbenchmark2_Pipe...
Compiling module xil_defaultlib.ddrbenchmark2_control_s_axi
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_srl(DAT...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(DA...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_mem(MEM...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(ME...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_srl(DAT...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(DA...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_srl(DAT...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(DA...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_store(N...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_mem(MEM...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(ME...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_load(NU...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_reg_sli...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_srl(DAT...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(DA...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_reg_sli...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_srl(DAT...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(DA...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_srl(DAT...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_fifo(DA...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_throttl...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_reg_sli...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_write(C...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_reg_sli...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi_read(C_...
Compiling module xil_defaultlib.ddrbenchmark2_gmem_m_axi(CONSERV...
Compiling module xil_defaultlib.ddrbenchmark2
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_ddrbenchmark2_top
Compiling module work.glbl
Built simulation snapshot ddrbenchmark2

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ddrbenchmark2/xsim_script.tcl
# xsim {ddrbenchmark2} -autoloadwcfg -tclbatch {ddrbenchmark2.tcl}
Time resolution is 1 ps
source ddrbenchmark2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 101 [0.00%] @ "125000"
// RTL Simulation : 1 / 101 [0.00%] @ "12185000"
// RTL Simulation : 2 / 101 [0.00%] @ "24095000"
// RTL Simulation : 3 / 101 [0.00%] @ "36005000"
// RTL Simulation : 4 / 101 [0.00%] @ "47915000"
// RTL Simulation : 5 / 101 [0.00%] @ "59825000"
// RTL Simulation : 6 / 101 [0.00%] @ "71735000"
// RTL Simulation : 7 / 101 [0.00%] @ "83645000"
// RTL Simulation : 8 / 101 [0.00%] @ "95555000"
// RTL Simulation : 9 / 101 [0.00%] @ "107465000"
// RTL Simulation : 10 / 101 [0.00%] @ "119375000"
// RTL Simulation : 11 / 101 [0.00%] @ "131285000"
// RTL Simulation : 12 / 101 [0.00%] @ "143195000"
// RTL Simulation : 13 / 101 [0.00%] @ "155105000"
// RTL Simulation : 14 / 101 [0.00%] @ "167015000"
// RTL Simulation : 15 / 101 [0.00%] @ "178925000"
// RTL Simulation : 16 / 101 [0.00%] @ "190835000"
// RTL Simulation : 17 / 101 [0.00%] @ "202745000"
// RTL Simulation : 18 / 101 [0.00%] @ "214655000"
// RTL Simulation : 19 / 101 [0.00%] @ "226565000"
// RTL Simulation : 20 / 101 [0.00%] @ "238475000"
// RTL Simulation : 21 / 101 [0.00%] @ "250385000"
// RTL Simulation : 22 / 101 [0.00%] @ "262295000"
// RTL Simulation : 23 / 101 [0.00%] @ "274205000"
// RTL Simulation : 24 / 101 [0.00%] @ "286115000"
// RTL Simulation : 25 / 101 [0.00%] @ "298025000"
// RTL Simulation : 26 / 101 [0.00%] @ "309935000"
// RTL Simulation : 27 / 101 [0.00%] @ "321845000"
// RTL Simulation : 28 / 101 [0.00%] @ "333755000"
// RTL Simulation : 29 / 101 [0.00%] @ "345665000"
// RTL Simulation : 30 / 101 [0.00%] @ "357575000"
// RTL Simulation : 31 / 101 [0.00%] @ "369485000"
// RTL Simulation : 32 / 101 [0.00%] @ "381395000"
// RTL Simulation : 33 / 101 [0.00%] @ "393305000"
// RTL Simulation : 34 / 101 [0.00%] @ "405215000"
// RTL Simulation : 35 / 101 [0.00%] @ "417125000"
// RTL Simulation : 36 / 101 [0.00%] @ "429035000"
// RTL Simulation : 37 / 101 [0.00%] @ "440945000"
// RTL Simulation : 38 / 101 [0.00%] @ "452855000"
// RTL Simulation : 39 / 101 [0.00%] @ "464765000"
// RTL Simulation : 40 / 101 [0.00%] @ "476675000"
// RTL Simulation : 41 / 101 [0.00%] @ "488585000"
// RTL Simulation : 42 / 101 [0.00%] @ "500495000"
// RTL Simulation : 43 / 101 [0.00%] @ "512405000"
// RTL Simulation : 44 / 101 [0.00%] @ "524315000"
// RTL Simulation : 45 / 101 [0.00%] @ "536225000"
// RTL Simulation : 46 / 101 [0.00%] @ "548135000"
// RTL Simulation : 47 / 101 [0.00%] @ "560045000"
// RTL Simulation : 48 / 101 [0.00%] @ "571955000"
// RTL Simulation : 49 / 101 [0.00%] @ "583865000"
// RTL Simulation : 50 / 101 [0.00%] @ "595775000"
// RTL Simulation : 51 / 101 [0.00%] @ "607685000"
// RTL Simulation : 52 / 101 [0.00%] @ "619595000"
// RTL Simulation : 53 / 101 [0.00%] @ "631505000"
// RTL Simulation : 54 / 101 [0.00%] @ "643415000"
// RTL Simulation : 55 / 101 [0.00%] @ "655325000"
// RTL Simulation : 56 / 101 [0.00%] @ "667235000"
// RTL Simulation : 57 / 101 [0.00%] @ "679145000"
// RTL Simulation : 58 / 101 [0.00%] @ "691055000"
// RTL Simulation : 59 / 101 [0.00%] @ "702965000"
// RTL Simulation : 60 / 101 [0.00%] @ "714875000"
// RTL Simulation : 61 / 101 [0.00%] @ "726785000"
// RTL Simulation : 62 / 101 [0.00%] @ "738695000"
// RTL Simulation : 63 / 101 [0.00%] @ "750605000"
// RTL Simulation : 64 / 101 [0.00%] @ "762515000"
// RTL Simulation : 65 / 101 [0.00%] @ "774425000"
// RTL Simulation : 66 / 101 [0.00%] @ "786335000"
// RTL Simulation : 67 / 101 [0.00%] @ "798245000"
// RTL Simulation : 68 / 101 [0.00%] @ "810155000"
// RTL Simulation : 69 / 101 [0.00%] @ "822065000"
// RTL Simulation : 70 / 101 [0.00%] @ "833975000"
// RTL Simulation : 71 / 101 [0.00%] @ "845885000"
// RTL Simulation : 72 / 101 [0.00%] @ "857795000"
// RTL Simulation : 73 / 101 [0.00%] @ "869705000"
// RTL Simulation : 74 / 101 [0.00%] @ "881615000"
// RTL Simulation : 75 / 101 [0.00%] @ "893525000"
// RTL Simulation : 76 / 101 [0.00%] @ "905435000"
// RTL Simulation : 77 / 101 [0.00%] @ "917345000"
// RTL Simulation : 78 / 101 [0.00%] @ "929255000"
// RTL Simulation : 79 / 101 [0.00%] @ "941165000"
// RTL Simulation : 80 / 101 [0.00%] @ "953075000"
// RTL Simulation : 81 / 101 [0.00%] @ "964985000"
// RTL Simulation : 82 / 101 [0.00%] @ "976895000"
// RTL Simulation : 83 / 101 [0.00%] @ "988805000"
// RTL Simulation : 84 / 101 [0.00%] @ "1000715000"
// RTL Simulation : 85 / 101 [0.00%] @ "1012625000"
// RTL Simulation : 86 / 101 [0.00%] @ "1024535000"
// RTL Simulation : 87 / 101 [0.00%] @ "1036445000"
// RTL Simulation : 88 / 101 [0.00%] @ "1048355000"
// RTL Simulation : 89 / 101 [0.00%] @ "1060265000"
// RTL Simulation : 90 / 101 [0.00%] @ "1072175000"
// RTL Simulation : 91 / 101 [0.00%] @ "1084085000"
// RTL Simulation : 92 / 101 [0.00%] @ "1095995000"
// RTL Simulation : 93 / 101 [0.00%] @ "1107905000"
// RTL Simulation : 94 / 101 [0.00%] @ "1119815000"
// RTL Simulation : 95 / 101 [0.00%] @ "1131725000"
// RTL Simulation : 96 / 101 [0.00%] @ "1143635000"
// RTL Simulation : 97 / 101 [0.00%] @ "1155545000"
// RTL Simulation : 98 / 101 [0.00%] @ "1167455000"
// RTL Simulation : 99 / 101 [0.00%] @ "1179365000"
// RTL Simulation : 100 / 101 [0.00%] @ "1191275000"
// RTL Simulation : 101 / 101 [100.00%] @ "1203185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1203245 ns : File "/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/sim/verilog/ddrbenchmark2.autotb.v" Line 428
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 21 22:33:01 2022...
************************

Random input test

************************
result:1

time:227
result: 0 :1

time:126
********************
result: 1 :1

time:124
********************
result: 2 :1

time:126
********************
result: 3 :1

time:127
********************
result: 4 :1

time:128
********************
result: 5 :1

time:131
********************
result: 6 :1

time:128
********************
result: 7 :1

time:127
********************
result: 8 :1

time:126
********************
result: 9 :1

time:126
********************
result: 10 :1

time:126
********************
result: 11 :1

time:126
********************
result: 12 :1

time:127
********************
result: 13 :1

time:125
********************
result: 14 :1

time:125
********************
result: 15 :1

time:124
********************
result: 16 :1

time:124
********************
result: 17 :1

time:124
********************
result: 18 :1

time:125
********************
result: 19 :1

time:125
********************
result: 20 :1

time:125
********************
result: 21 :1

time:125
********************
result: 22 :1

time:125
********************
result: 23 :1

time:124
********************
result: 24 :1

time:127
********************
result: 25 :1

time:136
********************
result: 26 :1

time:126
********************
result: 27 :1

time:126
********************
result: 28 :1

time:126
********************
result: 29 :1

time:131
********************
result: 30 :1

time:134
********************
result: 31 :1

time:131
********************
result: 32 :1

time:132
********************
result: 33 :1

time:129
********************
result: 34 :1

time:127
********************
result: 35 :1

time:125
********************
result: 36 :1

time:124
********************
result: 37 :1

time:124
********************
result: 38 :1

time:124
********************
result: 39 :1

time:157
********************
result: 40 :1

time:197
********************
result: 41 :1

time:188
********************
result: 42 :1

time:199
********************
result: 43 :1

time:196
********************
result: 44 :1

time:183
********************
result: 45 :1

time:198
********************
result: 46 :1

time:209
********************
result: 47 :1

time:194
********************
result: 48 :1

time:187
********************
result: 49 :1

time:125
********************
result: 50 :1

time:123
********************
result: 51 :1

time:124
********************
result: 52 :1

time:123
********************
result: 53 :1

time:123
********************
result: 54 :1

time:125
********************
result: 55 :1

time:125
********************
result: 56 :1

time:124
********************
result: 57 :1

time:125
********************
result: 58 :1

time:192
********************
result: 59 :1

time:138
********************
result: 60 :1

time:128
********************
result: 61 :1

time:123
********************
result: 62 :1

time:123
********************
result: 63 :1

time:125
********************
result: 64 :1

time:126
********************
result: 65 :1

time:126
********************
result: 66 :1

time:125
********************
result: 67 :1

time:126
********************
result: 68 :1

time:125
********************
result: 69 :1

time:124
********************
result: 70 :1

time:125
********************
result: 71 :1

time:124
********************
result: 72 :1

time:124
********************
result: 73 :1

time:124
********************
result: 74 :1

time:126
********************
result: 75 :1

time:127
********************
result: 76 :1

time:177
********************
result: 77 :1

time:131
********************
result: 78 :1

time:127
********************
result: 79 :1

time:127
********************
result: 80 :1

time:128
********************
result: 81 :1

time:128
********************
result: 82 :1

time:128
********************
result: 83 :1

time:126
********************
result: 84 :1

time:126
********************
result: 85 :1

time:127
********************
result: 86 :1

time:127
********************
result: 87 :1

time:131
********************
result: 88 :1

time:128
********************
result: 89 :1

time:126
********************
result: 90 :1

time:126
********************
result: 91 :1

time:129
********************
result: 92 :1

time:130
********************
result: 93 :1

time:128
********************
result: 94 :1

time:125
********************
result: 95 :1

time:127
********************
result: 96 :1

time:437
********************
result: 97 :1

time:128
********************
result: 98 :1

time:124
********************
result: 99 :1

time:125
********************
average:137.13


************************

End of Random input test

************************
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
