#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 15 04:26:32 2020
# Process ID: 31249
# Current directory: /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.dir/AES/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/webtalk.log
# Journal file: /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.dir/AES/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.dir/AES/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 15 04:26:39 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 402.609 ; gain = 0.000 ; free physical = 2044 ; free virtual = 15178
INFO: [Common 17-206] Exiting Webtalk at Fri May 15 04:26:39 2020...
