{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:46:58 2023 " "Info: Processing started: Thu Nov 16 11:46:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BE_COMPAS -c BE_COMPAS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BE_COMPAS -c BE_COMPAS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk50 " "Info: Assuming node \"Clk50\" is an undefined clock" {  } { { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider1:inst3\|tmp " "Info: Detected ripple clock \"Clock_Divider1:inst3\|tmp\" as buffer" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider1:inst3\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider:inst1\|tmp " "Info: Detected ripple clock \"Clock_Divider:inst1\|tmp\" as buffer" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider:inst1\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk50 register Clock_Divider1:inst3\|count\[0\] register Clock_Divider1:inst3\|count\[24\] 231.05 MHz 4.328 ns Internal " "Info: Clock \"Clk50\" has Internal fmax of 231.05 MHz between source register \"Clock_Divider1:inst3\|count\[0\]\" and destination register \"Clock_Divider1:inst3\|count\[24\]\" (period= 4.328 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.114 ns + Longest register register " "Info: + Longest register to register delay is 4.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider1:inst3\|count\[0\] 1 REG LCFF_X12_Y14_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 5; REG Node = 'Clock_Divider1:inst3\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider1:inst3|count[0] } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.414 ns) 1.150 ns Clock_Divider1:inst3\|Add0~1 2 COMB LCCOMB_X11_Y15_N0 2 " "Info: 2: + IC(0.736 ns) + CELL(0.414 ns) = 1.150 ns; Loc. = LCCOMB_X11_Y15_N0; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { Clock_Divider1:inst3|count[0] Clock_Divider1:inst3|Add0~1 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.221 ns Clock_Divider1:inst3\|Add0~3 3 COMB LCCOMB_X11_Y15_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.221 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~1 Clock_Divider1:inst3|Add0~3 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.292 ns Clock_Divider1:inst3\|Add0~5 4 COMB LCCOMB_X11_Y15_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.292 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~3 Clock_Divider1:inst3|Add0~5 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.363 ns Clock_Divider1:inst3\|Add0~7 5 COMB LCCOMB_X11_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.363 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~5 Clock_Divider1:inst3|Add0~7 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.434 ns Clock_Divider1:inst3\|Add0~9 6 COMB LCCOMB_X11_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.434 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~7 Clock_Divider1:inst3|Add0~9 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Clock_Divider1:inst3\|Add0~11 7 COMB LCCOMB_X11_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~9 Clock_Divider1:inst3|Add0~11 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Clock_Divider1:inst3\|Add0~13 8 COMB LCCOMB_X11_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X11_Y15_N12; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~11 Clock_Divider1:inst3|Add0~13 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.735 ns Clock_Divider1:inst3\|Add0~15 9 COMB LCCOMB_X11_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.735 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider1:inst3|Add0~13 Clock_Divider1:inst3|Add0~15 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.806 ns Clock_Divider1:inst3\|Add0~17 10 COMB LCCOMB_X11_Y15_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.806 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~15 Clock_Divider1:inst3|Add0~17 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.877 ns Clock_Divider1:inst3\|Add0~19 11 COMB LCCOMB_X11_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.877 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~17 Clock_Divider1:inst3|Add0~19 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.948 ns Clock_Divider1:inst3\|Add0~21 12 COMB LCCOMB_X11_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.948 ns; Loc. = LCCOMB_X11_Y15_N20; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~19 Clock_Divider1:inst3|Add0~21 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.019 ns Clock_Divider1:inst3\|Add0~23 13 COMB LCCOMB_X11_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.019 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~21 Clock_Divider1:inst3|Add0~23 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.090 ns Clock_Divider1:inst3\|Add0~25 14 COMB LCCOMB_X11_Y15_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.090 ns; Loc. = LCCOMB_X11_Y15_N24; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~23 Clock_Divider1:inst3|Add0~25 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.161 ns Clock_Divider1:inst3\|Add0~27 15 COMB LCCOMB_X11_Y15_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.161 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~25 Clock_Divider1:inst3|Add0~27 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.232 ns Clock_Divider1:inst3\|Add0~29 16 COMB LCCOMB_X11_Y15_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.232 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~27 Clock_Divider1:inst3|Add0~29 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.378 ns Clock_Divider1:inst3\|Add0~31 17 COMB LCCOMB_X11_Y15_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.378 ns; Loc. = LCCOMB_X11_Y15_N30; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Clock_Divider1:inst3|Add0~29 Clock_Divider1:inst3|Add0~31 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.449 ns Clock_Divider1:inst3\|Add0~33 18 COMB LCCOMB_X11_Y14_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.449 ns; Loc. = LCCOMB_X11_Y14_N0; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~31 Clock_Divider1:inst3|Add0~33 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.520 ns Clock_Divider1:inst3\|Add0~35 19 COMB LCCOMB_X11_Y14_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.520 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~33 Clock_Divider1:inst3|Add0~35 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.591 ns Clock_Divider1:inst3\|Add0~37 20 COMB LCCOMB_X11_Y14_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.591 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~35 Clock_Divider1:inst3|Add0~37 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.662 ns Clock_Divider1:inst3\|Add0~39 21 COMB LCCOMB_X11_Y14_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.662 ns; Loc. = LCCOMB_X11_Y14_N6; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~37 Clock_Divider1:inst3|Add0~39 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.733 ns Clock_Divider1:inst3\|Add0~41 22 COMB LCCOMB_X11_Y14_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.733 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~39 Clock_Divider1:inst3|Add0~41 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.804 ns Clock_Divider1:inst3\|Add0~43 23 COMB LCCOMB_X11_Y14_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.804 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~41 Clock_Divider1:inst3|Add0~43 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.875 ns Clock_Divider1:inst3\|Add0~45 24 COMB LCCOMB_X11_Y14_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.875 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider1:inst3|Add0~43 Clock_Divider1:inst3|Add0~45 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.034 ns Clock_Divider1:inst3\|Add0~47 25 COMB LCCOMB_X11_Y14_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.034 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 2; COMB Node = 'Clock_Divider1:inst3\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider1:inst3|Add0~45 Clock_Divider1:inst3|Add0~47 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.444 ns Clock_Divider1:inst3\|Add0~48 26 COMB LCCOMB_X11_Y14_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.444 ns; Loc. = LCCOMB_X11_Y14_N16; Fanout = 1; COMB Node = 'Clock_Divider1:inst3\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Clock_Divider1:inst3|Add0~47 Clock_Divider1:inst3|Add0~48 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.150 ns) 4.030 ns Clock_Divider1:inst3\|count~32 27 COMB LCCOMB_X12_Y14_N22 1 " "Info: 27: + IC(0.436 ns) + CELL(0.150 ns) = 4.030 ns; Loc. = LCCOMB_X12_Y14_N22; Fanout = 1; COMB Node = 'Clock_Divider1:inst3\|count~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Clock_Divider1:inst3|Add0~48 Clock_Divider1:inst3|count~32 } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.114 ns Clock_Divider1:inst3\|count\[24\] 28 REG LCFF_X12_Y14_N23 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.114 ns; Loc. = LCFF_X12_Y14_N23; Fanout = 3; REG Node = 'Clock_Divider1:inst3\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clock_Divider1:inst3|count~32 Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 71.51 % ) " "Info: Total cell delay = 2.942 ns ( 71.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 28.49 % ) " "Info: Total interconnect delay = 1.172 ns ( 28.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { Clock_Divider1:inst3|count[0] Clock_Divider1:inst3|Add0~1 Clock_Divider1:inst3|Add0~3 Clock_Divider1:inst3|Add0~5 Clock_Divider1:inst3|Add0~7 Clock_Divider1:inst3|Add0~9 Clock_Divider1:inst3|Add0~11 Clock_Divider1:inst3|Add0~13 Clock_Divider1:inst3|Add0~15 Clock_Divider1:inst3|Add0~17 Clock_Divider1:inst3|Add0~19 Clock_Divider1:inst3|Add0~21 Clock_Divider1:inst3|Add0~23 Clock_Divider1:inst3|Add0~25 Clock_Divider1:inst3|Add0~27 Clock_Divider1:inst3|Add0~29 Clock_Divider1:inst3|Add0~31 Clock_Divider1:inst3|Add0~33 Clock_Divider1:inst3|Add0~35 Clock_Divider1:inst3|Add0~37 Clock_Divider1:inst3|Add0~39 Clock_Divider1:inst3|Add0~41 Clock_Divider1:inst3|Add0~43 Clock_Divider1:inst3|Add0~45 Clock_Divider1:inst3|Add0~47 Clock_Divider1:inst3|Add0~48 Clock_Divider1:inst3|count~32 Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.114 ns" { Clock_Divider1:inst3|count[0] {} Clock_Divider1:inst3|Add0~1 {} Clock_Divider1:inst3|Add0~3 {} Clock_Divider1:inst3|Add0~5 {} Clock_Divider1:inst3|Add0~7 {} Clock_Divider1:inst3|Add0~9 {} Clock_Divider1:inst3|Add0~11 {} Clock_Divider1:inst3|Add0~13 {} Clock_Divider1:inst3|Add0~15 {} Clock_Divider1:inst3|Add0~17 {} Clock_Divider1:inst3|Add0~19 {} Clock_Divider1:inst3|Add0~21 {} Clock_Divider1:inst3|Add0~23 {} Clock_Divider1:inst3|Add0~25 {} Clock_Divider1:inst3|Add0~27 {} Clock_Divider1:inst3|Add0~29 {} Clock_Divider1:inst3|Add0~31 {} Clock_Divider1:inst3|Add0~33 {} Clock_Divider1:inst3|Add0~35 {} Clock_Divider1:inst3|Add0~37 {} Clock_Divider1:inst3|Add0~39 {} Clock_Divider1:inst3|Add0~41 {} Clock_Divider1:inst3|Add0~43 {} Clock_Divider1:inst3|Add0~45 {} Clock_Divider1:inst3|Add0~47 {} Clock_Divider1:inst3|Add0~48 {} Clock_Divider1:inst3|count~32 {} Clock_Divider1:inst3|count[24] {} } { 0.000ns 0.736ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk50 destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk50\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk50 } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk50~clkctrl 2 COMB CLKCTRL_G2 62 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 62; COMB Node = 'Clk50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk50 Clk50~clkctrl } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns Clock_Divider1:inst3\|count\[24\] 3 REG LCFF_X12_Y14_N23 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X12_Y14_N23; Fanout = 3; REG Node = 'Clock_Divider1:inst3\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { Clk50~clkctrl Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clk50 Clk50~clkctrl Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clk50 {} Clk50~combout {} Clk50~clkctrl {} Clock_Divider1:inst3|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk50 source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"Clk50\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk50 } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk50~clkctrl 2 COMB CLKCTRL_G2 62 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 62; COMB Node = 'Clk50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk50 Clk50~clkctrl } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns Clock_Divider1:inst3\|count\[0\] 3 REG LCFF_X12_Y14_N1 5 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 5; REG Node = 'Clock_Divider1:inst3\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { Clk50~clkctrl Clock_Divider1:inst3|count[0] } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clk50 Clk50~clkctrl Clock_Divider1:inst3|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clk50 {} Clk50~combout {} Clk50~clkctrl {} Clock_Divider1:inst3|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clk50 Clk50~clkctrl Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clk50 {} Clk50~combout {} Clk50~clkctrl {} Clock_Divider1:inst3|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clk50 Clk50~clkctrl Clock_Divider1:inst3|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clk50 {} Clk50~combout {} Clk50~clkctrl {} Clock_Divider1:inst3|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { Clock_Divider1:inst3|count[0] Clock_Divider1:inst3|Add0~1 Clock_Divider1:inst3|Add0~3 Clock_Divider1:inst3|Add0~5 Clock_Divider1:inst3|Add0~7 Clock_Divider1:inst3|Add0~9 Clock_Divider1:inst3|Add0~11 Clock_Divider1:inst3|Add0~13 Clock_Divider1:inst3|Add0~15 Clock_Divider1:inst3|Add0~17 Clock_Divider1:inst3|Add0~19 Clock_Divider1:inst3|Add0~21 Clock_Divider1:inst3|Add0~23 Clock_Divider1:inst3|Add0~25 Clock_Divider1:inst3|Add0~27 Clock_Divider1:inst3|Add0~29 Clock_Divider1:inst3|Add0~31 Clock_Divider1:inst3|Add0~33 Clock_Divider1:inst3|Add0~35 Clock_Divider1:inst3|Add0~37 Clock_Divider1:inst3|Add0~39 Clock_Divider1:inst3|Add0~41 Clock_Divider1:inst3|Add0~43 Clock_Divider1:inst3|Add0~45 Clock_Divider1:inst3|Add0~47 Clock_Divider1:inst3|Add0~48 Clock_Divider1:inst3|count~32 Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.114 ns" { Clock_Divider1:inst3|count[0] {} Clock_Divider1:inst3|Add0~1 {} Clock_Divider1:inst3|Add0~3 {} Clock_Divider1:inst3|Add0~5 {} Clock_Divider1:inst3|Add0~7 {} Clock_Divider1:inst3|Add0~9 {} Clock_Divider1:inst3|Add0~11 {} Clock_Divider1:inst3|Add0~13 {} Clock_Divider1:inst3|Add0~15 {} Clock_Divider1:inst3|Add0~17 {} Clock_Divider1:inst3|Add0~19 {} Clock_Divider1:inst3|Add0~21 {} Clock_Divider1:inst3|Add0~23 {} Clock_Divider1:inst3|Add0~25 {} Clock_Divider1:inst3|Add0~27 {} Clock_Divider1:inst3|Add0~29 {} Clock_Divider1:inst3|Add0~31 {} Clock_Divider1:inst3|Add0~33 {} Clock_Divider1:inst3|Add0~35 {} Clock_Divider1:inst3|Add0~37 {} Clock_Divider1:inst3|Add0~39 {} Clock_Divider1:inst3|Add0~41 {} Clock_Divider1:inst3|Add0~43 {} Clock_Divider1:inst3|Add0~45 {} Clock_Divider1:inst3|Add0~47 {} Clock_Divider1:inst3|Add0~48 {} Clock_Divider1:inst3|count~32 {} Clock_Divider1:inst3|count[24] {} } { 0.000ns 0.736ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.436ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clk50 Clk50~clkctrl Clock_Divider1:inst3|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clk50 {} Clk50~combout {} Clk50~clkctrl {} Clock_Divider1:inst3|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clk50 Clk50~clkctrl Clock_Divider1:inst3|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clk50 {} Clk50~combout {} Clk50~clkctrl {} Clock_Divider1:inst3|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BE_COMPAS:inst\|data_compas\[8\] PWMin Clk50 1.734 ns register " "Info: tsu for register \"BE_COMPAS:inst\|data_compas\[8\]\" (data pin = \"PWMin\", clock pin = \"Clk50\") is 1.734 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.993 ns + Longest pin register " "Info: + Longest pin to register delay is 7.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PWMin 1 PIN PIN_D25 19 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 19; PIN Node = 'PWMin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWMin } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 264 176 344 280 "PWMin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.961 ns) + CELL(0.275 ns) 7.108 ns BE_COMPAS:inst\|data_compas\[0\]~9 2 COMB LCCOMB_X63_Y16_N8 9 " "Info: 2: + IC(5.961 ns) + CELL(0.275 ns) = 7.108 ns; Loc. = LCCOMB_X63_Y16_N8; Fanout = 9; COMB Node = 'BE_COMPAS:inst\|data_compas\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.236 ns" { PWMin BE_COMPAS:inst|data_compas[0]~9 } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.660 ns) 7.993 ns BE_COMPAS:inst\|data_compas\[8\] 3 REG LCFF_X63_Y16_N27 1 " "Info: 3: + IC(0.225 ns) + CELL(0.660 ns) = 7.993 ns; Loc. = LCFF_X63_Y16_N27; Fanout = 1; REG Node = 'BE_COMPAS:inst\|data_compas\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { BE_COMPAS:inst|data_compas[0]~9 BE_COMPAS:inst|data_compas[8] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 22.61 % ) " "Info: Total cell delay = 1.807 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.186 ns ( 77.39 % ) " "Info: Total interconnect delay = 6.186 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { PWMin BE_COMPAS:inst|data_compas[0]~9 BE_COMPAS:inst|data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { PWMin {} PWMin~combout {} BE_COMPAS:inst|data_compas[0]~9 {} BE_COMPAS:inst|data_compas[8] {} } { 0.000ns 0.000ns 5.961ns 0.225ns } { 0.000ns 0.872ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk50 destination 6.223 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk50\" to destination register is 6.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk50 } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.787 ns) 2.814 ns Clock_Divider:inst1\|tmp 2 REG LCFF_X14_Y15_N19 2 " "Info: 2: + IC(1.028 ns) + CELL(0.787 ns) = 2.814 ns; Loc. = LCFF_X14_Y15_N19; Fanout = 2; REG Node = 'Clock_Divider:inst1\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Clk50 Clock_Divider:inst1|tmp } "NODE_NAME" } } { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 4.652 ns Clock_Divider:inst1\|tmp~clkctrl 3 COMB CLKCTRL_G1 27 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 4.652 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'Clock_Divider:inst1\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { Clock_Divider:inst1|tmp Clock_Divider:inst1|tmp~clkctrl } "NODE_NAME" } } { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 6.223 ns BE_COMPAS:inst\|data_compas\[8\] 4 REG LCFF_X63_Y16_N27 1 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 6.223 ns; Loc. = LCFF_X63_Y16_N27; Fanout = 1; REG Node = 'BE_COMPAS:inst\|data_compas\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clock_Divider:inst1|tmp~clkctrl BE_COMPAS:inst|data_compas[8] } "NODE_NAME" } } { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.33 % ) " "Info: Total cell delay = 2.323 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 62.67 % ) " "Info: Total interconnect delay = 3.900 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { Clk50 Clock_Divider:inst1|tmp Clock_Divider:inst1|tmp~clkctrl BE_COMPAS:inst|data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { Clk50 {} Clk50~combout {} Clock_Divider:inst1|tmp {} Clock_Divider:inst1|tmp~clkctrl {} BE_COMPAS:inst|data_compas[8] {} } { 0.000ns 0.000ns 1.028ns 1.838ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { PWMin BE_COMPAS:inst|data_compas[0]~9 BE_COMPAS:inst|data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { PWMin {} PWMin~combout {} BE_COMPAS:inst|data_compas[0]~9 {} BE_COMPAS:inst|data_compas[8] {} } { 0.000ns 0.000ns 5.961ns 0.225ns } { 0.000ns 0.872ns 0.275ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { Clk50 Clock_Divider:inst1|tmp Clock_Divider:inst1|tmp~clkctrl BE_COMPAS:inst|data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { Clk50 {} Clk50~combout {} Clock_Divider:inst1|tmp {} Clock_Divider:inst1|tmp~clkctrl {} BE_COMPAS:inst|data_compas[8] {} } { 0.000ns 0.000ns 1.028ns 1.838ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk50 data_compas\[8\] TRAITEMENT:inst2\|data_compas\[8\] 12.185 ns register " "Info: tco from clock \"Clk50\" to destination pin \"data_compas\[8\]\" through register \"TRAITEMENT:inst2\|data_compas\[8\]\" is 12.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk50 source 6.196 ns + Longest register " "Info: + Longest clock path from clock \"Clk50\" to source register is 6.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk50 } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.820 ns Clock_Divider1:inst3\|tmp 2 REG LCFF_X12_Y14_N21 2 " "Info: 2: + IC(1.034 ns) + CELL(0.787 ns) = 2.820 ns; Loc. = LCFF_X12_Y14_N21; Fanout = 2; REG Node = 'Clock_Divider1:inst3\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { Clk50 Clock_Divider1:inst3|tmp } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 4.626 ns Clock_Divider1:inst3\|tmp~clkctrl 3 COMB CLKCTRL_G0 11 " "Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'Clock_Divider1:inst3\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { Clock_Divider1:inst3|tmp Clock_Divider1:inst3|tmp~clkctrl } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.196 ns TRAITEMENT:inst2\|data_compas\[8\] 4 REG LCFF_X62_Y16_N17 1 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.196 ns; Loc. = LCFF_X62_Y16_N17; Fanout = 1; REG Node = 'TRAITEMENT:inst2\|data_compas\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Clock_Divider1:inst3|tmp~clkctrl TRAITEMENT:inst2|data_compas[8] } "NODE_NAME" } } { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.49 % ) " "Info: Total cell delay = 2.323 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.873 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Clk50 Clock_Divider1:inst3|tmp Clock_Divider1:inst3|tmp~clkctrl TRAITEMENT:inst2|data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Clk50 {} Clk50~combout {} Clock_Divider1:inst3|tmp {} Clock_Divider1:inst3|tmp~clkctrl {} TRAITEMENT:inst2|data_compas[8] {} } { 0.000ns 0.000ns 1.034ns 1.806ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.739 ns + Longest register pin " "Info: + Longest register to pin delay is 5.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TRAITEMENT:inst2\|data_compas\[8\] 1 REG LCFF_X62_Y16_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y16_N17; Fanout = 1; REG Node = 'TRAITEMENT:inst2\|data_compas\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRAITEMENT:inst2|data_compas[8] } "NODE_NAME" } } { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.971 ns) + CELL(2.768 ns) 5.739 ns data_compas\[8\] 2 PIN PIN_AA14 0 " "Info: 2: + IC(2.971 ns) + CELL(2.768 ns) = 5.739 ns; Loc. = PIN_AA14; Fanout = 0; PIN Node = 'data_compas\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { TRAITEMENT:inst2|data_compas[8] data_compas[8] } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 296 1328 1515 312 "data_compas\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 48.23 % ) " "Info: Total cell delay = 2.768 ns ( 48.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.971 ns ( 51.77 % ) " "Info: Total interconnect delay = 2.971 ns ( 51.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { TRAITEMENT:inst2|data_compas[8] data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { TRAITEMENT:inst2|data_compas[8] {} data_compas[8] {} } { 0.000ns 2.971ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Clk50 Clock_Divider1:inst3|tmp Clock_Divider1:inst3|tmp~clkctrl TRAITEMENT:inst2|data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Clk50 {} Clk50~combout {} Clock_Divider1:inst3|tmp {} Clock_Divider1:inst3|tmp~clkctrl {} TRAITEMENT:inst2|data_compas[8] {} } { 0.000ns 0.000ns 1.034ns 1.806ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { TRAITEMENT:inst2|data_compas[8] data_compas[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { TRAITEMENT:inst2|data_compas[8] {} data_compas[8] {} } { 0.000ns 2.971ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TRAITEMENT:inst2\|fin_mesure continu Clk50 4.318 ns register " "Info: th for register \"TRAITEMENT:inst2\|fin_mesure\" (data pin = \"continu\", clock pin = \"Clk50\") is 4.318 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk50 destination 6.196 ns + Longest register " "Info: + Longest clock path from clock \"Clk50\" to destination register is 6.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clk50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk50 } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 168 192 360 184 "Clk50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.820 ns Clock_Divider1:inst3\|tmp 2 REG LCFF_X12_Y14_N21 2 " "Info: 2: + IC(1.034 ns) + CELL(0.787 ns) = 2.820 ns; Loc. = LCFF_X12_Y14_N21; Fanout = 2; REG Node = 'Clock_Divider1:inst3\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { Clk50 Clock_Divider1:inst3|tmp } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 4.626 ns Clock_Divider1:inst3\|tmp~clkctrl 3 COMB CLKCTRL_G0 11 " "Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'Clock_Divider1:inst3\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { Clock_Divider1:inst3|tmp Clock_Divider1:inst3|tmp~clkctrl } "NODE_NAME" } } { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.196 ns TRAITEMENT:inst2\|fin_mesure 4 REG LCFF_X63_Y16_N29 2 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.196 ns; Loc. = LCFF_X63_Y16_N29; Fanout = 2; REG Node = 'TRAITEMENT:inst2\|fin_mesure'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Clock_Divider1:inst3|tmp~clkctrl TRAITEMENT:inst2|fin_mesure } "NODE_NAME" } } { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.49 % ) " "Info: Total cell delay = 2.323 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 62.51 % ) " "Info: Total interconnect delay = 3.873 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Clk50 Clock_Divider1:inst3|tmp Clock_Divider1:inst3|tmp~clkctrl TRAITEMENT:inst2|fin_mesure } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Clk50 {} Clk50~combout {} Clock_Divider1:inst3|tmp {} Clock_Divider1:inst3|tmp~clkctrl {} TRAITEMENT:inst2|fin_mesure {} } { 0.000ns 0.000ns 1.034ns 1.806ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.144 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns continu 1 PIN PIN_P25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'continu'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 536 176 344 552 "continu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.150 ns) 2.060 ns TRAITEMENT:inst2\|fin_mesure~1 2 COMB LCCOMB_X63_Y16_N28 1 " "Info: 2: + IC(0.911 ns) + CELL(0.150 ns) = 2.060 ns; Loc. = LCCOMB_X63_Y16_N28; Fanout = 1; COMB Node = 'TRAITEMENT:inst2\|fin_mesure~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { continu TRAITEMENT:inst2|fin_mesure~1 } "NODE_NAME" } } { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.144 ns TRAITEMENT:inst2\|fin_mesure 3 REG LCFF_X63_Y16_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.144 ns; Loc. = LCFF_X63_Y16_N29; Fanout = 2; REG Node = 'TRAITEMENT:inst2\|fin_mesure'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TRAITEMENT:inst2|fin_mesure~1 TRAITEMENT:inst2|fin_mesure } "NODE_NAME" } } { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 57.51 % ) " "Info: Total cell delay = 1.233 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 42.49 % ) " "Info: Total interconnect delay = 0.911 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { continu TRAITEMENT:inst2|fin_mesure~1 TRAITEMENT:inst2|fin_mesure } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.144 ns" { continu {} continu~combout {} TRAITEMENT:inst2|fin_mesure~1 {} TRAITEMENT:inst2|fin_mesure {} } { 0.000ns 0.000ns 0.911ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Clk50 Clock_Divider1:inst3|tmp Clock_Divider1:inst3|tmp~clkctrl TRAITEMENT:inst2|fin_mesure } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.196 ns" { Clk50 {} Clk50~combout {} Clock_Divider1:inst3|tmp {} Clock_Divider1:inst3|tmp~clkctrl {} TRAITEMENT:inst2|fin_mesure {} } { 0.000ns 0.000ns 1.034ns 1.806ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { continu TRAITEMENT:inst2|fin_mesure~1 TRAITEMENT:inst2|fin_mesure } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.144 ns" { continu {} continu~combout {} TRAITEMENT:inst2|fin_mesure~1 {} TRAITEMENT:inst2|fin_mesure {} } { 0.000ns 0.000ns 0.911ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:46:58 2023 " "Info: Processing ended: Thu Nov 16 11:46:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
