#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 22 18:05:31 2021
# Process ID: 2612
# Current directory: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7684 C:\Users\james\OneDrive\Dokumente\Vivado\SoC_Projects\Stepper_Motor_Dig\Stepper_Motor_Dig.xpr
# Log file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/vivado.log
# Journal file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 883.652 ; gain = 126.750
update_compile_order -fileset sources_1
create_project Stepper_Motor_Rotary C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 927.328 ; gain = 35.895
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc w ]
add_files -fileset constrs_1 C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/cos_wave.mem w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/cos_wave.mem
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/sine_wave.mem w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/sine_wave.mem
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
create_bd_design "system"
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name FCLK_CLK0 [get_bd_ports FCLK_CLK0_0]
set_property name FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N_0]
save_bd_design
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.051 ; gain = 123.375
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
[Mon Feb 22 18:13:59 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd] -directory C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.ip_user_files -ipstatic_source_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.cache/compile_simlib/modelsim} {questa=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.cache/compile_simlib/questa} {riviera=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.cache/compile_simlib/riviera} {activehdl=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Stepper_Motor_Dig
current_project Stepper_Motor_Rotary
set_property top stepper_motor_dig_top [current_fileset]
update_compile_order -fileset sources_1
current_project Stepper_Motor_Dig
close_project
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_dig_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.965 ; gain = 83.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_dig_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:134]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-448] named port connection 'time_divider' does not exist for instance 'i_speed_ctrl' of module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:150]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_dig_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.543 ; gain = 126.012
---------------------------------------------------------------------------------
RTL Elaboration failed
17 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: stepper_motor_dig_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_dig_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:134]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_dig_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_dig_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_dig_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_dig_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_dig_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_dig_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1455.027 ; gain = 9.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1455.027 ; gain = 9.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1455.027 ; gain = 9.484
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_dig_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_dig_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1734.359 ; gain = 288.816
30 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1734.359 ; gain = 288.816
launch_runs synth_1 -jobs 4
[Mon Feb 22 18:48:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1876.734 ; gain = 139.500
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2329.465 ; gain = 0.000
[Mon Feb 22 18:50:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 18:51:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property top stepper_motor_rotary_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 19:09:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2329.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:157]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'i_rotary_encoder' of module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:159]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2329.465 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2329.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2329.465 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2329.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2329.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2347.406 ; gain = 17.941
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 19:10:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 19:11:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 19:13:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2347.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2347.406 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2347.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2347.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2349.363 ; gain = 1.957
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 9'b111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.363 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2349.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2352.156 ; gain = 2.793
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 19:26:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 19:27:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 19:28:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2352.156 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 19:49:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 19:51:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 19:52:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2352.582 ; gain = 0.426
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2352.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2353.348 ; gain = 0.766
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 20:00:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 20:00:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 20:02:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:157]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'i_rotary_encoder' of module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:159]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.348 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.348 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2353.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2354.141 ; gain = 0.793
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 20:21:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 20:22:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 20:23:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 12'b111111111111 
	Parameter count_min bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.141 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2354.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.367 ; gain = 1.227
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 20:33:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 20:34:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 20:35:33 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 8'b11111111 
	Parameter count_min bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2356.035 ; gain = 0.668
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 20:47:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 20:48:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 8'b11111111 
	Parameter count_min bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.035 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2356.574 ; gain = 0.539
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 20:50:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 20:51:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 22 20:53:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-448] named port connection 'time_divider_' does not exist for instance 'i_speed_ctrl' of module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:148]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2356.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 12'b000011111111 
	Parameter count_min bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.574 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2363.969 ; gain = 7.395
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 23:50:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 23:51:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2363.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 12'b111111111111 
	Parameter count_min bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2363.969 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2363.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2363.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.898 ; gain = 1.930
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 22 23:56:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 22 23:57:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 8'b11111111 
	Parameter count_min bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'count' does not match port width (12) of module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:162]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.898 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.332 ; gain = 9.434
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_rotary_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:55]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 6 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 8'b11111111 
	Parameter count_min bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:102]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:60]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_rotary_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:64]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_rotary_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/stepper_motor_rotary_top.v:23]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_rotary_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.332 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2375.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_rotary_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_rotary_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.332 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 00:01:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 00:02:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 00:04:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/system.bd]
refresh_design
ERROR: [Synth 8-2715] syntax error near <= [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:43]
ERROR: [Synth 8-1002] time_divide is not a constant [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:41]
ERROR: [Synth 8-993] overflow is an unknown type [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:43]
INFO: [Synth 8-2350] module speed_ctrl ignored due to previous errors [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v:23]
Failed to read verilog 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/new/speed_ctrl.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 00:31:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 346 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2375.332 ; gain = 0.000
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2375.332 ; gain = 0.000
[Tue Feb 23 00:33:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 00:34:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 00:38:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 00:39:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 00:40:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 00:41:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:00:44 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 01:01:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:03:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 01:04:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 01:06:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:12:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 01:13:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 01:14:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:24:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:25:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 01:26:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:41:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:42:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 01:43:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 01:44:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 23 01:52:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 01:53:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 01:54:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary/Stepper_Motor_Rotary.runs/impl_1/runme.log
create_project Stepper_Motor_Rotary_1 C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1 -part xc7z007sclg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.332 ; gain = 0.000
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new/Red_Pitaya.xdc w ]
add_files -fileset constrs_1 C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new/Red_Pitaya.xdc
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/cos_wave.mem w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/cos_wave.mem
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.v] -no_script -reset -force -quiet
remove_files  C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.v
file delete -force C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.v
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.mem w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/sine_wave.mem
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Rotary_1
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Rotary_1
create_bd_design "system"
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name FCLK_CLK0 [get_bd_ports FCLK_CLK0_0]
set_property name FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N_0]
generate_target all [get_files  C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd]
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2425.840 ; gain = 50.508
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
[Tue Feb 23 02:06:44 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.ip_user_files -ipstatic_source_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.cache/compile_simlib/modelsim} {questa=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.cache/compile_simlib/questa} {riviera=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.cache/compile_simlib/riviera} {activehdl=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/speed_ctrl.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/speed_ctrl.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v
update_compile_order -fileset sources_1
set_property top stepper_motor_precision_top [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/rotary_encoder.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/rotary_encoder.v
update_compile_order -fileset sources_1
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v
current_project Stepper_Motor_Rotary
current_project Stepper_Motor_Rotary_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: stepper_motor_precision_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_precision_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:57]
WARNING: [Synth 8-567] referenced signal 'a_s' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'a_c' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'counter' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'step_type' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'sine_abs' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'cos_abs' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 5 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
	Parameter time_divider bound to: 11'b11111010000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/speed_ctrl.v:23]
ERROR: [Synth 8-448] named port connection 'time_divide' does not exist for instance 'i_speed_ctrl' of module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:150]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v:38]
ERROR: [Synth 8-6156] failed synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'stepper_motor_precision_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.098 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
17 Infos, 8 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: stepper_motor_precision_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2429.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stepper_motor_precision_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/.Xil/Vivado-2612-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter counter_max bound to: 16'b0111111111111111 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:56]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:57]
WARNING: [Synth 8-567] referenced signal 'a_s' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'a_c' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'counter' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'step_type' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'sine_abs' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
WARNING: [Synth 8-567] referenced signal 'cos_abs' should be on the sensitivity list [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:67]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'i_spwm' of module 'spwm' requires 9 connections, but only 5 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
	Parameter min_time_div bound to: 12'b000111110100 
	Parameter max_time_div bound to: 12'b111111110000 
	Parameter time_divider bound to: 11'b11111010000 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 8'b11111111 
	Parameter count_min bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity stepper_motor_precision_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:104]
WARNING: [Synth 8-3848] Net OutA in module/entity stepper_motor_precision_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:65]
WARNING: [Synth 8-3848] Net step_sig in module/entity stepper_motor_precision_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:61]
WARNING: [Synth 8-3848] Net OutB in module/entity stepper_motor_precision_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:65]
INFO: [Synth 8-6155] done synthesizing module 'stepper_motor_precision_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:23]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[7]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[6]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[5]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[4]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[3]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[2]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[1]
WARNING: [Synth 8-3331] design spwm has unconnected port steps[0]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_p_io[4]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_p_io[3]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_p_io[2]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design stepper_motor_precision_top has unconnected port exp_n_io[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.242 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[11] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[10] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[9] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[8] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[7] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[6] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[5] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[4] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[3] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[2] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[1] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
WARNING: [Synth 8-3295] tying undriven pin i_spwm:step_type[0] to constant 0 [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/new/stepper_motor_precision_top.v:135]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2429.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stepper_motor_precision_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stepper_motor_precision_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2441.203 ; gain = 11.961
30 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2441.203 ; gain = 12.105
launch_runs synth_1 -jobs 4
[Tue Feb 23 02:24:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 23 02:25:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 23 02:26:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Rotary_1/Stepper_Motor_Rotary_1.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2441.203 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 23 02:39:19 2021...
