
christmas-2023__master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008768  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  0800894c  0800894c  0001894c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b14  08008b14  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08008b14  08008b14  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008b14  08008b14  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b14  08008b14  00018b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b18  08008b18  00018b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08008b1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043cc  20000034  08008b50  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004400  08008b50  00024400  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d15  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002faa  00000000  00000000  00033d72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  00036d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001168  00000000  00000000  00038000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cc03  00000000  00000000  00039168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016843  00000000  00000000  00055d6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a50f8  00000000  00000000  0006c5ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001116a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fc4  00000000  00000000  001116f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000034 	.word	0x20000034
 8000200:	00000000 	.word	0x00000000
 8000204:	08008934 	.word	0x08008934

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000038 	.word	0x20000038
 8000220:	08008934 	.word	0x08008934

08000224 <__aeabi_drsub>:
 8000224:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__adddf3>
 800022a:	bf00      	nop

0800022c <__aeabi_dsub>:
 800022c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000230 <__adddf3>:
 8000230:	b530      	push	{r4, r5, lr}
 8000232:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000236:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023a:	ea94 0f05 	teq	r4, r5
 800023e:	bf08      	it	eq
 8000240:	ea90 0f02 	teqeq	r0, r2
 8000244:	bf1f      	itttt	ne
 8000246:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000252:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000256:	f000 80e2 	beq.w	800041e <__adddf3+0x1ee>
 800025a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000262:	bfb8      	it	lt
 8000264:	426d      	neglt	r5, r5
 8000266:	dd0c      	ble.n	8000282 <__adddf3+0x52>
 8000268:	442c      	add	r4, r5
 800026a:	ea80 0202 	eor.w	r2, r0, r2
 800026e:	ea81 0303 	eor.w	r3, r1, r3
 8000272:	ea82 0000 	eor.w	r0, r2, r0
 8000276:	ea83 0101 	eor.w	r1, r3, r1
 800027a:	ea80 0202 	eor.w	r2, r0, r2
 800027e:	ea81 0303 	eor.w	r3, r1, r3
 8000282:	2d36      	cmp	r5, #54	; 0x36
 8000284:	bf88      	it	hi
 8000286:	bd30      	pophi	{r4, r5, pc}
 8000288:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800028c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000290:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000294:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x70>
 800029a:	4240      	negs	r0, r0
 800029c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x84>
 80002ae:	4252      	negs	r2, r2
 80002b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b4:	ea94 0f05 	teq	r4, r5
 80002b8:	f000 80a7 	beq.w	800040a <__adddf3+0x1da>
 80002bc:	f1a4 0401 	sub.w	r4, r4, #1
 80002c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c4:	db0d      	blt.n	80002e2 <__adddf3+0xb2>
 80002c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ca:	fa22 f205 	lsr.w	r2, r2, r5
 80002ce:	1880      	adds	r0, r0, r2
 80002d0:	f141 0100 	adc.w	r1, r1, #0
 80002d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d8:	1880      	adds	r0, r0, r2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	4159      	adcs	r1, r3
 80002e0:	e00e      	b.n	8000300 <__adddf3+0xd0>
 80002e2:	f1a5 0520 	sub.w	r5, r5, #32
 80002e6:	f10e 0e20 	add.w	lr, lr, #32
 80002ea:	2a01      	cmp	r2, #1
 80002ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f0:	bf28      	it	cs
 80002f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	18c0      	adds	r0, r0, r3
 80002fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000300:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000304:	d507      	bpl.n	8000316 <__adddf3+0xe6>
 8000306:	f04f 0e00 	mov.w	lr, #0
 800030a:	f1dc 0c00 	rsbs	ip, ip, #0
 800030e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000312:	eb6e 0101 	sbc.w	r1, lr, r1
 8000316:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031a:	d31b      	bcc.n	8000354 <__adddf3+0x124>
 800031c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000320:	d30c      	bcc.n	800033c <__adddf3+0x10c>
 8000322:	0849      	lsrs	r1, r1, #1
 8000324:	ea5f 0030 	movs.w	r0, r0, rrx
 8000328:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800032c:	f104 0401 	add.w	r4, r4, #1
 8000330:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000334:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000338:	f080 809a 	bcs.w	8000470 <__adddf3+0x240>
 800033c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000340:	bf08      	it	eq
 8000342:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000346:	f150 0000 	adcs.w	r0, r0, #0
 800034a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034e:	ea41 0105 	orr.w	r1, r1, r5
 8000352:	bd30      	pop	{r4, r5, pc}
 8000354:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000358:	4140      	adcs	r0, r0
 800035a:	eb41 0101 	adc.w	r1, r1, r1
 800035e:	3c01      	subs	r4, #1
 8000360:	bf28      	it	cs
 8000362:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000366:	d2e9      	bcs.n	800033c <__adddf3+0x10c>
 8000368:	f091 0f00 	teq	r1, #0
 800036c:	bf04      	itt	eq
 800036e:	4601      	moveq	r1, r0
 8000370:	2000      	moveq	r0, #0
 8000372:	fab1 f381 	clz	r3, r1
 8000376:	bf08      	it	eq
 8000378:	3320      	addeq	r3, #32
 800037a:	f1a3 030b 	sub.w	r3, r3, #11
 800037e:	f1b3 0220 	subs.w	r2, r3, #32
 8000382:	da0c      	bge.n	800039e <__adddf3+0x16e>
 8000384:	320c      	adds	r2, #12
 8000386:	dd08      	ble.n	800039a <__adddf3+0x16a>
 8000388:	f102 0c14 	add.w	ip, r2, #20
 800038c:	f1c2 020c 	rsb	r2, r2, #12
 8000390:	fa01 f00c 	lsl.w	r0, r1, ip
 8000394:	fa21 f102 	lsr.w	r1, r1, r2
 8000398:	e00c      	b.n	80003b4 <__adddf3+0x184>
 800039a:	f102 0214 	add.w	r2, r2, #20
 800039e:	bfd8      	it	le
 80003a0:	f1c2 0c20 	rsble	ip, r2, #32
 80003a4:	fa01 f102 	lsl.w	r1, r1, r2
 80003a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003ac:	bfdc      	itt	le
 80003ae:	ea41 010c 	orrle.w	r1, r1, ip
 80003b2:	4090      	lslle	r0, r2
 80003b4:	1ae4      	subs	r4, r4, r3
 80003b6:	bfa2      	ittt	ge
 80003b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003bc:	4329      	orrge	r1, r5
 80003be:	bd30      	popge	{r4, r5, pc}
 80003c0:	ea6f 0404 	mvn.w	r4, r4
 80003c4:	3c1f      	subs	r4, #31
 80003c6:	da1c      	bge.n	8000402 <__adddf3+0x1d2>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc0e      	bgt.n	80003ea <__adddf3+0x1ba>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0220 	rsb	r2, r4, #32
 80003d4:	fa20 f004 	lsr.w	r0, r0, r4
 80003d8:	fa01 f302 	lsl.w	r3, r1, r2
 80003dc:	ea40 0003 	orr.w	r0, r0, r3
 80003e0:	fa21 f304 	lsr.w	r3, r1, r4
 80003e4:	ea45 0103 	orr.w	r1, r5, r3
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	f1c4 040c 	rsb	r4, r4, #12
 80003ee:	f1c4 0220 	rsb	r2, r4, #32
 80003f2:	fa20 f002 	lsr.w	r0, r0, r2
 80003f6:	fa01 f304 	lsl.w	r3, r1, r4
 80003fa:	ea40 0003 	orr.w	r0, r0, r3
 80003fe:	4629      	mov	r1, r5
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	fa21 f004 	lsr.w	r0, r1, r4
 8000406:	4629      	mov	r1, r5
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	f094 0f00 	teq	r4, #0
 800040e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000412:	bf06      	itte	eq
 8000414:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000418:	3401      	addeq	r4, #1
 800041a:	3d01      	subne	r5, #1
 800041c:	e74e      	b.n	80002bc <__adddf3+0x8c>
 800041e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000422:	bf18      	it	ne
 8000424:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000428:	d029      	beq.n	800047e <__adddf3+0x24e>
 800042a:	ea94 0f05 	teq	r4, r5
 800042e:	bf08      	it	eq
 8000430:	ea90 0f02 	teqeq	r0, r2
 8000434:	d005      	beq.n	8000442 <__adddf3+0x212>
 8000436:	ea54 0c00 	orrs.w	ip, r4, r0
 800043a:	bf04      	itt	eq
 800043c:	4619      	moveq	r1, r3
 800043e:	4610      	moveq	r0, r2
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea91 0f03 	teq	r1, r3
 8000446:	bf1e      	ittt	ne
 8000448:	2100      	movne	r1, #0
 800044a:	2000      	movne	r0, #0
 800044c:	bd30      	popne	{r4, r5, pc}
 800044e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000452:	d105      	bne.n	8000460 <__adddf3+0x230>
 8000454:	0040      	lsls	r0, r0, #1
 8000456:	4149      	adcs	r1, r1
 8000458:	bf28      	it	cs
 800045a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000464:	bf3c      	itt	cc
 8000466:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046a:	bd30      	popcc	{r4, r5, pc}
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000474:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000478:	f04f 0000 	mov.w	r0, #0
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000482:	bf1a      	itte	ne
 8000484:	4619      	movne	r1, r3
 8000486:	4610      	movne	r0, r2
 8000488:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800048c:	bf1c      	itt	ne
 800048e:	460b      	movne	r3, r1
 8000490:	4602      	movne	r2, r0
 8000492:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000496:	bf06      	itte	eq
 8000498:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800049c:	ea91 0f03 	teqeq	r1, r3
 80004a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	bf00      	nop

080004a8 <__aeabi_ui2d>:
 80004a8:	f090 0f00 	teq	r0, #0
 80004ac:	bf04      	itt	eq
 80004ae:	2100      	moveq	r1, #0
 80004b0:	4770      	bxeq	lr
 80004b2:	b530      	push	{r4, r5, lr}
 80004b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004bc:	f04f 0500 	mov.w	r5, #0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e750      	b.n	8000368 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_i2d>:
 80004c8:	f090 0f00 	teq	r0, #0
 80004cc:	bf04      	itt	eq
 80004ce:	2100      	moveq	r1, #0
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e0:	bf48      	it	mi
 80004e2:	4240      	negmi	r0, r0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e73e      	b.n	8000368 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_f2d>:
 80004ec:	0042      	lsls	r2, r0, #1
 80004ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fa:	bf1f      	itttt	ne
 80004fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000500:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000504:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000508:	4770      	bxne	lr
 800050a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050e:	bf08      	it	eq
 8000510:	4770      	bxeq	lr
 8000512:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000516:	bf04      	itt	eq
 8000518:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800052c:	e71c      	b.n	8000368 <__adddf3+0x138>
 800052e:	bf00      	nop

08000530 <__aeabi_ul2d>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	f04f 0500 	mov.w	r5, #0
 800053e:	e00a      	b.n	8000556 <__aeabi_l2d+0x16>

08000540 <__aeabi_l2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054e:	d502      	bpl.n	8000556 <__aeabi_l2d+0x16>
 8000550:	4240      	negs	r0, r0
 8000552:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000556:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000562:	f43f aed8 	beq.w	8000316 <__adddf3+0xe6>
 8000566:	f04f 0203 	mov.w	r2, #3
 800056a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056e:	bf18      	it	ne
 8000570:	3203      	addne	r2, #3
 8000572:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000576:	bf18      	it	ne
 8000578:	3203      	addne	r2, #3
 800057a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057e:	f1c2 0320 	rsb	r3, r2, #32
 8000582:	fa00 fc03 	lsl.w	ip, r0, r3
 8000586:	fa20 f002 	lsr.w	r0, r0, r2
 800058a:	fa01 fe03 	lsl.w	lr, r1, r3
 800058e:	ea40 000e 	orr.w	r0, r0, lr
 8000592:	fa21 f102 	lsr.w	r1, r1, r2
 8000596:	4414      	add	r4, r2
 8000598:	e6bd      	b.n	8000316 <__adddf3+0xe6>
 800059a:	bf00      	nop

0800059c <__aeabi_dmul>:
 800059c:	b570      	push	{r4, r5, r6, lr}
 800059e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005aa:	bf1d      	ittte	ne
 80005ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b0:	ea94 0f0c 	teqne	r4, ip
 80005b4:	ea95 0f0c 	teqne	r5, ip
 80005b8:	f000 f8de 	bleq	8000778 <__aeabi_dmul+0x1dc>
 80005bc:	442c      	add	r4, r5
 80005be:	ea81 0603 	eor.w	r6, r1, r3
 80005c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ce:	bf18      	it	ne
 80005d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005dc:	d038      	beq.n	8000650 <__aeabi_dmul+0xb4>
 80005de:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e2:	f04f 0500 	mov.w	r5, #0
 80005e6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ee:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f2:	f04f 0600 	mov.w	r6, #0
 80005f6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fa:	f09c 0f00 	teq	ip, #0
 80005fe:	bf18      	it	ne
 8000600:	f04e 0e01 	orrne.w	lr, lr, #1
 8000604:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000608:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800060c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000610:	d204      	bcs.n	800061c <__aeabi_dmul+0x80>
 8000612:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000616:	416d      	adcs	r5, r5
 8000618:	eb46 0606 	adc.w	r6, r6, r6
 800061c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000620:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000624:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000628:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800062c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000630:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000634:	bf88      	it	hi
 8000636:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063a:	d81e      	bhi.n	800067a <__aeabi_dmul+0xde>
 800063c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000640:	bf08      	it	eq
 8000642:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000646:	f150 0000 	adcs.w	r0, r0, #0
 800064a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000654:	ea46 0101 	orr.w	r1, r6, r1
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	ea81 0103 	eor.w	r1, r1, r3
 8000660:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000664:	bfc2      	ittt	gt
 8000666:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066e:	bd70      	popgt	{r4, r5, r6, pc}
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f04f 0e00 	mov.w	lr, #0
 8000678:	3c01      	subs	r4, #1
 800067a:	f300 80ab 	bgt.w	80007d4 <__aeabi_dmul+0x238>
 800067e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000682:	bfde      	ittt	le
 8000684:	2000      	movle	r0, #0
 8000686:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068a:	bd70      	pople	{r4, r5, r6, pc}
 800068c:	f1c4 0400 	rsb	r4, r4, #0
 8000690:	3c20      	subs	r4, #32
 8000692:	da35      	bge.n	8000700 <__aeabi_dmul+0x164>
 8000694:	340c      	adds	r4, #12
 8000696:	dc1b      	bgt.n	80006d0 <__aeabi_dmul+0x134>
 8000698:	f104 0414 	add.w	r4, r4, #20
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f305 	lsl.w	r3, r0, r5
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	fa21 f604 	lsr.w	r6, r1, r4
 80006c0:	eb42 0106 	adc.w	r1, r2, r6
 80006c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c8:	bf08      	it	eq
 80006ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f1c4 040c 	rsb	r4, r4, #12
 80006d4:	f1c4 0520 	rsb	r5, r4, #32
 80006d8:	fa00 f304 	lsl.w	r3, r0, r4
 80006dc:	fa20 f005 	lsr.w	r0, r0, r5
 80006e0:	fa01 f204 	lsl.w	r2, r1, r4
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f0:	f141 0100 	adc.w	r1, r1, #0
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f205 	lsl.w	r2, r0, r5
 8000708:	ea4e 0e02 	orr.w	lr, lr, r2
 800070c:	fa20 f304 	lsr.w	r3, r0, r4
 8000710:	fa01 f205 	lsl.w	r2, r1, r5
 8000714:	ea43 0302 	orr.w	r3, r3, r2
 8000718:	fa21 f004 	lsr.w	r0, r1, r4
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	fa21 f204 	lsr.w	r2, r1, r4
 8000724:	ea20 0002 	bic.w	r0, r0, r2
 8000728:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800072c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000730:	bf08      	it	eq
 8000732:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000736:	bd70      	pop	{r4, r5, r6, pc}
 8000738:	f094 0f00 	teq	r4, #0
 800073c:	d10f      	bne.n	800075e <__aeabi_dmul+0x1c2>
 800073e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000742:	0040      	lsls	r0, r0, #1
 8000744:	eb41 0101 	adc.w	r1, r1, r1
 8000748:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800074c:	bf08      	it	eq
 800074e:	3c01      	subeq	r4, #1
 8000750:	d0f7      	beq.n	8000742 <__aeabi_dmul+0x1a6>
 8000752:	ea41 0106 	orr.w	r1, r1, r6
 8000756:	f095 0f00 	teq	r5, #0
 800075a:	bf18      	it	ne
 800075c:	4770      	bxne	lr
 800075e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000762:	0052      	lsls	r2, r2, #1
 8000764:	eb43 0303 	adc.w	r3, r3, r3
 8000768:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800076c:	bf08      	it	eq
 800076e:	3d01      	subeq	r5, #1
 8000770:	d0f7      	beq.n	8000762 <__aeabi_dmul+0x1c6>
 8000772:	ea43 0306 	orr.w	r3, r3, r6
 8000776:	4770      	bx	lr
 8000778:	ea94 0f0c 	teq	r4, ip
 800077c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000780:	bf18      	it	ne
 8000782:	ea95 0f0c 	teqne	r5, ip
 8000786:	d00c      	beq.n	80007a2 <__aeabi_dmul+0x206>
 8000788:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078c:	bf18      	it	ne
 800078e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000792:	d1d1      	bne.n	8000738 <__aeabi_dmul+0x19c>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a6:	bf06      	itte	eq
 80007a8:	4610      	moveq	r0, r2
 80007aa:	4619      	moveq	r1, r3
 80007ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b0:	d019      	beq.n	80007e6 <__aeabi_dmul+0x24a>
 80007b2:	ea94 0f0c 	teq	r4, ip
 80007b6:	d102      	bne.n	80007be <__aeabi_dmul+0x222>
 80007b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007bc:	d113      	bne.n	80007e6 <__aeabi_dmul+0x24a>
 80007be:	ea95 0f0c 	teq	r5, ip
 80007c2:	d105      	bne.n	80007d0 <__aeabi_dmul+0x234>
 80007c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c8:	bf1c      	itt	ne
 80007ca:	4610      	movne	r0, r2
 80007cc:	4619      	movne	r1, r3
 80007ce:	d10a      	bne.n	80007e6 <__aeabi_dmul+0x24a>
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ee:	bd70      	pop	{r4, r5, r6, pc}

080007f0 <__aeabi_ddiv>:
 80007f0:	b570      	push	{r4, r5, r6, lr}
 80007f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fe:	bf1d      	ittte	ne
 8000800:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000804:	ea94 0f0c 	teqne	r4, ip
 8000808:	ea95 0f0c 	teqne	r5, ip
 800080c:	f000 f8a7 	bleq	800095e <__aeabi_ddiv+0x16e>
 8000810:	eba4 0405 	sub.w	r4, r4, r5
 8000814:	ea81 0e03 	eor.w	lr, r1, r3
 8000818:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800081c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000820:	f000 8088 	beq.w	8000934 <__aeabi_ddiv+0x144>
 8000824:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000828:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800082c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000830:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000834:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000838:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800083c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000840:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000844:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000848:	429d      	cmp	r5, r3
 800084a:	bf08      	it	eq
 800084c:	4296      	cmpeq	r6, r2
 800084e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000852:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000856:	d202      	bcs.n	800085e <__aeabi_ddiv+0x6e>
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	1ab6      	subs	r6, r6, r2
 8000860:	eb65 0503 	sbc.w	r5, r5, r3
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 000c 	orrcs.w	r0, r0, ip
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	ebb6 0e02 	subs.w	lr, r6, r2
 800088e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000892:	bf22      	ittt	cs
 8000894:	1ab6      	subcs	r6, r6, r2
 8000896:	4675      	movcs	r5, lr
 8000898:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008cc:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d0:	d018      	beq.n	8000904 <__aeabi_ddiv+0x114>
 80008d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008da:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ee:	d1c0      	bne.n	8000872 <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	d10b      	bne.n	800090e <__aeabi_ddiv+0x11e>
 80008f6:	ea41 0100 	orr.w	r1, r1, r0
 80008fa:	f04f 0000 	mov.w	r0, #0
 80008fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000902:	e7b6      	b.n	8000872 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	bf04      	itt	eq
 800090a:	4301      	orreq	r1, r0
 800090c:	2000      	moveq	r0, #0
 800090e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000912:	bf88      	it	hi
 8000914:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000918:	f63f aeaf 	bhi.w	800067a <__aeabi_dmul+0xde>
 800091c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000920:	bf04      	itt	eq
 8000922:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000926:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092a:	f150 0000 	adcs.w	r0, r0, #0
 800092e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000938:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800093c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000940:	bfc2      	ittt	gt
 8000942:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000946:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094a:	bd70      	popgt	{r4, r5, r6, pc}
 800094c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000950:	f04f 0e00 	mov.w	lr, #0
 8000954:	3c01      	subs	r4, #1
 8000956:	e690      	b.n	800067a <__aeabi_dmul+0xde>
 8000958:	ea45 0e06 	orr.w	lr, r5, r6
 800095c:	e68d      	b.n	800067a <__aeabi_dmul+0xde>
 800095e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000962:	ea94 0f0c 	teq	r4, ip
 8000966:	bf08      	it	eq
 8000968:	ea95 0f0c 	teqeq	r5, ip
 800096c:	f43f af3b 	beq.w	80007e6 <__aeabi_dmul+0x24a>
 8000970:	ea94 0f0c 	teq	r4, ip
 8000974:	d10a      	bne.n	800098c <__aeabi_ddiv+0x19c>
 8000976:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097a:	f47f af34 	bne.w	80007e6 <__aeabi_dmul+0x24a>
 800097e:	ea95 0f0c 	teq	r5, ip
 8000982:	f47f af25 	bne.w	80007d0 <__aeabi_dmul+0x234>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e72c      	b.n	80007e6 <__aeabi_dmul+0x24a>
 800098c:	ea95 0f0c 	teq	r5, ip
 8000990:	d106      	bne.n	80009a0 <__aeabi_ddiv+0x1b0>
 8000992:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000996:	f43f aefd 	beq.w	8000794 <__aeabi_dmul+0x1f8>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e722      	b.n	80007e6 <__aeabi_dmul+0x24a>
 80009a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a4:	bf18      	it	ne
 80009a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009aa:	f47f aec5 	bne.w	8000738 <__aeabi_dmul+0x19c>
 80009ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b2:	f47f af0d 	bne.w	80007d0 <__aeabi_dmul+0x234>
 80009b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ba:	f47f aeeb 	bne.w	8000794 <__aeabi_dmul+0x1f8>
 80009be:	e712      	b.n	80007e6 <__aeabi_dmul+0x24a>

080009c0 <__aeabi_d2uiz>:
 80009c0:	004a      	lsls	r2, r1, #1
 80009c2:	d211      	bcs.n	80009e8 <__aeabi_d2uiz+0x28>
 80009c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009c8:	d211      	bcs.n	80009ee <__aeabi_d2uiz+0x2e>
 80009ca:	d50d      	bpl.n	80009e8 <__aeabi_d2uiz+0x28>
 80009cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d4:	d40e      	bmi.n	80009f4 <__aeabi_d2uiz+0x34>
 80009d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e2:	fa23 f002 	lsr.w	r0, r3, r2
 80009e6:	4770      	bx	lr
 80009e8:	f04f 0000 	mov.w	r0, #0
 80009ec:	4770      	bx	lr
 80009ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f2:	d102      	bne.n	80009fa <__aeabi_d2uiz+0x3a>
 80009f4:	f04f 30ff 	mov.w	r0, #4294967295
 80009f8:	4770      	bx	lr
 80009fa:	f04f 0000 	mov.w	r0, #0
 80009fe:	4770      	bx	lr

08000a00 <__aeabi_frsub>:
 8000a00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a04:	e002      	b.n	8000a0c <__addsf3>
 8000a06:	bf00      	nop

08000a08 <__aeabi_fsub>:
 8000a08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a0c <__addsf3>:
 8000a0c:	0042      	lsls	r2, r0, #1
 8000a0e:	bf1f      	itttt	ne
 8000a10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a14:	ea92 0f03 	teqne	r2, r3
 8000a18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a20:	d06a      	beq.n	8000af8 <__addsf3+0xec>
 8000a22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a2a:	bfc1      	itttt	gt
 8000a2c:	18d2      	addgt	r2, r2, r3
 8000a2e:	4041      	eorgt	r1, r0
 8000a30:	4048      	eorgt	r0, r1
 8000a32:	4041      	eorgt	r1, r0
 8000a34:	bfb8      	it	lt
 8000a36:	425b      	neglt	r3, r3
 8000a38:	2b19      	cmp	r3, #25
 8000a3a:	bf88      	it	hi
 8000a3c:	4770      	bxhi	lr
 8000a3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a4a:	bf18      	it	ne
 8000a4c:	4240      	negne	r0, r0
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a5a:	bf18      	it	ne
 8000a5c:	4249      	negne	r1, r1
 8000a5e:	ea92 0f03 	teq	r2, r3
 8000a62:	d03f      	beq.n	8000ae4 <__addsf3+0xd8>
 8000a64:	f1a2 0201 	sub.w	r2, r2, #1
 8000a68:	fa41 fc03 	asr.w	ip, r1, r3
 8000a6c:	eb10 000c 	adds.w	r0, r0, ip
 8000a70:	f1c3 0320 	rsb	r3, r3, #32
 8000a74:	fa01 f103 	lsl.w	r1, r1, r3
 8000a78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a7c:	d502      	bpl.n	8000a84 <__addsf3+0x78>
 8000a7e:	4249      	negs	r1, r1
 8000a80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a88:	d313      	bcc.n	8000ab2 <__addsf3+0xa6>
 8000a8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a8e:	d306      	bcc.n	8000a9e <__addsf3+0x92>
 8000a90:	0840      	lsrs	r0, r0, #1
 8000a92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a96:	f102 0201 	add.w	r2, r2, #1
 8000a9a:	2afe      	cmp	r2, #254	; 0xfe
 8000a9c:	d251      	bcs.n	8000b42 <__addsf3+0x136>
 8000a9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000aa2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aa6:	bf08      	it	eq
 8000aa8:	f020 0001 	biceq.w	r0, r0, #1
 8000aac:	ea40 0003 	orr.w	r0, r0, r3
 8000ab0:	4770      	bx	lr
 8000ab2:	0049      	lsls	r1, r1, #1
 8000ab4:	eb40 0000 	adc.w	r0, r0, r0
 8000ab8:	3a01      	subs	r2, #1
 8000aba:	bf28      	it	cs
 8000abc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000ac0:	d2ed      	bcs.n	8000a9e <__addsf3+0x92>
 8000ac2:	fab0 fc80 	clz	ip, r0
 8000ac6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aca:	ebb2 020c 	subs.w	r2, r2, ip
 8000ace:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ad2:	bfaa      	itet	ge
 8000ad4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ad8:	4252      	neglt	r2, r2
 8000ada:	4318      	orrge	r0, r3
 8000adc:	bfbc      	itt	lt
 8000ade:	40d0      	lsrlt	r0, r2
 8000ae0:	4318      	orrlt	r0, r3
 8000ae2:	4770      	bx	lr
 8000ae4:	f092 0f00 	teq	r2, #0
 8000ae8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000aec:	bf06      	itte	eq
 8000aee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000af2:	3201      	addeq	r2, #1
 8000af4:	3b01      	subne	r3, #1
 8000af6:	e7b5      	b.n	8000a64 <__addsf3+0x58>
 8000af8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000afc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b06:	d021      	beq.n	8000b4c <__addsf3+0x140>
 8000b08:	ea92 0f03 	teq	r2, r3
 8000b0c:	d004      	beq.n	8000b18 <__addsf3+0x10c>
 8000b0e:	f092 0f00 	teq	r2, #0
 8000b12:	bf08      	it	eq
 8000b14:	4608      	moveq	r0, r1
 8000b16:	4770      	bx	lr
 8000b18:	ea90 0f01 	teq	r0, r1
 8000b1c:	bf1c      	itt	ne
 8000b1e:	2000      	movne	r0, #0
 8000b20:	4770      	bxne	lr
 8000b22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b26:	d104      	bne.n	8000b32 <__addsf3+0x126>
 8000b28:	0040      	lsls	r0, r0, #1
 8000b2a:	bf28      	it	cs
 8000b2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b30:	4770      	bx	lr
 8000b32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b36:	bf3c      	itt	cc
 8000b38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bxcc	lr
 8000b3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4a:	4770      	bx	lr
 8000b4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b50:	bf16      	itet	ne
 8000b52:	4608      	movne	r0, r1
 8000b54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b58:	4601      	movne	r1, r0
 8000b5a:	0242      	lsls	r2, r0, #9
 8000b5c:	bf06      	itte	eq
 8000b5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b62:	ea90 0f01 	teqeq	r0, r1
 8000b66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_ui2f>:
 8000b6c:	f04f 0300 	mov.w	r3, #0
 8000b70:	e004      	b.n	8000b7c <__aeabi_i2f+0x8>
 8000b72:	bf00      	nop

08000b74 <__aeabi_i2f>:
 8000b74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b78:	bf48      	it	mi
 8000b7a:	4240      	negmi	r0, r0
 8000b7c:	ea5f 0c00 	movs.w	ip, r0
 8000b80:	bf08      	it	eq
 8000b82:	4770      	bxeq	lr
 8000b84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b88:	4601      	mov	r1, r0
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	e01c      	b.n	8000bca <__aeabi_l2f+0x2a>

08000b90 <__aeabi_ul2f>:
 8000b90:	ea50 0201 	orrs.w	r2, r0, r1
 8000b94:	bf08      	it	eq
 8000b96:	4770      	bxeq	lr
 8000b98:	f04f 0300 	mov.w	r3, #0
 8000b9c:	e00a      	b.n	8000bb4 <__aeabi_l2f+0x14>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_l2f>:
 8000ba0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ba4:	bf08      	it	eq
 8000ba6:	4770      	bxeq	lr
 8000ba8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bac:	d502      	bpl.n	8000bb4 <__aeabi_l2f+0x14>
 8000bae:	4240      	negs	r0, r0
 8000bb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb4:	ea5f 0c01 	movs.w	ip, r1
 8000bb8:	bf02      	ittt	eq
 8000bba:	4684      	moveq	ip, r0
 8000bbc:	4601      	moveq	r1, r0
 8000bbe:	2000      	moveq	r0, #0
 8000bc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bc4:	bf08      	it	eq
 8000bc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bce:	fabc f28c 	clz	r2, ip
 8000bd2:	3a08      	subs	r2, #8
 8000bd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bd8:	db10      	blt.n	8000bfc <__aeabi_l2f+0x5c>
 8000bda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bde:	4463      	add	r3, ip
 8000be0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000be4:	f1c2 0220 	rsb	r2, r2, #32
 8000be8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000bec:	fa20 f202 	lsr.w	r2, r0, r2
 8000bf0:	eb43 0002 	adc.w	r0, r3, r2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f102 0220 	add.w	r2, r2, #32
 8000c00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c04:	f1c2 0220 	rsb	r2, r2, #32
 8000c08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000c10:	eb43 0002 	adc.w	r0, r3, r2
 8000c14:	bf08      	it	eq
 8000c16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c1a:	4770      	bx	lr

08000c1c <HAL_I2S_TxCpltCallback>:
volatile uint16_t signal_buff2[4096];

char *fileNames[] = {"blank.wav", "yard.wav", "shit.wav", "gift.wav", "nut.wav", "grace.wav",
					"dump.wav", "treeBig.wav", "kma.wav", "winterMorn.wav", "rant.wav"};

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
    if(end_of_file_reached)
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <HAL_I2S_TxCpltCallback+0x4c>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d118      	bne.n	8000c60 <HAL_I2S_TxCpltCallback+0x44>
        return;

    volatile uint16_t* temp = signal_play_buff;
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <HAL_I2S_TxCpltCallback+0x50>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	60fb      	str	r3, [r7, #12]
    signal_play_buff = signal_read_buff;
 8000c34:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <HAL_I2S_TxCpltCallback+0x54>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a0c      	ldr	r2, [pc, #48]	; (8000c6c <HAL_I2S_TxCpltCallback+0x50>)
 8000c3a:	6013      	str	r3, [r2, #0]
    signal_read_buff = temp;
 8000c3c:	4a0c      	ldr	r2, [pc, #48]	; (8000c70 <HAL_I2S_TxCpltCallback+0x54>)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	6013      	str	r3, [r2, #0]
//
//    for(int i = 0; i < 4096; i++) {
//    	signal_play_buff[i] = (float)signal_play_buff[i] * volume;
//    }

    int nsamples = sizeof(signal_buff1) / sizeof(signal_buff1[0]);
 8000c42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c46:	60bb      	str	r3, [r7, #8]
    HAL_I2S_Transmit_IT(&hi2s2, (uint16_t*)signal_play_buff, nsamples);
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <HAL_I2S_TxCpltCallback+0x50>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	68ba      	ldr	r2, [r7, #8]
 8000c4e:	b292      	uxth	r2, r2
 8000c50:	4619      	mov	r1, r3
 8000c52:	4808      	ldr	r0, [pc, #32]	; (8000c74 <HAL_I2S_TxCpltCallback+0x58>)
 8000c54:	f002 f8ea 	bl	8002e2c <HAL_I2S_Transmit_IT>
    read_next_chunk = true;
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <HAL_I2S_TxCpltCallback+0x5c>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e000      	b.n	8000c62 <HAL_I2S_TxCpltCallback+0x46>
        return;
 8000c60:	bf00      	nop
}
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	200003bc 	.word	0x200003bc
 8000c6c:	200003c0 	.word	0x200003c0
 8000c70:	200003c4 	.word	0x200003c4
 8000c74:	20000080 	.word	0x20000080
 8000c78:	200003bd 	.word	0x200003bd

08000c7c <playWavFile>:

int playWavFile(const char* fname) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000c88:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8000c8c:	6018      	str	r0, [r3, #0]

    FIL file;
    FRESULT res = f_open(&file, fname, FA_READ);
 8000c8e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000c92:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8000c96:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	6819      	ldr	r1, [r3, #0]
 8000c9e:	f006 ffff 	bl	8007ca0 <f_open>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000ca8:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <playWavFile+0x38>
        return EXIT_FAILURE;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e1fa      	b.n	80010aa <playWavFile+0x42e>
    }


    unsigned int bytesRead;
    uint8_t header[44];
    res = f_read(&file, header, sizeof(header), &bytesRead);
 8000cb4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000cb8:	f107 0108 	add.w	r1, r7, #8
 8000cbc:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000cc0:	222c      	movs	r2, #44	; 0x2c
 8000cc2:	f007 fa66 	bl	8008192 <f_read>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000ccc:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d006      	beq.n	8000ce2 <playWavFile+0x66>
        f_close(&file);
 8000cd4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f007 fc7f 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e1e3      	b.n	80010aa <playWavFile+0x42e>
    }

    if(memcmp((const char*)header, "RIFF", 4) != 0) {
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	2204      	movs	r2, #4
 8000ce8:	49c7      	ldr	r1, [pc, #796]	; (8001008 <playWavFile+0x38c>)
 8000cea:	4618      	mov	r0, r3
 8000cec:	f007 fe0a 	bl	8008904 <memcmp>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d006      	beq.n	8000d04 <playWavFile+0x88>
        f_close(&file);
 8000cf6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f007 fc6e 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000d00:	2301      	movs	r3, #1
 8000d02:	e1d2      	b.n	80010aa <playWavFile+0x42e>
    }

    if(memcmp((const char*)header + 8, "WAVEfmt ", 8) != 0) {
 8000d04:	f107 0308 	add.w	r3, r7, #8
 8000d08:	3308      	adds	r3, #8
 8000d0a:	2208      	movs	r2, #8
 8000d0c:	49bf      	ldr	r1, [pc, #764]	; (800100c <playWavFile+0x390>)
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f007 fdf8 	bl	8008904 <memcmp>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d006      	beq.n	8000d28 <playWavFile+0xac>
        f_close(&file);
 8000d1a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f007 fc5c 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e1c0      	b.n	80010aa <playWavFile+0x42e>
    }

    if(memcmp((const char*)header + 36, "data", 4) != 0) {
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	3324      	adds	r3, #36	; 0x24
 8000d2e:	2204      	movs	r2, #4
 8000d30:	49b7      	ldr	r1, [pc, #732]	; (8001010 <playWavFile+0x394>)
 8000d32:	4618      	mov	r0, r3
 8000d34:	f007 fde6 	bl	8008904 <memcmp>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d006      	beq.n	8000d4c <playWavFile+0xd0>
        f_close(&file);
 8000d3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d42:	4618      	mov	r0, r3
 8000d44:	f007 fc4a 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	e1ae      	b.n	80010aa <playWavFile+0x42e>
    }

//    uint32_t fileSize = 8 + (header[4] | (header[5] << 8) | (header[6] << 16) | (header[7] << 24));
    uint32_t headerSizeLeft = header[16] | (header[17] << 8) | (header[18] << 16) | (header[19] << 24);
 8000d4c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000d50:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d54:	7c1b      	ldrb	r3, [r3, #16]
 8000d56:	461a      	mov	r2, r3
 8000d58:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000d5c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d60:	7c5b      	ldrb	r3, [r3, #17]
 8000d62:	021b      	lsls	r3, r3, #8
 8000d64:	431a      	orrs	r2, r3
 8000d66:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000d6a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d6e:	7c9b      	ldrb	r3, [r3, #18]
 8000d70:	041b      	lsls	r3, r3, #16
 8000d72:	431a      	orrs	r2, r3
 8000d74:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000d78:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d7c:	7cdb      	ldrb	r3, [r3, #19]
 8000d7e:	061b      	lsls	r3, r3, #24
 8000d80:	4313      	orrs	r3, r2
 8000d82:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
    uint16_t compression = header[20] | (header[21] << 8);
 8000d86:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000d8a:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d8e:	7d1b      	ldrb	r3, [r3, #20]
 8000d90:	b21a      	sxth	r2, r3
 8000d92:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000d96:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000d9a:	7d5b      	ldrb	r3, [r3, #21]
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	4313      	orrs	r3, r2
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	f8a7 327a 	strh.w	r3, [r7, #634]	; 0x27a
    uint16_t channelsNum = header[22] | (header[23] << 8);
 8000da8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000dac:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000db0:	7d9b      	ldrb	r3, [r3, #22]
 8000db2:	b21a      	sxth	r2, r3
 8000db4:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000db8:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000dbc:	7ddb      	ldrb	r3, [r3, #23]
 8000dbe:	021b      	lsls	r3, r3, #8
 8000dc0:	b21b      	sxth	r3, r3
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	f8a7 3278 	strh.w	r3, [r7, #632]	; 0x278
    uint32_t sampleRate = header[24] | (header[25] << 8) | (header[26] << 16) | (header[27] << 24);
 8000dca:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000dce:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000dd2:	7e1b      	ldrb	r3, [r3, #24]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000dda:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000dde:	7e5b      	ldrb	r3, [r3, #25]
 8000de0:	021b      	lsls	r3, r3, #8
 8000de2:	431a      	orrs	r2, r3
 8000de4:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000de8:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000dec:	7e9b      	ldrb	r3, [r3, #26]
 8000dee:	041b      	lsls	r3, r3, #16
 8000df0:	431a      	orrs	r2, r3
 8000df2:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000df6:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000dfa:	7edb      	ldrb	r3, [r3, #27]
 8000dfc:	061b      	lsls	r3, r3, #24
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
    uint32_t bytesPerSecond = header[28] | (header[29] << 8) | (header[30] << 16) | (header[31] << 24);
 8000e04:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e08:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e0c:	7f1b      	ldrb	r3, [r3, #28]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e14:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e18:	7f5b      	ldrb	r3, [r3, #29]
 8000e1a:	021b      	lsls	r3, r3, #8
 8000e1c:	431a      	orrs	r2, r3
 8000e1e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e22:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e26:	7f9b      	ldrb	r3, [r3, #30]
 8000e28:	041b      	lsls	r3, r3, #16
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e30:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e34:	7fdb      	ldrb	r3, [r3, #31]
 8000e36:	061b      	lsls	r3, r3, #24
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
    uint16_t bytesPerSample = header[32] | (header[33] << 8);
 8000e3e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e42:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e4a:	b21a      	sxth	r2, r3
 8000e4c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e50:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e54:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e58:	021b      	lsls	r3, r3, #8
 8000e5a:	b21b      	sxth	r3, r3
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	b21b      	sxth	r3, r3
 8000e60:	f8a7 326e 	strh.w	r3, [r7, #622]	; 0x26e
    uint16_t bitsPerSamplePerChannel = header[34] | (header[35] << 8);
 8000e64:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e68:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e6c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000e70:	b21a      	sxth	r2, r3
 8000e72:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e76:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e7a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	f8a7 326c 	strh.w	r3, [r7, #620]	; 0x26c
    uint32_t dataSize = header[40] | (header[41] << 8) | (header[42] << 16) | (header[43] << 24);
 8000e8a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e8e:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000e92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000e96:	461a      	mov	r2, r3
 8000e98:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000e9c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000ea0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000ea4:	021b      	lsls	r3, r3, #8
 8000ea6:	431a      	orrs	r2, r3
 8000ea8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000eac:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000eb0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000eb4:	041b      	lsls	r3, r3, #16
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8000ebc:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
 8000ec0:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8000ec4:	061b      	lsls	r3, r3, #24
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
//        "Data size: %ld\r\n"
//        "------------------\r\n",
//        fileSize, headerSizeLeft, compression, channelsNum, sampleRate, bytesPerSecond, bytesPerSample,
//        bitsPerSamplePerChannel, dataSize);

    if(headerSizeLeft != 16) {
 8000ecc:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000ed0:	2b10      	cmp	r3, #16
 8000ed2:	d006      	beq.n	8000ee2 <playWavFile+0x266>
        //UART_Printf("Wrong `headerSizeLeft` value, 16 expected\r\n");
        f_close(&file);
 8000ed4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f007 fb7f 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e0e3      	b.n	80010aa <playWavFile+0x42e>
    }

    if(compression != 1) {
 8000ee2:	f8b7 327a 	ldrh.w	r3, [r7, #634]	; 0x27a
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d006      	beq.n	8000ef8 <playWavFile+0x27c>
        //UART_Printf("Wrong `compression` value, 1 expected\r\n");
        f_close(&file);
 8000eea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f007 fb74 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e0d8      	b.n	80010aa <playWavFile+0x42e>
    }

    if(channelsNum != 2) {
 8000ef8:	f8b7 3278 	ldrh.w	r3, [r7, #632]	; 0x278
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d006      	beq.n	8000f0e <playWavFile+0x292>
        //UART_Printf("Wrong `channelsNum` value, 2 expected\r\n");
        f_close(&file);
 8000f00:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f04:	4618      	mov	r0, r3
 8000f06:	f007 fb69 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e0cd      	b.n	80010aa <playWavFile+0x42e>
    }

    if((sampleRate != 44100) || (bytesPerSample != 4) || (bitsPerSamplePerChannel != 16) || (bytesPerSecond != 44100*2*2)
 8000f0e:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8000f12:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d111      	bne.n	8000f3e <playWavFile+0x2c2>
 8000f1a:	f8b7 326e 	ldrh.w	r3, [r7, #622]	; 0x26e
 8000f1e:	2b04      	cmp	r3, #4
 8000f20:	d10d      	bne.n	8000f3e <playWavFile+0x2c2>
 8000f22:	f8b7 326c 	ldrh.w	r3, [r7, #620]	; 0x26c
 8000f26:	2b10      	cmp	r3, #16
 8000f28:	d109      	bne.n	8000f3e <playWavFile+0x2c2>
 8000f2a:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
 8000f2e:	4a39      	ldr	r2, [pc, #228]	; (8001014 <playWavFile+0x398>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d104      	bne.n	8000f3e <playWavFile+0x2c2>
       || (dataSize < sizeof(signal_buff1) + sizeof(signal_buff2))) {
 8000f34:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000f38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000f3c:	d206      	bcs.n	8000f4c <playWavFile+0x2d0>
        //UART_Printf("Wrong file format, 16 bit file with sample rate 44100 expected\r\n");
        f_close(&file);
 8000f3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f42:	4618      	mov	r0, r3
 8000f44:	f007 fb4a 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e0ae      	b.n	80010aa <playWavFile+0x42e>
    }

    res = f_read(&file, (uint8_t*)signal_buff1, sizeof(signal_buff1), &bytesRead);
 8000f4c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f50:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000f54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f58:	492f      	ldr	r1, [pc, #188]	; (8001018 <playWavFile+0x39c>)
 8000f5a:	f007 f91a 	bl	8008192 <f_read>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000f64:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d006      	beq.n	8000f7a <playWavFile+0x2fe>
        //UART_Printf("f_read() failed, res = %d\r\n", res);
        f_close(&file);
 8000f6c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f70:	4618      	mov	r0, r3
 8000f72:	f007 fb33 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e097      	b.n	80010aa <playWavFile+0x42e>
    }

    res = f_read(&file, (uint8_t*)signal_buff2, sizeof(signal_buff2), &bytesRead);
 8000f7a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f7e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000f82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f86:	4925      	ldr	r1, [pc, #148]	; (800101c <playWavFile+0x3a0>)
 8000f88:	f007 f903 	bl	8008192 <f_read>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8000f92:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d006      	beq.n	8000fa8 <playWavFile+0x32c>
        //UART_Printf("f_read() failed, res = %d\r\n", res);
        f_close(&file);
 8000f9a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f007 fb1c 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e080      	b.n	80010aa <playWavFile+0x42e>
    }

    read_next_chunk = true;
 8000fa8:	4b1d      	ldr	r3, [pc, #116]	; (8001020 <playWavFile+0x3a4>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	701a      	strb	r2, [r3, #0]
    end_of_file_reached = false;
 8000fae:	4b1d      	ldr	r3, [pc, #116]	; (8001024 <playWavFile+0x3a8>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
    signal_play_buff = signal_buff1;
 8000fb4:	4b1c      	ldr	r3, [pc, #112]	; (8001028 <playWavFile+0x3ac>)
 8000fb6:	4a18      	ldr	r2, [pc, #96]	; (8001018 <playWavFile+0x39c>)
 8000fb8:	601a      	str	r2, [r3, #0]
    signal_read_buff = signal_buff2;
 8000fba:	4b1c      	ldr	r3, [pc, #112]	; (800102c <playWavFile+0x3b0>)
 8000fbc:	4a17      	ldr	r2, [pc, #92]	; (800101c <playWavFile+0x3a0>)
 8000fbe:	601a      	str	r2, [r3, #0]

    HAL_StatusTypeDef hal_res;
    int nsamples = sizeof(signal_buff1) / sizeof(signal_buff1[0]);
 8000fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc4:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
    hal_res = HAL_I2S_Transmit_IT(&hi2s2, (uint16_t*)signal_buff1, nsamples);
 8000fc8:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4911      	ldr	r1, [pc, #68]	; (8001018 <playWavFile+0x39c>)
 8000fd2:	4817      	ldr	r0, [pc, #92]	; (8001030 <playWavFile+0x3b4>)
 8000fd4:	f001 ff2a 	bl	8002e2c <HAL_I2S_Transmit_IT>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
    // hal_res = HAL_I2S_Transmit(&hi2s2, (uint16_t*)signal_buff1, nsamples, 2000);
    if(hal_res != HAL_OK) {
 8000fde:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d047      	beq.n	8001076 <playWavFile+0x3fa>
        //UART_Printf("I2S - HAL_I2S_Transmit failed, hal_res = %d!\r\n", hal_res);
        f_close(&file);
 8000fe6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fea:	4618      	mov	r0, r3
 8000fec:	f007 faf6 	bl	80085dc <f_close>
        return EXIT_FAILURE;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e05a      	b.n	80010aa <playWavFile+0x42e>
    }

    while(dataSize >= sizeof(signal_buff1)) {
        if(!read_next_chunk) {
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <playWavFile+0x3a4>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	f083 0301 	eor.w	r3, r3, #1
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b00      	cmp	r3, #0
 8001002:	d017      	beq.n	8001034 <playWavFile+0x3b8>
            continue;
 8001004:	e037      	b.n	8001076 <playWavFile+0x3fa>
 8001006:	bf00      	nop
 8001008:	080089cc 	.word	0x080089cc
 800100c:	080089d4 	.word	0x080089d4
 8001010:	080089e0 	.word	0x080089e0
 8001014:	0002b110 	.word	0x0002b110
 8001018:	200003c8 	.word	0x200003c8
 800101c:	200023c8 	.word	0x200023c8
 8001020:	200003bd 	.word	0x200003bd
 8001024:	200003bc 	.word	0x200003bc
 8001028:	200003c0 	.word	0x200003c0
 800102c:	200003c4 	.word	0x200003c4
 8001030:	20000080 	.word	0x20000080
        }

        read_next_chunk = false;
 8001034:	4b1f      	ldr	r3, [pc, #124]	; (80010b4 <playWavFile+0x438>)
 8001036:	2200      	movs	r2, #0
 8001038:	701a      	strb	r2, [r3, #0]

        res = f_read(&file, (uint8_t*)signal_read_buff, sizeof(signal_buff1), &bytesRead);
 800103a:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <playWavFile+0x43c>)
 800103c:	6819      	ldr	r1, [r3, #0]
 800103e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001042:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001046:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800104a:	f007 f8a2 	bl	8008192 <f_read>
 800104e:	4603      	mov	r3, r0
 8001050:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
        if(res != FR_OK) {
 8001054:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8001058:	2b00      	cmp	r3, #0
 800105a:	d006      	beq.n	800106a <playWavFile+0x3ee>
            //UART_Printf("f_read() failed, res = %d\r\n", res);
            f_close(&file);
 800105c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001060:	4618      	mov	r0, r3
 8001062:	f007 fabb 	bl	80085dc <f_close>
            return EXIT_FAILURE;
 8001066:	2301      	movs	r3, #1
 8001068:	e01f      	b.n	80010aa <playWavFile+0x42e>
        }

        dataSize -= sizeof(signal_buff1);
 800106a:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800106e:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8001072:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
    while(dataSize >= sizeof(signal_buff1)) {
 8001076:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800107a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800107e:	d2b9      	bcs.n	8000ff4 <playWavFile+0x378>
    }

    end_of_file_reached = true;
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <playWavFile+0x440>)
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]

    res = f_close(&file);
 8001086:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800108a:	4618      	mov	r0, r3
 800108c:	f007 faa6 	bl	80085dc <f_close>
 8001090:	4603      	mov	r3, r0
 8001092:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if(res != FR_OK) {
 8001096:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <playWavFile+0x426>
        //UART_Printf("f_close() failed, res = %d\r\n", res);
        return EXIT_FAILURE;
 800109e:	2301      	movs	r3, #1
 80010a0:	e003      	b.n	80010aa <playWavFile+0x42e>
    }

    playIndex = 0;
 80010a2:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <playWavFile+0x444>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]

    return 0;
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	f507 7722 	add.w	r7, r7, #648	; 0x288
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	200003bd 	.word	0x200003bd
 80010b8:	200003c4 	.word	0x200003c4
 80010bc:	200003bc 	.word	0x200003bc
 80010c0:	20000188 	.word	0x20000188

080010c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ca:	f000 fd6d 	bl	8001ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ce:	f000 f8df 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d2:	f000 fa11 	bl	80014f8 <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 80010d6:	f000 f9a1 	bl	800141c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80010da:	f004 fe5b 	bl	8005d94 <MX_FATFS_Init>
  MX_I2S2_Init();
 80010de:	f000 f975 	bl	80013cc <MX_I2S2_Init>
  MX_ADC1_Init();
 80010e2:	f000 f935 	bl	8001350 <MX_ADC1_Init>
  MX_TIM4_Init();
 80010e6:	f000 f9b9 	bl	800145c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1);
 80010ea:	4859      	ldr	r0, [pc, #356]	; (8001250 <main+0x18c>)
 80010ec:	f001 fa20 	bl	8002530 <HAL_ADCEx_Calibration_Start>

  // Start timer to check ADC on interrupts
  HAL_TIM_Base_Start_IT(&htim4);
 80010f0:	4858      	ldr	r0, [pc, #352]	; (8001254 <main+0x190>)
 80010f2:	f003 fd49 	bl	8004b88 <HAL_TIM_Base_Start_IT>

  // Clear any existing shift register data
  	HAL_GPIO_WritePin(GPIOB, shiftMCLR, GPIOPinSet[0]);
 80010f6:	4b58      	ldr	r3, [pc, #352]	; (8001258 <main+0x194>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	4a58      	ldr	r2, [pc, #352]	; (800125c <main+0x198>)
 80010fc:	7812      	ldrb	r2, [r2, #0]
 80010fe:	4619      	mov	r1, r3
 8001100:	4857      	ldr	r0, [pc, #348]	; (8001260 <main+0x19c>)
 8001102:	f001 fd7c 	bl	8002bfe <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftMCLR, GPIOPinSet[1]);
 8001106:	4b54      	ldr	r3, [pc, #336]	; (8001258 <main+0x194>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	4a54      	ldr	r2, [pc, #336]	; (800125c <main+0x198>)
 800110c:	7852      	ldrb	r2, [r2, #1]
 800110e:	4619      	mov	r1, r3
 8001110:	4853      	ldr	r0, [pc, #332]	; (8001260 <main+0x19c>)
 8001112:	f001 fd74 	bl	8002bfe <HAL_GPIO_WritePin>

  	// Store cleared data and Enable output
  	HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[1]);
 8001116:	4b53      	ldr	r3, [pc, #332]	; (8001264 <main+0x1a0>)
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	4a50      	ldr	r2, [pc, #320]	; (800125c <main+0x198>)
 800111c:	7852      	ldrb	r2, [r2, #1]
 800111e:	4619      	mov	r1, r3
 8001120:	484f      	ldr	r0, [pc, #316]	; (8001260 <main+0x19c>)
 8001122:	f001 fd6c 	bl	8002bfe <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftStoreClock, GPIOPinSet[0]);
 8001126:	4b4f      	ldr	r3, [pc, #316]	; (8001264 <main+0x1a0>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	4a4c      	ldr	r2, [pc, #304]	; (800125c <main+0x198>)
 800112c:	7812      	ldrb	r2, [r2, #0]
 800112e:	4619      	mov	r1, r3
 8001130:	484b      	ldr	r0, [pc, #300]	; (8001260 <main+0x19c>)
 8001132:	f001 fd64 	bl	8002bfe <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(GPIOB, shiftOutputEnable, GPIOPinSet[0]);
 8001136:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <main+0x1a4>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	4a48      	ldr	r2, [pc, #288]	; (800125c <main+0x198>)
 800113c:	7812      	ldrb	r2, [r2, #0]
 800113e:	4619      	mov	r1, r3
 8001140:	4847      	ldr	r0, [pc, #284]	; (8001260 <main+0x19c>)
 8001142:	f001 fd5c 	bl	8002bfe <HAL_GPIO_WritePin>

  FRESULT res = f_mount(&fs, "XMAS-23", 1);
 8001146:	2201      	movs	r2, #1
 8001148:	4948      	ldr	r1, [pc, #288]	; (800126c <main+0x1a8>)
 800114a:	4849      	ldr	r0, [pc, #292]	; (8001270 <main+0x1ac>)
 800114c:	f006 fd60 	bl	8007c10 <f_mount>
 8001150:	4603      	mov	r3, r0
 8001152:	71fb      	strb	r3, [r7, #7]
	 if(res != FR_OK) {
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <main+0x9a>
	   return EXIT_FAILURE;
 800115a:	2301      	movs	r3, #1
 800115c:	e074      	b.n	8001248 <main+0x184>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_WritePin(GPIOC, gain_3DB_N, GPIOPinSet[0]);
 800115e:	4b45      	ldr	r3, [pc, #276]	; (8001274 <main+0x1b0>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	4a3e      	ldr	r2, [pc, #248]	; (800125c <main+0x198>)
 8001164:	7812      	ldrb	r2, [r2, #0]
 8001166:	4619      	mov	r1, r3
 8001168:	4843      	ldr	r0, [pc, #268]	; (8001278 <main+0x1b4>)
 800116a:	f001 fd48 	bl	8002bfe <HAL_GPIO_WritePin>

	  playWavFile("canS.wav");
 800116e:	4843      	ldr	r0, [pc, #268]	; (800127c <main+0x1b8>)
 8001170:	f7ff fd84 	bl	8000c7c <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001174:	4842      	ldr	r0, [pc, #264]	; (8001280 <main+0x1bc>)
 8001176:	f001 fd73 	bl	8002c60 <HAL_I2S_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <main+0xc0>
	 	   Error_Handler();
 8001180:	f000 fb46 	bl	8001810 <Error_Handler>

	  HAL_GPIO_WritePin(GPIOC, gain_3DB_N, GPIOPinSet[1]);
 8001184:	4b3b      	ldr	r3, [pc, #236]	; (8001274 <main+0x1b0>)
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	4a34      	ldr	r2, [pc, #208]	; (800125c <main+0x198>)
 800118a:	7852      	ldrb	r2, [r2, #1]
 800118c:	4619      	mov	r1, r3
 800118e:	483a      	ldr	r0, [pc, #232]	; (8001278 <main+0x1b4>)
 8001190:	f001 fd35 	bl	8002bfe <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, gain_6DB_N, GPIOPinSet[0]);
 8001194:	4b3b      	ldr	r3, [pc, #236]	; (8001284 <main+0x1c0>)
 8001196:	881b      	ldrh	r3, [r3, #0]
 8001198:	4a30      	ldr	r2, [pc, #192]	; (800125c <main+0x198>)
 800119a:	7812      	ldrb	r2, [r2, #0]
 800119c:	4619      	mov	r1, r3
 800119e:	4836      	ldr	r0, [pc, #216]	; (8001278 <main+0x1b4>)
 80011a0:	f001 fd2d 	bl	8002bfe <HAL_GPIO_WritePin>

	  playWavFile("canS.wav");
 80011a4:	4835      	ldr	r0, [pc, #212]	; (800127c <main+0x1b8>)
 80011a6:	f7ff fd69 	bl	8000c7c <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80011aa:	4835      	ldr	r0, [pc, #212]	; (8001280 <main+0x1bc>)
 80011ac:	f001 fd58 	bl	8002c60 <HAL_I2S_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <main+0xf6>
	  	 Error_Handler();
 80011b6:	f000 fb2b 	bl	8001810 <Error_Handler>

	  HAL_GPIO_WritePin(GPIOC, gain_6DB_N, GPIOPinSet[1]);
 80011ba:	4b32      	ldr	r3, [pc, #200]	; (8001284 <main+0x1c0>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	4a27      	ldr	r2, [pc, #156]	; (800125c <main+0x198>)
 80011c0:	7852      	ldrb	r2, [r2, #1]
 80011c2:	4619      	mov	r1, r3
 80011c4:	482c      	ldr	r0, [pc, #176]	; (8001278 <main+0x1b4>)
 80011c6:	f001 fd1a 	bl	8002bfe <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, gain_12DB, GPIOPinSet[1]);
 80011ca:	4b2f      	ldr	r3, [pc, #188]	; (8001288 <main+0x1c4>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	4a23      	ldr	r2, [pc, #140]	; (800125c <main+0x198>)
 80011d0:	7852      	ldrb	r2, [r2, #1]
 80011d2:	4619      	mov	r1, r3
 80011d4:	4828      	ldr	r0, [pc, #160]	; (8001278 <main+0x1b4>)
 80011d6:	f001 fd12 	bl	8002bfe <HAL_GPIO_WritePin>

	  playWavFile("canS.wav");
 80011da:	4828      	ldr	r0, [pc, #160]	; (800127c <main+0x1b8>)
 80011dc:	f7ff fd4e 	bl	8000c7c <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80011e0:	4827      	ldr	r0, [pc, #156]	; (8001280 <main+0x1bc>)
 80011e2:	f001 fd3d 	bl	8002c60 <HAL_I2S_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <main+0x12c>
	  	 Error_Handler();
 80011ec:	f000 fb10 	bl	8001810 <Error_Handler>

	  HAL_GPIO_WritePin(GPIOC, gain_12DB, GPIOPinSet[0]);
 80011f0:	4b25      	ldr	r3, [pc, #148]	; (8001288 <main+0x1c4>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	4a19      	ldr	r2, [pc, #100]	; (800125c <main+0x198>)
 80011f6:	7812      	ldrb	r2, [r2, #0]
 80011f8:	4619      	mov	r1, r3
 80011fa:	481f      	ldr	r0, [pc, #124]	; (8001278 <main+0x1b4>)
 80011fc:	f001 fcff 	bl	8002bfe <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, gain_15DB, GPIOPinSet[1]);
 8001200:	4b22      	ldr	r3, [pc, #136]	; (800128c <main+0x1c8>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	4a15      	ldr	r2, [pc, #84]	; (800125c <main+0x198>)
 8001206:	7852      	ldrb	r2, [r2, #1]
 8001208:	4619      	mov	r1, r3
 800120a:	481b      	ldr	r0, [pc, #108]	; (8001278 <main+0x1b4>)
 800120c:	f001 fcf7 	bl	8002bfe <HAL_GPIO_WritePin>

	  playWavFile("canS.wav");
 8001210:	481a      	ldr	r0, [pc, #104]	; (800127c <main+0x1b8>)
 8001212:	f7ff fd33 	bl	8000c7c <playWavFile>
	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001216:	481a      	ldr	r0, [pc, #104]	; (8001280 <main+0x1bc>)
 8001218:	f001 fd22 	bl	8002c60 <HAL_I2S_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <main+0x162>
	  	 Error_Handler();
 8001222:	f000 faf5 	bl	8001810 <Error_Handler>

	  HAL_GPIO_WritePin(GPIOC, gain_15DB, GPIOPinSet[0]);
 8001226:	4b19      	ldr	r3, [pc, #100]	; (800128c <main+0x1c8>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	4a0c      	ldr	r2, [pc, #48]	; (800125c <main+0x198>)
 800122c:	7812      	ldrb	r2, [r2, #0]
 800122e:	4619      	mov	r1, r3
 8001230:	4811      	ldr	r0, [pc, #68]	; (8001278 <main+0x1b4>)
 8001232:	f001 fce4 	bl	8002bfe <HAL_GPIO_WritePin>

	  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001236:	4812      	ldr	r0, [pc, #72]	; (8001280 <main+0x1bc>)
 8001238:	f001 fd12 	bl	8002c60 <HAL_I2S_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d08d      	beq.n	800115e <main+0x9a>
		   Error_Handler();
 8001242:	f000 fae5 	bl	8001810 <Error_Handler>
	  HAL_GPIO_WritePin(GPIOC, gain_3DB_N, GPIOPinSet[0]);
 8001246:	e78a      	b.n	800115e <main+0x9a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20000050 	.word	0x20000050
 8001254:	20000140 	.word	0x20000140
 8001258:	20000004 	.word	0x20000004
 800125c:	20000024 	.word	0x20000024
 8001260:	40010c00 	.word	0x40010c00
 8001264:	20000000 	.word	0x20000000
 8001268:	20000002 	.word	0x20000002
 800126c:	080089e8 	.word	0x080089e8
 8001270:	2000018c 	.word	0x2000018c
 8001274:	2000001a 	.word	0x2000001a
 8001278:	40011000 	.word	0x40011000
 800127c:	080089f0 	.word	0x080089f0
 8001280:	20000080 	.word	0x20000080
 8001284:	2000001c 	.word	0x2000001c
 8001288:	2000001e 	.word	0x2000001e
 800128c:	20000020 	.word	0x20000020

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b096      	sub	sp, #88	; 0x58
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800129a:	2228      	movs	r2, #40	; 0x28
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f007 fb40 	bl	8008924 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]
 80012c2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012c4:	2301      	movs	r3, #1
 80012c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d2:	2301      	movs	r3, #1
 80012d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80012e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80012e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012ea:	4618      	mov	r0, r3
 80012ec:	f001 fee6 	bl	80030bc <HAL_RCC_OscConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80012f6:	f000 fa8b 	bl	8001810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fa:	230f      	movs	r3, #15
 80012fc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fe:	2302      	movs	r3, #2
 8001300:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001310:	f107 031c 	add.w	r3, r7, #28
 8001314:	2101      	movs	r1, #1
 8001316:	4618      	mov	r0, r3
 8001318:	f002 f952 	bl	80035c0 <HAL_RCC_ClockConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001322:	f000 fa75 	bl	8001810 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_I2S2;
 8001326:	2306      	movs	r3, #6
 8001328:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800132a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800132e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 8001330:	2300      	movs	r3, #0
 8001332:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	4618      	mov	r0, r3
 8001338:	f002 fabe 	bl	80038b8 <HAL_RCCEx_PeriphCLKConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001342:	f000 fa65 	bl	8001810 <Error_Handler>
  }
}
 8001346:	bf00      	nop
 8001348:	3758      	adds	r7, #88	; 0x58
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001360:	4b18      	ldr	r3, [pc, #96]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001362:	4a19      	ldr	r2, [pc, #100]	; (80013c8 <MX_ADC1_Init+0x78>)
 8001364:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001366:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <MX_ADC1_Init+0x74>)
 800136e:	2200      	movs	r2, #0
 8001370:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001374:	2200      	movs	r2, #0
 8001376:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <MX_ADC1_Init+0x74>)
 800137a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800137e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_ADC1_Init+0x74>)
 8001388:	2201      	movs	r2, #1
 800138a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800138c:	480d      	ldr	r0, [pc, #52]	; (80013c4 <MX_ADC1_Init+0x74>)
 800138e:	f000 fc91 	bl	8001cb4 <HAL_ADC_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001398:	f000 fa3a 	bl	8001810 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800139c:	2301      	movs	r3, #1
 800139e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_ADC1_Init+0x74>)
 80013ae:	f000 ff2b 	bl	8002208 <HAL_ADC_ConfigChannel>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80013b8:	f000 fa2a 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000050 	.word	0x20000050
 80013c8:	40012400 	.word	0x40012400

080013cc <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80013d0:	4b10      	ldr	r3, [pc, #64]	; (8001414 <MX_I2S2_Init+0x48>)
 80013d2:	4a11      	ldr	r2, [pc, #68]	; (8001418 <MX_I2S2_Init+0x4c>)
 80013d4:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <MX_I2S2_Init+0x48>)
 80013d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013dc:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <MX_I2S2_Init+0x48>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <MX_I2S2_Init+0x48>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80013ea:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <MX_I2S2_Init+0x48>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80013f0:	4b08      	ldr	r3, [pc, #32]	; (8001414 <MX_I2S2_Init+0x48>)
 80013f2:	f64a 4244 	movw	r2, #44100	; 0xac44
 80013f6:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <MX_I2S2_Init+0x48>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	; (8001414 <MX_I2S2_Init+0x48>)
 8001400:	f001 fc2e 	bl	8002c60 <HAL_I2S_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 800140a:	f000 fa01 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000080 	.word	0x20000080
 8001418:	40003800 	.word	0x40003800

0800141c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001420:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 8001422:	4a0d      	ldr	r2, [pc, #52]	; (8001458 <MX_SDIO_SD_Init+0x3c>)
 8001424:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001426:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 8001428:	2200      	movs	r2, #0
 800142a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001432:	4b08      	ldr	r3, [pc, #32]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 8001434:	2200      	movs	r2, #0
 8001436:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 8001440:	2200      	movs	r2, #0
 8001442:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <MX_SDIO_SD_Init+0x38>)
 8001446:	2204      	movs	r2, #4
 8001448:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	200000bc 	.word	0x200000bc
 8001458:	40018000 	.word	0x40018000

0800145c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001470:	463b      	mov	r3, r7
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001478:	4b1d      	ldr	r3, [pc, #116]	; (80014f0 <MX_TIM4_Init+0x94>)
 800147a:	4a1e      	ldr	r2, [pc, #120]	; (80014f4 <MX_TIM4_Init+0x98>)
 800147c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4801-1;
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <MX_TIM4_Init+0x94>)
 8001480:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8001484:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b1a      	ldr	r3, [pc, #104]	; (80014f0 <MX_TIM4_Init+0x94>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <MX_TIM4_Init+0x94>)
 800148e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001492:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <MX_TIM4_Init+0x94>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <MX_TIM4_Init+0x94>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014a0:	4813      	ldr	r0, [pc, #76]	; (80014f0 <MX_TIM4_Init+0x94>)
 80014a2:	f003 fb21 	bl	8004ae8 <HAL_TIM_Base_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80014ac:	f000 f9b0 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	4619      	mov	r1, r3
 80014bc:	480c      	ldr	r0, [pc, #48]	; (80014f0 <MX_TIM4_Init+0x94>)
 80014be:	f003 fccb 	bl	8004e58 <HAL_TIM_ConfigClockSource>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80014c8:	f000 f9a2 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014cc:	2300      	movs	r3, #0
 80014ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014d4:	463b      	mov	r3, r7
 80014d6:	4619      	mov	r1, r3
 80014d8:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_TIM4_Init+0x94>)
 80014da:	f003 feb9 	bl	8005250 <HAL_TIMEx_MasterConfigSynchronization>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80014e4:	f000 f994 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80014e8:	bf00      	nop
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000140 	.word	0x20000140
 80014f4:	40000800 	.word	0x40000800

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800150c:	4b62      	ldr	r3, [pc, #392]	; (8001698 <MX_GPIO_Init+0x1a0>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a61      	ldr	r2, [pc, #388]	; (8001698 <MX_GPIO_Init+0x1a0>)
 8001512:	f043 0320 	orr.w	r3, r3, #32
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b5f      	ldr	r3, [pc, #380]	; (8001698 <MX_GPIO_Init+0x1a0>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0320 	and.w	r3, r3, #32
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001524:	4b5c      	ldr	r3, [pc, #368]	; (8001698 <MX_GPIO_Init+0x1a0>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a5b      	ldr	r2, [pc, #364]	; (8001698 <MX_GPIO_Init+0x1a0>)
 800152a:	f043 0310 	orr.w	r3, r3, #16
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b59      	ldr	r3, [pc, #356]	; (8001698 <MX_GPIO_Init+0x1a0>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0310 	and.w	r3, r3, #16
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	4b56      	ldr	r3, [pc, #344]	; (8001698 <MX_GPIO_Init+0x1a0>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a55      	ldr	r2, [pc, #340]	; (8001698 <MX_GPIO_Init+0x1a0>)
 8001542:	f043 0304 	orr.w	r3, r3, #4
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b53      	ldr	r3, [pc, #332]	; (8001698 <MX_GPIO_Init+0x1a0>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001554:	4b50      	ldr	r3, [pc, #320]	; (8001698 <MX_GPIO_Init+0x1a0>)
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	4a4f      	ldr	r2, [pc, #316]	; (8001698 <MX_GPIO_Init+0x1a0>)
 800155a:	f043 0308 	orr.w	r3, r3, #8
 800155e:	6193      	str	r3, [r2, #24]
 8001560:	4b4d      	ldr	r3, [pc, #308]	; (8001698 <MX_GPIO_Init+0x1a0>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	603b      	str	r3, [r7, #0]
 800156a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN_3DB_NOT_Pin|GAIN_6DB_NOT_Pin, GPIO_PIN_SET);
 800156c:	2201      	movs	r2, #1
 800156e:	2103      	movs	r1, #3
 8001570:	484a      	ldr	r0, [pc, #296]	; (800169c <MX_GPIO_Init+0x1a4>)
 8001572:	f001 fb44 	bl	8002bfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GAIN_12DB_Pin|GAIN_15DB_Pin|STAT_LED_Pin, GPIO_PIN_RESET);
 8001576:	2200      	movs	r2, #0
 8001578:	212c      	movs	r1, #44	; 0x2c
 800157a:	4848      	ldr	r0, [pc, #288]	; (800169c <MX_GPIO_Init+0x1a4>)
 800157c:	f001 fb3f 	bl	8002bfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_AMP_SD_GPIO_Port, I2S_AMP_SD_Pin, GPIO_PIN_RESET);
 8001580:	2200      	movs	r2, #0
 8001582:	2104      	movs	r1, #4
 8001584:	4846      	ldr	r0, [pc, #280]	; (80016a0 <MX_GPIO_Init+0x1a8>)
 8001586:	f001 fb3a 	bl	8002bfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SHIFT_OE_Pin|SHIFT_DATA_OUT_Pin|SHIFT_DATA_CLK_Pin|SHIFT_STORE_CLK_Pin
 800158a:	2200      	movs	r2, #0
 800158c:	f640 4107 	movw	r1, #3079	; 0xc07
 8001590:	4844      	ldr	r0, [pc, #272]	; (80016a4 <MX_GPIO_Init+0x1ac>)
 8001592:	f001 fb34 	bl	8002bfe <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GAIN_3DB_NOT_Pin GAIN_6DB_NOT_Pin GAIN_12DB_Pin GAIN_15DB_Pin
                           STAT_LED_Pin */
  GPIO_InitStruct.Pin = GAIN_3DB_NOT_Pin|GAIN_6DB_NOT_Pin|GAIN_12DB_Pin|GAIN_15DB_Pin
 8001596:	232f      	movs	r3, #47	; 0x2f
 8001598:	613b      	str	r3, [r7, #16]
                          |STAT_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159a:	2301      	movs	r3, #1
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2302      	movs	r3, #2
 80015a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a6:	f107 0310 	add.w	r3, r7, #16
 80015aa:	4619      	mov	r1, r3
 80015ac:	483b      	ldr	r0, [pc, #236]	; (800169c <MX_GPIO_Init+0x1a4>)
 80015ae:	f001 f97b 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S_AMP_SD_Pin */
  GPIO_InitStruct.Pin = I2S_AMP_SD_Pin;
 80015b2:	2304      	movs	r3, #4
 80015b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b6:	2301      	movs	r3, #1
 80015b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	2302      	movs	r3, #2
 80015c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S_AMP_SD_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	4619      	mov	r1, r3
 80015c8:	4835      	ldr	r0, [pc, #212]	; (80016a0 <MX_GPIO_Init+0x1a8>)
 80015ca:	f001 f96d 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_3_Pin BUTTON_4_Pin BUTTON_5_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_3_Pin|BUTTON_4_Pin|BUTTON_5_Pin;
 80015ce:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80015d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015d4:	4b34      	ldr	r3, [pc, #208]	; (80016a8 <MX_GPIO_Init+0x1b0>)
 80015d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015d8:	2301      	movs	r3, #1
 80015da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	4619      	mov	r1, r3
 80015e2:	482f      	ldr	r0, [pc, #188]	; (80016a0 <MX_GPIO_Init+0x1a8>)
 80015e4:	f001 f960 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 80015e8:	2310      	movs	r3, #16
 80015ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ec:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <MX_GPIO_Init+0x1b0>)
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 80015f4:	f107 0310 	add.w	r3, r7, #16
 80015f8:	4619      	mov	r1, r3
 80015fa:	4828      	ldr	r0, [pc, #160]	; (800169c <MX_GPIO_Init+0x1a4>)
 80015fc:	f001 f954 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SHIFT_OE_Pin SHIFT_DATA_OUT_Pin SHIFT_DATA_CLK_Pin SHIFT_STORE_CLK_Pin
                           SHIFT_MCLR_Pin */
  GPIO_InitStruct.Pin = SHIFT_OE_Pin|SHIFT_DATA_OUT_Pin|SHIFT_DATA_CLK_Pin|SHIFT_STORE_CLK_Pin
 8001600:	f640 4307 	movw	r3, #3079	; 0xc07
 8001604:	613b      	str	r3, [r7, #16]
                          |SHIFT_MCLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	2301      	movs	r3, #1
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2302      	movs	r3, #2
 8001610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001612:	f107 0310 	add.w	r3, r7, #16
 8001616:	4619      	mov	r1, r3
 8001618:	4822      	ldr	r0, [pc, #136]	; (80016a4 <MX_GPIO_Init+0x1ac>)
 800161a:	f001 f945 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = SDIO_CARD_DETECT_Pin;
 800161e:	2380      	movs	r3, #128	; 0x80
 8001620:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SDIO_CARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 0310 	add.w	r3, r7, #16
 800162e:	4619      	mov	r1, r3
 8001630:	481a      	ldr	r0, [pc, #104]	; (800169c <MX_GPIO_Init+0x1a4>)
 8001632:	f001 f939 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_10_Pin BUTTON_8_Pin */
  GPIO_InitStruct.Pin = BUTTON_10_Pin|BUTTON_8_Pin;
 8001636:	2328      	movs	r3, #40	; 0x28
 8001638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <MX_GPIO_Init+0x1b0>)
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163e:	2301      	movs	r3, #1
 8001640:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	4619      	mov	r1, r3
 8001648:	4816      	ldr	r0, [pc, #88]	; (80016a4 <MX_GPIO_Init+0x1ac>)
 800164a:	f001 f92d 	bl	80028a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 3, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2103      	movs	r1, #3
 8001652:	2009      	movs	r0, #9
 8001654:	f001 f8f1 	bl	800283a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001658:	2009      	movs	r0, #9
 800165a:	f001 f90a 	bl	8002872 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2103      	movs	r1, #3
 8001662:	200a      	movs	r0, #10
 8001664:	f001 f8e9 	bl	800283a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001668:	200a      	movs	r0, #10
 800166a:	f001 f902 	bl	8002872 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2103      	movs	r1, #3
 8001672:	2017      	movs	r0, #23
 8001674:	f001 f8e1 	bl	800283a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001678:	2017      	movs	r0, #23
 800167a:	f001 f8fa 	bl	8002872 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 800167e:	2200      	movs	r2, #0
 8001680:	2103      	movs	r1, #3
 8001682:	2028      	movs	r0, #40	; 0x28
 8001684:	f001 f8d9 	bl	800283a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001688:	2028      	movs	r0, #40	; 0x28
 800168a:	f001 f8f2 	bl	8002872 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800168e:	bf00      	nop
 8001690:	3720      	adds	r7, #32
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000
 800169c:	40011000 	.word	0x40011000
 80016a0:	40010800 	.word	0x40010800
 80016a4:	40010c00 	.word	0x40010c00
 80016a8:	10110000 	.word	0x10110000

080016ac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == buttonIn_1)
 80016b6:	4b2f      	ldr	r3, [pc, #188]	; (8001774 <HAL_GPIO_EXTI_Callback+0xc8>)
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	88fa      	ldrh	r2, [r7, #6]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d103      	bne.n	80016c8 <HAL_GPIO_EXTI_Callback+0x1c>
		playIndex = 1;
 80016c0:	4b2d      	ldr	r3, [pc, #180]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	701a      	strb	r2, [r3, #0]
	else if(GPIO_Pin == buttonIn_9)
		playIndex = 9;
	else if(GPIO_Pin == buttonIn_10)
		playIndex = 10;

}
 80016c6:	e04f      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_2)
 80016c8:	4b2c      	ldr	r3, [pc, #176]	; (800177c <HAL_GPIO_EXTI_Callback+0xd0>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	88fa      	ldrh	r2, [r7, #6]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d103      	bne.n	80016da <HAL_GPIO_EXTI_Callback+0x2e>
		playIndex = 2;
 80016d2:	4b29      	ldr	r3, [pc, #164]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 80016d4:	2202      	movs	r2, #2
 80016d6:	701a      	strb	r2, [r3, #0]
}
 80016d8:	e046      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_3)
 80016da:	4b29      	ldr	r3, [pc, #164]	; (8001780 <HAL_GPIO_EXTI_Callback+0xd4>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	88fa      	ldrh	r2, [r7, #6]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d103      	bne.n	80016ec <HAL_GPIO_EXTI_Callback+0x40>
		playIndex = 3;
 80016e4:	4b24      	ldr	r3, [pc, #144]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 80016e6:	2203      	movs	r2, #3
 80016e8:	701a      	strb	r2, [r3, #0]
}
 80016ea:	e03d      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_4)
 80016ec:	4b25      	ldr	r3, [pc, #148]	; (8001784 <HAL_GPIO_EXTI_Callback+0xd8>)
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	88fa      	ldrh	r2, [r7, #6]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d103      	bne.n	80016fe <HAL_GPIO_EXTI_Callback+0x52>
		playIndex = 4;
 80016f6:	4b20      	ldr	r3, [pc, #128]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 80016f8:	2204      	movs	r2, #4
 80016fa:	701a      	strb	r2, [r3, #0]
}
 80016fc:	e034      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_5)
 80016fe:	4b22      	ldr	r3, [pc, #136]	; (8001788 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	88fa      	ldrh	r2, [r7, #6]
 8001704:	429a      	cmp	r2, r3
 8001706:	d103      	bne.n	8001710 <HAL_GPIO_EXTI_Callback+0x64>
		playIndex = 5;
 8001708:	4b1b      	ldr	r3, [pc, #108]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 800170a:	2205      	movs	r2, #5
 800170c:	701a      	strb	r2, [r3, #0]
}
 800170e:	e02b      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_6)
 8001710:	4b1e      	ldr	r3, [pc, #120]	; (800178c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	88fa      	ldrh	r2, [r7, #6]
 8001716:	429a      	cmp	r2, r3
 8001718:	d103      	bne.n	8001722 <HAL_GPIO_EXTI_Callback+0x76>
		playIndex = 6;
 800171a:	4b17      	ldr	r3, [pc, #92]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 800171c:	2206      	movs	r2, #6
 800171e:	701a      	strb	r2, [r3, #0]
}
 8001720:	e022      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_7)
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	88fa      	ldrh	r2, [r7, #6]
 8001728:	429a      	cmp	r2, r3
 800172a:	d103      	bne.n	8001734 <HAL_GPIO_EXTI_Callback+0x88>
		playIndex = 7;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 800172e:	2207      	movs	r2, #7
 8001730:	701a      	strb	r2, [r3, #0]
}
 8001732:	e019      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_8)
 8001734:	4b17      	ldr	r3, [pc, #92]	; (8001794 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	88fa      	ldrh	r2, [r7, #6]
 800173a:	429a      	cmp	r2, r3
 800173c:	d103      	bne.n	8001746 <HAL_GPIO_EXTI_Callback+0x9a>
		playIndex = 8;
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001740:	2208      	movs	r2, #8
 8001742:	701a      	strb	r2, [r3, #0]
}
 8001744:	e010      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_9)
 8001746:	4b14      	ldr	r3, [pc, #80]	; (8001798 <HAL_GPIO_EXTI_Callback+0xec>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	88fa      	ldrh	r2, [r7, #6]
 800174c:	429a      	cmp	r2, r3
 800174e:	d103      	bne.n	8001758 <HAL_GPIO_EXTI_Callback+0xac>
		playIndex = 9;
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001752:	2209      	movs	r2, #9
 8001754:	701a      	strb	r2, [r3, #0]
}
 8001756:	e007      	b.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
	else if(GPIO_Pin == buttonIn_10)
 8001758:	4b10      	ldr	r3, [pc, #64]	; (800179c <HAL_GPIO_EXTI_Callback+0xf0>)
 800175a:	881b      	ldrh	r3, [r3, #0]
 800175c:	88fa      	ldrh	r2, [r7, #6]
 800175e:	429a      	cmp	r2, r3
 8001760:	d102      	bne.n	8001768 <HAL_GPIO_EXTI_Callback+0xbc>
		playIndex = 10;
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001764:	220a      	movs	r2, #10
 8001766:	701a      	strb	r2, [r3, #0]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	20000006 	.word	0x20000006
 8001778:	20000188 	.word	0x20000188
 800177c:	20000008 	.word	0x20000008
 8001780:	2000000a 	.word	0x2000000a
 8001784:	2000000c 	.word	0x2000000c
 8001788:	2000000e 	.word	0x2000000e
 800178c:	20000010 	.word	0x20000010
 8001790:	20000012 	.word	0x20000012
 8001794:	20000014 	.word	0x20000014
 8001798:	20000016 	.word	0x20000016
 800179c:	20000018 	.word	0x20000018

080017a0 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback
  if (htim == &htim4)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a15      	ldr	r2, [pc, #84]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d122      	bne.n	80017f6 <HAL_TIM_PeriodElapsedCallback+0x56>
  {
	  // Start ADC Conversion
	  HAL_ADC_Start(&hadc1);
 80017b0:	4814      	ldr	r0, [pc, #80]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80017b2:	f000 fb69 	bl	8001e88 <HAL_ADC_Start>

	 // Poll ADC1 Peripheral & TimeOut = 1mSec
	  HAL_ADC_PollForConversion(&hadc1, 1);
 80017b6:	2101      	movs	r1, #1
 80017b8:	4812      	ldr	r0, [pc, #72]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80017ba:	f000 fc13 	bl	8001fe4 <HAL_ADC_PollForConversion>

	  // Read The ADC Conversion Result & Map It To Shift register
	  // Resolution = 12 bit, 2^12 = 4096
	  uint16_t ADC_Return = HAL_ADC_GetValue(&hadc1);
 80017be:	4811      	ldr	r0, [pc, #68]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80017c0:	f000 fd16 	bl	80021f0 <HAL_ADC_GetValue>
 80017c4:	4603      	mov	r3, r0
 80017c6:	81fb      	strh	r3, [r7, #14]
	  volume = ((float)ADC_Return) / 4096.0;
 80017c8:	89fb      	ldrh	r3, [r7, #14]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff f9ce 	bl	8000b6c <__aeabi_ui2f>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fe8a 	bl	80004ec <__aeabi_f2d>
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80017de:	f7ff f807 	bl	80007f0 <__aeabi_ddiv>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f8e9 	bl	80009c0 <__aeabi_d2uiz>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4b06      	ldr	r3, [pc, #24]	; (800180c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80017f4:	701a      	strb	r2, [r3, #0]

  }
}
 80017f6:	bf00      	nop
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000140 	.word	0x20000140
 8001804:	20000050 	.word	0x20000050
 8001808:	40b00000 	.word	0x40b00000
 800180c:	20000026 	.word	0x20000026

08001810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001814:	b672      	cpsid	i
}
 8001816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001818:	e7fe      	b.n	8001818 <Error_Handler+0x8>
	...

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_MspInit+0x5c>)
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	4a14      	ldr	r2, [pc, #80]	; (8001878 <HAL_MspInit+0x5c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6193      	str	r3, [r2, #24]
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_MspInit+0x5c>)
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_MspInit+0x5c>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_MspInit+0x5c>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001844:	61d3      	str	r3, [r2, #28]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_MspInit+0x5c>)
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_MspInit+0x60>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <HAL_MspInit+0x60>)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000
 800187c:	40010000 	.word	0x40010000

08001880 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a14      	ldr	r2, [pc, #80]	; (80018ec <HAL_ADC_MspInit+0x6c>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d121      	bne.n	80018e4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018a0:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <HAL_ADC_MspInit+0x70>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <HAL_ADC_MspInit+0x70>)
 80018a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <HAL_ADC_MspInit+0x70>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b8:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <HAL_ADC_MspInit+0x70>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <HAL_ADC_MspInit+0x70>)
 80018be:	f043 0304 	orr.w	r3, r3, #4
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <HAL_ADC_MspInit+0x70>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018d0:	2302      	movs	r3, #2
 80018d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d4:	2303      	movs	r3, #3
 80018d6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d8:	f107 0310 	add.w	r3, r7, #16
 80018dc:	4619      	mov	r1, r3
 80018de:	4805      	ldr	r0, [pc, #20]	; (80018f4 <HAL_ADC_MspInit+0x74>)
 80018e0:	f000 ffe2 	bl	80028a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018e4:	bf00      	nop
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40012400 	.word	0x40012400
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40010800 	.word	0x40010800

080018f8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a1a      	ldr	r2, [pc, #104]	; (800197c <HAL_I2S_MspInit+0x84>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d12c      	bne.n	8001972 <HAL_I2S_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001918:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_I2S_MspInit+0x88>)
 800191a:	69db      	ldr	r3, [r3, #28]
 800191c:	4a18      	ldr	r2, [pc, #96]	; (8001980 <HAL_I2S_MspInit+0x88>)
 800191e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001922:	61d3      	str	r3, [r2, #28]
 8001924:	4b16      	ldr	r3, [pc, #88]	; (8001980 <HAL_I2S_MspInit+0x88>)
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001930:	4b13      	ldr	r3, [pc, #76]	; (8001980 <HAL_I2S_MspInit+0x88>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	4a12      	ldr	r2, [pc, #72]	; (8001980 <HAL_I2S_MspInit+0x88>)
 8001936:	f043 0308 	orr.w	r3, r3, #8
 800193a:	6193      	str	r3, [r2, #24]
 800193c:	4b10      	ldr	r3, [pc, #64]	; (8001980 <HAL_I2S_MspInit+0x88>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001948:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800194c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2302      	movs	r3, #2
 8001954:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001956:	f107 0310 	add.w	r3, r7, #16
 800195a:	4619      	mov	r1, r3
 800195c:	4809      	ldr	r0, [pc, #36]	; (8001984 <HAL_I2S_MspInit+0x8c>)
 800195e:	f000 ffa3 	bl	80028a8 <HAL_GPIO_Init>

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001962:	2200      	movs	r2, #0
 8001964:	2102      	movs	r1, #2
 8001966:	2024      	movs	r0, #36	; 0x24
 8001968:	f000 ff67 	bl	800283a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800196c:	2024      	movs	r0, #36	; 0x24
 800196e:	f000 ff80 	bl	8002872 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001972:	bf00      	nop
 8001974:	3720      	adds	r7, #32
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40003800 	.word	0x40003800
 8001980:	40021000 	.word	0x40021000
 8001984:	40010c00 	.word	0x40010c00

08001988 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0318 	add.w	r3, r7, #24
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a22      	ldr	r2, [pc, #136]	; (8001a2c <HAL_SD_MspInit+0xa4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d13c      	bne.n	8001a22 <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019a8:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019aa:	695b      	ldr	r3, [r3, #20]
 80019ac:	4a20      	ldr	r2, [pc, #128]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019b2:	6153      	str	r3, [r2, #20]
 80019b4:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c0:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a1a      	ldr	r2, [pc, #104]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019c6:	f043 0310 	orr.w	r3, r3, #16
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0310 	and.w	r3, r3, #16
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d8:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019de:	f043 0320 	orr.w	r3, r3, #32
 80019e2:	6193      	str	r3, [r2, #24]
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_SD_MspInit+0xa8>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	f003 0320 	and.w	r3, r3, #32
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80019f0:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80019f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019fa:	2303      	movs	r3, #3
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fe:	f107 0318 	add.w	r3, r7, #24
 8001a02:	4619      	mov	r1, r3
 8001a04:	480b      	ldr	r0, [pc, #44]	; (8001a34 <HAL_SD_MspInit+0xac>)
 8001a06:	f000 ff4f 	bl	80028a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a16:	f107 0318 	add.w	r3, r7, #24
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4806      	ldr	r0, [pc, #24]	; (8001a38 <HAL_SD_MspInit+0xb0>)
 8001a1e:	f000 ff43 	bl	80028a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	; 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40018000 	.word	0x40018000
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40011000 	.word	0x40011000
 8001a38:	40011400 	.word	0x40011400

08001a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0d      	ldr	r2, [pc, #52]	; (8001a80 <HAL_TIM_Base_MspInit+0x44>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d113      	bne.n	8001a76 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <HAL_TIM_Base_MspInit+0x48>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	4a0c      	ldr	r2, [pc, #48]	; (8001a84 <HAL_TIM_Base_MspInit+0x48>)
 8001a54:	f043 0304 	orr.w	r3, r3, #4
 8001a58:	61d3      	str	r3, [r2, #28]
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <HAL_TIM_Base_MspInit+0x48>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	201e      	movs	r0, #30
 8001a6c:	f000 fee5 	bl	800283a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a70:	201e      	movs	r0, #30
 8001a72:	f000 fefe 	bl	8002872 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40000800 	.word	0x40000800
 8001a84:	40021000 	.word	0x40021000

08001a88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a8c:	e7fe      	b.n	8001a8c <NMI_Handler+0x4>

08001a8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a92:	e7fe      	b.n	8001a92 <HardFault_Handler+0x4>

08001a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <MemManage_Handler+0x4>

08001a9a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9e:	e7fe      	b.n	8001a9e <BusFault_Handler+0x4>

08001aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa4:	e7fe      	b.n	8001aa4 <UsageFault_Handler+0x4>

08001aa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr

08001abe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr

08001aca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ace:	f000 f8b1 	bl	8001c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_10_Pin);
 8001ada:	2008      	movs	r0, #8
 8001adc:	f001 f8a8 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_2_Pin);
 8001ae8:	2010      	movs	r0, #16
 8001aea:	f001 f8a1 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_8_Pin);
 8001af6:	2020      	movs	r0, #32
 8001af8:	f001 f89a 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_1_Pin);
 8001afc:	2080      	movs	r0, #128	; 0x80
 8001afe:	f001 f897 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_3_Pin);
 8001b02:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001b06:	f001 f893 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_4_Pin);
 8001b0a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b0e:	f001 f88f 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <TIM4_IRQHandler+0x10>)
 8001b1e:	f003 f893 	bl	8004c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000140 	.word	0x20000140

08001b2c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001b30:	4802      	ldr	r0, [pc, #8]	; (8001b3c <SPI2_IRQHandler+0x10>)
 8001b32:	f001 f9eb 	bl	8002f0c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000080 	.word	0x20000080

08001b40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_5_Pin);
 8001b44:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b48:	f001 f872 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b5c:	f7ff fff8 	bl	8001b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b60:	480b      	ldr	r0, [pc, #44]	; (8001b90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b62:	490c      	ldr	r1, [pc, #48]	; (8001b94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b64:	4a0c      	ldr	r2, [pc, #48]	; (8001b98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b68:	e002      	b.n	8001b70 <LoopCopyDataInit>

08001b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6e:	3304      	adds	r3, #4

08001b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b74:	d3f9      	bcc.n	8001b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b76:	4a09      	ldr	r2, [pc, #36]	; (8001b9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b78:	4c09      	ldr	r4, [pc, #36]	; (8001ba0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b7c:	e001      	b.n	8001b82 <LoopFillZerobss>

08001b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b80:	3204      	adds	r2, #4

08001b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b84:	d3fb      	bcc.n	8001b7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b86:	f006 fe99 	bl	80088bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b8a:	f7ff fa9b 	bl	80010c4 <main>
  bx lr
 8001b8e:	4770      	bx	lr
  ldr r0, =_sdata
 8001b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b94:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001b98:	08008b1c 	.word	0x08008b1c
  ldr r2, =_sbss
 8001b9c:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001ba0:	20004400 	.word	0x20004400

08001ba4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC1_2_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bac:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <HAL_Init+0x28>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a07      	ldr	r2, [pc, #28]	; (8001bd0 <HAL_Init+0x28>)
 8001bb2:	f043 0310 	orr.w	r3, r3, #16
 8001bb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb8:	2003      	movs	r0, #3
 8001bba:	f000 fe33 	bl	8002824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bbe:	200f      	movs	r0, #15
 8001bc0:	f000 f808 	bl	8001bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc4:	f7ff fe2a 	bl	800181c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40022000 	.word	0x40022000

08001bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bdc:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_InitTick+0x54>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4b12      	ldr	r3, [pc, #72]	; (8001c2c <HAL_InitTick+0x58>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	4619      	mov	r1, r3
 8001be6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f000 fe4b 	bl	800288e <HAL_SYSTICK_Config>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e00e      	b.n	8001c20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b0f      	cmp	r3, #15
 8001c06:	d80a      	bhi.n	8001c1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c10:	f000 fe13 	bl	800283a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c14:	4a06      	ldr	r2, [pc, #24]	; (8001c30 <HAL_InitTick+0x5c>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e000      	b.n	8001c20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000028 	.word	0x20000028
 8001c2c:	20000030 	.word	0x20000030
 8001c30:	2000002c 	.word	0x2000002c

08001c34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <HAL_IncTick+0x1c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_IncTick+0x20>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4413      	add	r3, r2
 8001c44:	4a03      	ldr	r2, [pc, #12]	; (8001c54 <HAL_IncTick+0x20>)
 8001c46:	6013      	str	r3, [r2, #0]
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	20000030 	.word	0x20000030
 8001c54:	200043c8 	.word	0x200043c8

08001c58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c5c:	4b02      	ldr	r3, [pc, #8]	; (8001c68 <HAL_GetTick+0x10>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr
 8001c68:	200043c8 	.word	0x200043c8

08001c6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c74:	f7ff fff0 	bl	8001c58 <HAL_GetTick>
 8001c78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c84:	d005      	beq.n	8001c92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_Delay+0x44>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	4413      	add	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c92:	bf00      	nop
 8001c94:	f7ff ffe0 	bl	8001c58 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d8f7      	bhi.n	8001c94 <HAL_Delay+0x28>
  {
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000030 	.word	0x20000030

08001cb4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e0ce      	b.n	8001e74 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d109      	bne.n	8001cf8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7ff fdc4 	bl	8001880 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 fbd7 	bl	80024ac <ADC_ConversionStop_Disable>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d06:	f003 0310 	and.w	r3, r3, #16
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 80a9 	bne.w	8001e62 <HAL_ADC_Init+0x1ae>
 8001d10:	7dfb      	ldrb	r3, [r7, #23]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f040 80a5 	bne.w	8001e62 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d20:	f023 0302 	bic.w	r3, r3, #2
 8001d24:	f043 0202 	orr.w	r2, r3, #2
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4951      	ldr	r1, [pc, #324]	; (8001e7c <HAL_ADC_Init+0x1c8>)
 8001d36:	428b      	cmp	r3, r1
 8001d38:	d10a      	bne.n	8001d50 <HAL_ADC_Init+0x9c>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001d42:	d002      	beq.n	8001d4a <HAL_ADC_Init+0x96>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69db      	ldr	r3, [r3, #28]
 8001d48:	e004      	b.n	8001d54 <HAL_ADC_Init+0xa0>
 8001d4a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001d4e:	e001      	b.n	8001d54 <HAL_ADC_Init+0xa0>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d54:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7b1b      	ldrb	r3, [r3, #12]
 8001d5a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d5c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d6c:	d003      	beq.n	8001d76 <HAL_ADC_Init+0xc2>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d102      	bne.n	8001d7c <HAL_ADC_Init+0xc8>
 8001d76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7a:	e000      	b.n	8001d7e <HAL_ADC_Init+0xca>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	7d1b      	ldrb	r3, [r3, #20]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d119      	bne.n	8001dc0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	7b1b      	ldrb	r3, [r3, #12]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d109      	bne.n	8001da8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	035a      	lsls	r2, r3, #13
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	e00b      	b.n	8001dc0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dac:	f043 0220 	orr.w	r2, r3, #32
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db8:	f043 0201 	orr.w	r2, r3, #1
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	4b29      	ldr	r3, [pc, #164]	; (8001e80 <HAL_ADC_Init+0x1cc>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	68b9      	ldr	r1, [r7, #8]
 8001de4:	430b      	orrs	r3, r1
 8001de6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001df0:	d003      	beq.n	8001dfa <HAL_ADC_Init+0x146>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d104      	bne.n	8001e04 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	051b      	lsls	r3, r3, #20
 8001e02:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	4b19      	ldr	r3, [pc, #100]	; (8001e84 <HAL_ADC_Init+0x1d0>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d10b      	bne.n	8001e40 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e32:	f023 0303 	bic.w	r3, r3, #3
 8001e36:	f043 0201 	orr.w	r2, r3, #1
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e3e:	e018      	b.n	8001e72 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e44:	f023 0312 	bic.w	r3, r3, #18
 8001e48:	f043 0210 	orr.w	r2, r3, #16
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e54:	f043 0201 	orr.w	r2, r3, #1
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e60:	e007      	b.n	8001e72 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e66:	f043 0210 	orr.w	r2, r3, #16
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40013c00 	.word	0x40013c00
 8001e80:	ffe1f7fd 	.word	0xffe1f7fd
 8001e84:	ff1f0efe 	.word	0xff1f0efe

08001e88 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e90:	2300      	movs	r3, #0
 8001e92:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d101      	bne.n	8001ea2 <HAL_ADC_Start+0x1a>
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	e098      	b.n	8001fd4 <HAL_ADC_Start+0x14c>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 faa4 	bl	80023f8 <ADC_Enable>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f040 8087 	bne.w	8001fca <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ec4:	f023 0301 	bic.w	r3, r3, #1
 8001ec8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a41      	ldr	r2, [pc, #260]	; (8001fdc <HAL_ADC_Start+0x154>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d105      	bne.n	8001ee6 <HAL_ADC_Start+0x5e>
 8001eda:	4b41      	ldr	r3, [pc, #260]	; (8001fe0 <HAL_ADC_Start+0x158>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d115      	bne.n	8001f12 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d026      	beq.n	8001f4e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f04:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f08:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f10:	e01d      	b.n	8001f4e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f16:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a2f      	ldr	r2, [pc, #188]	; (8001fe0 <HAL_ADC_Start+0x158>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d004      	beq.n	8001f32 <HAL_ADC_Start+0xaa>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a2b      	ldr	r2, [pc, #172]	; (8001fdc <HAL_ADC_Start+0x154>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d10d      	bne.n	8001f4e <HAL_ADC_Start+0xc6>
 8001f32:	4b2b      	ldr	r3, [pc, #172]	; (8001fe0 <HAL_ADC_Start+0x158>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d007      	beq.n	8001f4e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d006      	beq.n	8001f68 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5e:	f023 0206 	bic.w	r2, r3, #6
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f66:	e002      	b.n	8001f6e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f06f 0202 	mvn.w	r2, #2
 8001f7e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001f8a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001f8e:	d113      	bne.n	8001fb8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f94:	4a11      	ldr	r2, [pc, #68]	; (8001fdc <HAL_ADC_Start+0x154>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d105      	bne.n	8001fa6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f9a:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <HAL_ADC_Start+0x158>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d108      	bne.n	8001fb8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001fb4:	609a      	str	r2, [r3, #8]
 8001fb6:	e00c      	b.n	8001fd2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	e003      	b.n	8001fd2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40012800 	.word	0x40012800
 8001fe0:	40012400 	.word	0x40012400

08001fe4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ffa:	f7ff fe2d 	bl	8001c58 <HAL_GetTick>
 8001ffe:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00b      	beq.n	8002026 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002012:	f043 0220 	orr.w	r2, r3, #32
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e0d3      	b.n	80021ce <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002030:	2b00      	cmp	r3, #0
 8002032:	d131      	bne.n	8002098 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800203e:	2b00      	cmp	r3, #0
 8002040:	d12a      	bne.n	8002098 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002042:	e021      	b.n	8002088 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204a:	d01d      	beq.n	8002088 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d007      	beq.n	8002062 <HAL_ADC_PollForConversion+0x7e>
 8002052:	f7ff fe01 	bl	8001c58 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d212      	bcs.n	8002088 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d10b      	bne.n	8002088 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002074:	f043 0204 	orr.w	r2, r3, #4
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e0a2      	b.n	80021ce <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0d6      	beq.n	8002044 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002096:	e070      	b.n	800217a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002098:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <HAL_ADC_PollForConversion+0x1f4>)
 800209a:	681c      	ldr	r4, [r3, #0]
 800209c:	2002      	movs	r0, #2
 800209e:	f001 fcc1 	bl	8003a24 <HAL_RCCEx_GetPeriphCLKFreq>
 80020a2:	4603      	mov	r3, r0
 80020a4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6919      	ldr	r1, [r3, #16]
 80020ae:	4b4b      	ldr	r3, [pc, #300]	; (80021dc <HAL_ADC_PollForConversion+0x1f8>)
 80020b0:	400b      	ands	r3, r1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d118      	bne.n	80020e8 <HAL_ADC_PollForConversion+0x104>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68d9      	ldr	r1, [r3, #12]
 80020bc:	4b48      	ldr	r3, [pc, #288]	; (80021e0 <HAL_ADC_PollForConversion+0x1fc>)
 80020be:	400b      	ands	r3, r1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d111      	bne.n	80020e8 <HAL_ADC_PollForConversion+0x104>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6919      	ldr	r1, [r3, #16]
 80020ca:	4b46      	ldr	r3, [pc, #280]	; (80021e4 <HAL_ADC_PollForConversion+0x200>)
 80020cc:	400b      	ands	r3, r1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d108      	bne.n	80020e4 <HAL_ADC_PollForConversion+0x100>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68d9      	ldr	r1, [r3, #12]
 80020d8:	4b43      	ldr	r3, [pc, #268]	; (80021e8 <HAL_ADC_PollForConversion+0x204>)
 80020da:	400b      	ands	r3, r1
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_ADC_PollForConversion+0x100>
 80020e0:	2314      	movs	r3, #20
 80020e2:	e020      	b.n	8002126 <HAL_ADC_PollForConversion+0x142>
 80020e4:	2329      	movs	r3, #41	; 0x29
 80020e6:	e01e      	b.n	8002126 <HAL_ADC_PollForConversion+0x142>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6919      	ldr	r1, [r3, #16]
 80020ee:	4b3d      	ldr	r3, [pc, #244]	; (80021e4 <HAL_ADC_PollForConversion+0x200>)
 80020f0:	400b      	ands	r3, r1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d106      	bne.n	8002104 <HAL_ADC_PollForConversion+0x120>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68d9      	ldr	r1, [r3, #12]
 80020fc:	4b3a      	ldr	r3, [pc, #232]	; (80021e8 <HAL_ADC_PollForConversion+0x204>)
 80020fe:	400b      	ands	r3, r1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d00d      	beq.n	8002120 <HAL_ADC_PollForConversion+0x13c>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6919      	ldr	r1, [r3, #16]
 800210a:	4b38      	ldr	r3, [pc, #224]	; (80021ec <HAL_ADC_PollForConversion+0x208>)
 800210c:	400b      	ands	r3, r1
 800210e:	2b00      	cmp	r3, #0
 8002110:	d108      	bne.n	8002124 <HAL_ADC_PollForConversion+0x140>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68d9      	ldr	r1, [r3, #12]
 8002118:	4b34      	ldr	r3, [pc, #208]	; (80021ec <HAL_ADC_PollForConversion+0x208>)
 800211a:	400b      	ands	r3, r1
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_ADC_PollForConversion+0x140>
 8002120:	2354      	movs	r3, #84	; 0x54
 8002122:	e000      	b.n	8002126 <HAL_ADC_PollForConversion+0x142>
 8002124:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002126:	fb02 f303 	mul.w	r3, r2, r3
 800212a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800212c:	e021      	b.n	8002172 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002134:	d01a      	beq.n	800216c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <HAL_ADC_PollForConversion+0x168>
 800213c:	f7ff fd8c 	bl	8001c58 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	429a      	cmp	r2, r3
 800214a:	d20f      	bcs.n	800216c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	429a      	cmp	r2, r3
 8002152:	d90b      	bls.n	800216c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002158:	f043 0204 	orr.w	r2, r3, #4
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e030      	b.n	80021ce <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3301      	adds	r3, #1
 8002170:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	429a      	cmp	r2, r3
 8002178:	d8d9      	bhi.n	800212e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f06f 0212 	mvn.w	r2, #18
 8002182:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002188:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800219a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800219e:	d115      	bne.n	80021cc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d111      	bne.n	80021cc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d105      	bne.n	80021cc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c4:	f043 0201 	orr.w	r2, r3, #1
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	371c      	adds	r7, #28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd90      	pop	{r4, r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000028 	.word	0x20000028
 80021dc:	24924924 	.word	0x24924924
 80021e0:	00924924 	.word	0x00924924
 80021e4:	12492492 	.word	0x12492492
 80021e8:	00492492 	.word	0x00492492
 80021ec:	00249249 	.word	0x00249249

080021f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002220:	2b01      	cmp	r3, #1
 8002222:	d101      	bne.n	8002228 <HAL_ADC_ConfigChannel+0x20>
 8002224:	2302      	movs	r3, #2
 8002226:	e0dc      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x1da>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b06      	cmp	r3, #6
 8002236:	d81c      	bhi.n	8002272 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	3b05      	subs	r3, #5
 800224a:	221f      	movs	r2, #31
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	4019      	ands	r1, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	3b05      	subs	r3, #5
 8002264:	fa00 f203 	lsl.w	r2, r0, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	430a      	orrs	r2, r1
 800226e:	635a      	str	r2, [r3, #52]	; 0x34
 8002270:	e03c      	b.n	80022ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d81c      	bhi.n	80022b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	3b23      	subs	r3, #35	; 0x23
 800228c:	221f      	movs	r2, #31
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	4019      	ands	r1, r3
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	3b23      	subs	r3, #35	; 0x23
 80022a6:	fa00 f203 	lsl.w	r2, r0, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	631a      	str	r2, [r3, #48]	; 0x30
 80022b2:	e01b      	b.n	80022ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	3b41      	subs	r3, #65	; 0x41
 80022c6:	221f      	movs	r2, #31
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	4019      	ands	r1, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	3b41      	subs	r3, #65	; 0x41
 80022e0:	fa00 f203 	lsl.w	r2, r0, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b09      	cmp	r3, #9
 80022f2:	d91c      	bls.n	800232e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68d9      	ldr	r1, [r3, #12]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	4613      	mov	r3, r2
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	4413      	add	r3, r2
 8002304:	3b1e      	subs	r3, #30
 8002306:	2207      	movs	r2, #7
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	4019      	ands	r1, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	6898      	ldr	r0, [r3, #8]
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	4613      	mov	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4413      	add	r3, r2
 800231e:	3b1e      	subs	r3, #30
 8002320:	fa00 f203 	lsl.w	r2, r0, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	60da      	str	r2, [r3, #12]
 800232c:	e019      	b.n	8002362 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6919      	ldr	r1, [r3, #16]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4613      	mov	r3, r2
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	4413      	add	r3, r2
 800233e:	2207      	movs	r2, #7
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	4019      	ands	r1, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6898      	ldr	r0, [r3, #8]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4413      	add	r3, r2
 8002356:	fa00 f203 	lsl.w	r2, r0, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b10      	cmp	r3, #16
 8002368:	d003      	beq.n	8002372 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800236e:	2b11      	cmp	r3, #17
 8002370:	d132      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a1d      	ldr	r2, [pc, #116]	; (80023ec <HAL_ADC_ConfigChannel+0x1e4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d125      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d126      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002398:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b10      	cmp	r3, #16
 80023a0:	d11a      	bne.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a13      	ldr	r2, [pc, #76]	; (80023f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	0c9a      	lsrs	r2, r3, #18
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023b8:	e002      	b.n	80023c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	3b01      	subs	r3, #1
 80023be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f9      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x1b2>
 80023c6:	e007      	b.n	80023d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023cc:	f043 0220 	orr.w	r2, r3, #32
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	40012400 	.word	0x40012400
 80023f0:	20000028 	.word	0x20000028
 80023f4:	431bde83 	.word	0x431bde83

080023f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002404:	2300      	movs	r3, #0
 8002406:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b01      	cmp	r3, #1
 8002414:	d040      	beq.n	8002498 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 0201 	orr.w	r2, r2, #1
 8002424:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002426:	4b1f      	ldr	r3, [pc, #124]	; (80024a4 <ADC_Enable+0xac>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a1f      	ldr	r2, [pc, #124]	; (80024a8 <ADC_Enable+0xb0>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	0c9b      	lsrs	r3, r3, #18
 8002432:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002434:	e002      	b.n	800243c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	3b01      	subs	r3, #1
 800243a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f9      	bne.n	8002436 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002442:	f7ff fc09 	bl	8001c58 <HAL_GetTick>
 8002446:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002448:	e01f      	b.n	800248a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800244a:	f7ff fc05 	bl	8001c58 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d918      	bls.n	800248a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d011      	beq.n	800248a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	f043 0210 	orr.w	r2, r3, #16
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	f043 0201 	orr.w	r2, r3, #1
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e007      	b.n	800249a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b01      	cmp	r3, #1
 8002496:	d1d8      	bne.n	800244a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000028 	.word	0x20000028
 80024a8:	431bde83 	.word	0x431bde83

080024ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d12e      	bne.n	8002524 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0201 	bic.w	r2, r2, #1
 80024d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024d6:	f7ff fbbf 	bl	8001c58 <HAL_GetTick>
 80024da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024dc:	e01b      	b.n	8002516 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024de:	f7ff fbbb 	bl	8001c58 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d914      	bls.n	8002516 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d10d      	bne.n	8002516 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fe:	f043 0210 	orr.w	r2, r3, #16
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250a:	f043 0201 	orr.w	r2, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e007      	b.n	8002526 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b01      	cmp	r3, #1
 8002522:	d0dc      	beq.n	80024de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002530:	b590      	push	{r4, r7, lr}
 8002532:	b087      	sub	sp, #28
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002538:	2300      	movs	r3, #0
 800253a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002546:	2b01      	cmp	r3, #1
 8002548:	d101      	bne.n	800254e <HAL_ADCEx_Calibration_Start+0x1e>
 800254a:	2302      	movs	r3, #2
 800254c:	e097      	b.n	800267e <HAL_ADCEx_Calibration_Start+0x14e>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff ffa8 	bl	80024ac <ADC_ConversionStop_Disable>
 800255c:	4603      	mov	r3, r0
 800255e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f7ff ff49 	bl	80023f8 <ADC_Enable>
 8002566:	4603      	mov	r3, r0
 8002568:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800256a:	7dfb      	ldrb	r3, [r7, #23]
 800256c:	2b00      	cmp	r3, #0
 800256e:	f040 8081 	bne.w	8002674 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002576:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800257a:	f023 0302 	bic.w	r3, r3, #2
 800257e:	f043 0202 	orr.w	r2, r3, #2
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002586:	4b40      	ldr	r3, [pc, #256]	; (8002688 <HAL_ADCEx_Calibration_Start+0x158>)
 8002588:	681c      	ldr	r4, [r3, #0]
 800258a:	2002      	movs	r0, #2
 800258c:	f001 fa4a 	bl	8003a24 <HAL_RCCEx_GetPeriphCLKFreq>
 8002590:	4603      	mov	r3, r0
 8002592:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002596:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002598:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800259a:	e002      	b.n	80025a2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3b01      	subs	r3, #1
 80025a0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d1f9      	bne.n	800259c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0208 	orr.w	r2, r2, #8
 80025b6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80025b8:	f7ff fb4e 	bl	8001c58 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80025be:	e01b      	b.n	80025f8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80025c0:	f7ff fb4a 	bl	8001c58 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b0a      	cmp	r3, #10
 80025cc:	d914      	bls.n	80025f8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 0308 	and.w	r3, r3, #8
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00d      	beq.n	80025f8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	f023 0312 	bic.w	r3, r3, #18
 80025e4:	f043 0210 	orr.w	r2, r3, #16
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e042      	b.n	800267e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1dc      	bne.n	80025c0 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f042 0204 	orr.w	r2, r2, #4
 8002614:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002616:	f7ff fb1f 	bl	8001c58 <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800261c:	e01b      	b.n	8002656 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800261e:	f7ff fb1b 	bl	8001c58 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b0a      	cmp	r3, #10
 800262a:	d914      	bls.n	8002656 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00d      	beq.n	8002656 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800263e:	f023 0312 	bic.w	r3, r3, #18
 8002642:	f043 0210 	orr.w	r2, r3, #16
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e013      	b.n	800267e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1dc      	bne.n	800261e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	f023 0303 	bic.w	r3, r3, #3
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800267c:	7dfb      	ldrb	r3, [r7, #23]
}
 800267e:	4618      	mov	r0, r3
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	bd90      	pop	{r4, r7, pc}
 8002686:	bf00      	nop
 8002688:	20000028 	.word	0x20000028

0800268c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026a8:	4013      	ands	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026be:	4a04      	ldr	r2, [pc, #16]	; (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	60d3      	str	r3, [r2, #12]
}
 80026c4:	bf00      	nop
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d8:	4b04      	ldr	r3, [pc, #16]	; (80026ec <__NVIC_GetPriorityGrouping+0x18>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0a1b      	lsrs	r3, r3, #8
 80026de:	f003 0307 	and.w	r3, r3, #7
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db0b      	blt.n	800271a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	4906      	ldr	r1, [pc, #24]	; (8002724 <__NVIC_EnableIRQ+0x34>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f202 	lsl.w	r2, r0, r2
 8002716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	e000e100 	.word	0xe000e100

08002728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	6039      	str	r1, [r7, #0]
 8002732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002738:	2b00      	cmp	r3, #0
 800273a:	db0a      	blt.n	8002752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	b2da      	uxtb	r2, r3
 8002740:	490c      	ldr	r1, [pc, #48]	; (8002774 <__NVIC_SetPriority+0x4c>)
 8002742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002746:	0112      	lsls	r2, r2, #4
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	440b      	add	r3, r1
 800274c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002750:	e00a      	b.n	8002768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	b2da      	uxtb	r2, r3
 8002756:	4908      	ldr	r1, [pc, #32]	; (8002778 <__NVIC_SetPriority+0x50>)
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	3b04      	subs	r3, #4
 8002760:	0112      	lsls	r2, r2, #4
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	440b      	add	r3, r1
 8002766:	761a      	strb	r2, [r3, #24]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000e100 	.word	0xe000e100
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800277c:	b480      	push	{r7}
 800277e:	b089      	sub	sp, #36	; 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f1c3 0307 	rsb	r3, r3, #7
 8002796:	2b04      	cmp	r3, #4
 8002798:	bf28      	it	cs
 800279a:	2304      	movcs	r3, #4
 800279c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3304      	adds	r3, #4
 80027a2:	2b06      	cmp	r3, #6
 80027a4:	d902      	bls.n	80027ac <NVIC_EncodePriority+0x30>
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	3b03      	subs	r3, #3
 80027aa:	e000      	b.n	80027ae <NVIC_EncodePriority+0x32>
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	f04f 32ff 	mov.w	r2, #4294967295
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43da      	mvns	r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	401a      	ands	r2, r3
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c4:	f04f 31ff 	mov.w	r1, #4294967295
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa01 f303 	lsl.w	r3, r1, r3
 80027ce:	43d9      	mvns	r1, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d4:	4313      	orrs	r3, r2
         );
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3724      	adds	r7, #36	; 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027f0:	d301      	bcc.n	80027f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027f2:	2301      	movs	r3, #1
 80027f4:	e00f      	b.n	8002816 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f6:	4a0a      	ldr	r2, [pc, #40]	; (8002820 <SysTick_Config+0x40>)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fe:	210f      	movs	r1, #15
 8002800:	f04f 30ff 	mov.w	r0, #4294967295
 8002804:	f7ff ff90 	bl	8002728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002808:	4b05      	ldr	r3, [pc, #20]	; (8002820 <SysTick_Config+0x40>)
 800280a:	2200      	movs	r2, #0
 800280c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280e:	4b04      	ldr	r3, [pc, #16]	; (8002820 <SysTick_Config+0x40>)
 8002810:	2207      	movs	r2, #7
 8002812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	e000e010 	.word	0xe000e010

08002824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ff2d 	bl	800268c <__NVIC_SetPriorityGrouping>
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800283a:	b580      	push	{r7, lr}
 800283c:	b086      	sub	sp, #24
 800283e:	af00      	add	r7, sp, #0
 8002840:	4603      	mov	r3, r0
 8002842:	60b9      	str	r1, [r7, #8]
 8002844:	607a      	str	r2, [r7, #4]
 8002846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800284c:	f7ff ff42 	bl	80026d4 <__NVIC_GetPriorityGrouping>
 8002850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	6978      	ldr	r0, [r7, #20]
 8002858:	f7ff ff90 	bl	800277c <NVIC_EncodePriority>
 800285c:	4602      	mov	r2, r0
 800285e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff5f 	bl	8002728 <__NVIC_SetPriority>
}
 800286a:	bf00      	nop
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800287c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff35 	bl	80026f0 <__NVIC_EnableIRQ>
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff ffa2 	bl	80027e0 <SysTick_Config>
 800289c:	4603      	mov	r3, r0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b08b      	sub	sp, #44	; 0x2c
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028b2:	2300      	movs	r3, #0
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028b6:	2300      	movs	r3, #0
 80028b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ba:	e179      	b.n	8002bb0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028bc:	2201      	movs	r2, #1
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	69fa      	ldr	r2, [r7, #28]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	f040 8168 	bne.w	8002baa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	4a96      	ldr	r2, [pc, #600]	; (8002b38 <HAL_GPIO_Init+0x290>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d05e      	beq.n	80029a2 <HAL_GPIO_Init+0xfa>
 80028e4:	4a94      	ldr	r2, [pc, #592]	; (8002b38 <HAL_GPIO_Init+0x290>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d875      	bhi.n	80029d6 <HAL_GPIO_Init+0x12e>
 80028ea:	4a94      	ldr	r2, [pc, #592]	; (8002b3c <HAL_GPIO_Init+0x294>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d058      	beq.n	80029a2 <HAL_GPIO_Init+0xfa>
 80028f0:	4a92      	ldr	r2, [pc, #584]	; (8002b3c <HAL_GPIO_Init+0x294>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d86f      	bhi.n	80029d6 <HAL_GPIO_Init+0x12e>
 80028f6:	4a92      	ldr	r2, [pc, #584]	; (8002b40 <HAL_GPIO_Init+0x298>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d052      	beq.n	80029a2 <HAL_GPIO_Init+0xfa>
 80028fc:	4a90      	ldr	r2, [pc, #576]	; (8002b40 <HAL_GPIO_Init+0x298>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d869      	bhi.n	80029d6 <HAL_GPIO_Init+0x12e>
 8002902:	4a90      	ldr	r2, [pc, #576]	; (8002b44 <HAL_GPIO_Init+0x29c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d04c      	beq.n	80029a2 <HAL_GPIO_Init+0xfa>
 8002908:	4a8e      	ldr	r2, [pc, #568]	; (8002b44 <HAL_GPIO_Init+0x29c>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d863      	bhi.n	80029d6 <HAL_GPIO_Init+0x12e>
 800290e:	4a8e      	ldr	r2, [pc, #568]	; (8002b48 <HAL_GPIO_Init+0x2a0>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d046      	beq.n	80029a2 <HAL_GPIO_Init+0xfa>
 8002914:	4a8c      	ldr	r2, [pc, #560]	; (8002b48 <HAL_GPIO_Init+0x2a0>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d85d      	bhi.n	80029d6 <HAL_GPIO_Init+0x12e>
 800291a:	2b12      	cmp	r3, #18
 800291c:	d82a      	bhi.n	8002974 <HAL_GPIO_Init+0xcc>
 800291e:	2b12      	cmp	r3, #18
 8002920:	d859      	bhi.n	80029d6 <HAL_GPIO_Init+0x12e>
 8002922:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <HAL_GPIO_Init+0x80>)
 8002924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002928:	080029a3 	.word	0x080029a3
 800292c:	0800297d 	.word	0x0800297d
 8002930:	0800298f 	.word	0x0800298f
 8002934:	080029d1 	.word	0x080029d1
 8002938:	080029d7 	.word	0x080029d7
 800293c:	080029d7 	.word	0x080029d7
 8002940:	080029d7 	.word	0x080029d7
 8002944:	080029d7 	.word	0x080029d7
 8002948:	080029d7 	.word	0x080029d7
 800294c:	080029d7 	.word	0x080029d7
 8002950:	080029d7 	.word	0x080029d7
 8002954:	080029d7 	.word	0x080029d7
 8002958:	080029d7 	.word	0x080029d7
 800295c:	080029d7 	.word	0x080029d7
 8002960:	080029d7 	.word	0x080029d7
 8002964:	080029d7 	.word	0x080029d7
 8002968:	080029d7 	.word	0x080029d7
 800296c:	08002985 	.word	0x08002985
 8002970:	08002999 	.word	0x08002999
 8002974:	4a75      	ldr	r2, [pc, #468]	; (8002b4c <HAL_GPIO_Init+0x2a4>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d013      	beq.n	80029a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800297a:	e02c      	b.n	80029d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	623b      	str	r3, [r7, #32]
          break;
 8002982:	e029      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	3304      	adds	r3, #4
 800298a:	623b      	str	r3, [r7, #32]
          break;
 800298c:	e024      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	3308      	adds	r3, #8
 8002994:	623b      	str	r3, [r7, #32]
          break;
 8002996:	e01f      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	330c      	adds	r3, #12
 800299e:	623b      	str	r3, [r7, #32]
          break;
 80029a0:	e01a      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d102      	bne.n	80029b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029aa:	2304      	movs	r3, #4
 80029ac:	623b      	str	r3, [r7, #32]
          break;
 80029ae:	e013      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d105      	bne.n	80029c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029b8:	2308      	movs	r3, #8
 80029ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	611a      	str	r2, [r3, #16]
          break;
 80029c2:	e009      	b.n	80029d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029c4:	2308      	movs	r3, #8
 80029c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	615a      	str	r2, [r3, #20]
          break;
 80029ce:	e003      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
          break;
 80029d4:	e000      	b.n	80029d8 <HAL_GPIO_Init+0x130>
          break;
 80029d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	2bff      	cmp	r3, #255	; 0xff
 80029dc:	d801      	bhi.n	80029e2 <HAL_GPIO_Init+0x13a>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	e001      	b.n	80029e6 <HAL_GPIO_Init+0x13e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3304      	adds	r3, #4
 80029e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	2bff      	cmp	r3, #255	; 0xff
 80029ec:	d802      	bhi.n	80029f4 <HAL_GPIO_Init+0x14c>
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	e002      	b.n	80029fa <HAL_GPIO_Init+0x152>
 80029f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f6:	3b08      	subs	r3, #8
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	210f      	movs	r1, #15
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	6a39      	ldr	r1, [r7, #32]
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	431a      	orrs	r2, r3
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 80c1 	beq.w	8002baa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a28:	4b49      	ldr	r3, [pc, #292]	; (8002b50 <HAL_GPIO_Init+0x2a8>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	4a48      	ldr	r2, [pc, #288]	; (8002b50 <HAL_GPIO_Init+0x2a8>)
 8002a2e:	f043 0301 	orr.w	r3, r3, #1
 8002a32:	6193      	str	r3, [r2, #24]
 8002a34:	4b46      	ldr	r3, [pc, #280]	; (8002b50 <HAL_GPIO_Init+0x2a8>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	f003 0301 	and.w	r3, r3, #1
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a40:	4a44      	ldr	r2, [pc, #272]	; (8002b54 <HAL_GPIO_Init+0x2ac>)
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	089b      	lsrs	r3, r3, #2
 8002a46:	3302      	adds	r3, #2
 8002a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	f003 0303 	and.w	r3, r3, #3
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	220f      	movs	r2, #15
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	4013      	ands	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a3c      	ldr	r2, [pc, #240]	; (8002b58 <HAL_GPIO_Init+0x2b0>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d01f      	beq.n	8002aac <HAL_GPIO_Init+0x204>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a3b      	ldr	r2, [pc, #236]	; (8002b5c <HAL_GPIO_Init+0x2b4>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d019      	beq.n	8002aa8 <HAL_GPIO_Init+0x200>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a3a      	ldr	r2, [pc, #232]	; (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d013      	beq.n	8002aa4 <HAL_GPIO_Init+0x1fc>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a39      	ldr	r2, [pc, #228]	; (8002b64 <HAL_GPIO_Init+0x2bc>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d00d      	beq.n	8002aa0 <HAL_GPIO_Init+0x1f8>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a38      	ldr	r2, [pc, #224]	; (8002b68 <HAL_GPIO_Init+0x2c0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d007      	beq.n	8002a9c <HAL_GPIO_Init+0x1f4>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	4a37      	ldr	r2, [pc, #220]	; (8002b6c <HAL_GPIO_Init+0x2c4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d101      	bne.n	8002a98 <HAL_GPIO_Init+0x1f0>
 8002a94:	2305      	movs	r3, #5
 8002a96:	e00a      	b.n	8002aae <HAL_GPIO_Init+0x206>
 8002a98:	2306      	movs	r3, #6
 8002a9a:	e008      	b.n	8002aae <HAL_GPIO_Init+0x206>
 8002a9c:	2304      	movs	r3, #4
 8002a9e:	e006      	b.n	8002aae <HAL_GPIO_Init+0x206>
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e004      	b.n	8002aae <HAL_GPIO_Init+0x206>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	e002      	b.n	8002aae <HAL_GPIO_Init+0x206>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <HAL_GPIO_Init+0x206>
 8002aac:	2300      	movs	r3, #0
 8002aae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ab0:	f002 0203 	and.w	r2, r2, #3
 8002ab4:	0092      	lsls	r2, r2, #2
 8002ab6:	4093      	lsls	r3, r2
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002abe:	4925      	ldr	r1, [pc, #148]	; (8002b54 <HAL_GPIO_Init+0x2ac>)
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ad8:	4b25      	ldr	r3, [pc, #148]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	4924      	ldr	r1, [pc, #144]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	608b      	str	r3, [r1, #8]
 8002ae4:	e006      	b.n	8002af4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ae6:	4b22      	ldr	r3, [pc, #136]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	43db      	mvns	r3, r3
 8002aee:	4920      	ldr	r1, [pc, #128]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d006      	beq.n	8002b0e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b00:	4b1b      	ldr	r3, [pc, #108]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	491a      	ldr	r1, [pc, #104]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	60cb      	str	r3, [r1, #12]
 8002b0c:	e006      	b.n	8002b1c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b0e:	4b18      	ldr	r3, [pc, #96]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	4916      	ldr	r1, [pc, #88]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d025      	beq.n	8002b74 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b28:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	4910      	ldr	r1, [pc, #64]	; (8002b70 <HAL_GPIO_Init+0x2c8>)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]
 8002b34:	e025      	b.n	8002b82 <HAL_GPIO_Init+0x2da>
 8002b36:	bf00      	nop
 8002b38:	10320000 	.word	0x10320000
 8002b3c:	10310000 	.word	0x10310000
 8002b40:	10220000 	.word	0x10220000
 8002b44:	10210000 	.word	0x10210000
 8002b48:	10120000 	.word	0x10120000
 8002b4c:	10110000 	.word	0x10110000
 8002b50:	40021000 	.word	0x40021000
 8002b54:	40010000 	.word	0x40010000
 8002b58:	40010800 	.word	0x40010800
 8002b5c:	40010c00 	.word	0x40010c00
 8002b60:	40011000 	.word	0x40011000
 8002b64:	40011400 	.word	0x40011400
 8002b68:	40011800 	.word	0x40011800
 8002b6c:	40011c00 	.word	0x40011c00
 8002b70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b74:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	4913      	ldr	r1, [pc, #76]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d006      	beq.n	8002b9c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b8e:	4b0f      	ldr	r3, [pc, #60]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	490e      	ldr	r1, [pc, #56]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	600b      	str	r3, [r1, #0]
 8002b9a:	e006      	b.n	8002baa <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	4909      	ldr	r1, [pc, #36]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	3301      	adds	r3, #1
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f47f ae7e 	bne.w	80028bc <HAL_GPIO_Init+0x14>
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	bf00      	nop
 8002bc4:	372c      	adds	r7, #44	; 0x2c
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr
 8002bcc:	40010400 	.word	0x40010400

08002bd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	887b      	ldrh	r3, [r7, #2]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d002      	beq.n	8002bee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002be8:	2301      	movs	r3, #1
 8002bea:	73fb      	strb	r3, [r7, #15]
 8002bec:	e001      	b.n	8002bf2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	460b      	mov	r3, r1
 8002c08:	807b      	strh	r3, [r7, #2]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c0e:	787b      	ldrb	r3, [r7, #1]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c14:	887a      	ldrh	r2, [r7, #2]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c1a:	e003      	b.n	8002c24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c1c:	887b      	ldrh	r3, [r7, #2]
 8002c1e:	041a      	lsls	r2, r3, #16
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	611a      	str	r2, [r3, #16]
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr
	...

08002c30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c3a:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	4013      	ands	r3, r2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d006      	beq.n	8002c54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c46:	4a05      	ldr	r2, [pc, #20]	; (8002c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fe fd2c 	bl	80016ac <HAL_GPIO_EXTI_Callback>
  }
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e0d2      	b.n	8002e18 <HAL_I2S_Init+0x1b8>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d106      	bne.n	8002c8c <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7fe fe36 	bl	80018f8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2202      	movs	r2, #2
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002ca2:	f023 030f 	bic.w	r3, r3, #15
 8002ca6:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2202      	movs	r2, #2
 8002cae:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d073      	beq.n	8002da0 <HAL_I2S_Init+0x140>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d102      	bne.n	8002cc6 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002cc0:	2310      	movs	r3, #16
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	e001      	b.n	8002cca <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002cc6:	2320      	movs	r3, #32
 8002cc8:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b20      	cmp	r3, #32
 8002cd0:	d802      	bhi.n	8002cd8 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
    if (hi2s->Instance == SPI2)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a50      	ldr	r2, [pc, #320]	; (8002e20 <HAL_I2S_Init+0x1c0>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d104      	bne.n	8002cec <HAL_I2S_Init+0x8c>
    {
      /* Get the source clock value: based on SPI2 Instance */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
 8002ce2:	2004      	movs	r0, #4
 8002ce4:	f000 fe9e 	bl	8003a24 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ce8:	60f8      	str	r0, [r7, #12]
 8002cea:	e00c      	b.n	8002d06 <HAL_I2S_Init+0xa6>
    }
    else if (hi2s->Instance == SPI3)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a4c      	ldr	r2, [pc, #304]	; (8002e24 <HAL_I2S_Init+0x1c4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d104      	bne.n	8002d00 <HAL_I2S_Init+0xa0>
    {
      /* Get the source clock value: based on SPI3 Instance */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S3);
 8002cf6:	2008      	movs	r0, #8
 8002cf8:	f000 fe94 	bl	8003a24 <HAL_RCCEx_GetPeriphCLKFreq>
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	e002      	b.n	8002d06 <HAL_I2S_Init+0xa6>
    }
    else
    {
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCC_GetSysClockFreq();
 8002d00:	f000 fd48 	bl	8003794 <HAL_RCC_GetSysClockFreq>
 8002d04:	60f8      	str	r0, [r7, #12]
    }
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d0e:	d125      	bne.n	8002d5c <HAL_I2S_Init+0xfc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d010      	beq.n	8002d3a <HAL_I2S_Init+0xda>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d22:	4613      	mov	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d34:	3305      	adds	r3, #5
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	e01f      	b.n	8002d7a <HAL_I2S_Init+0x11a>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d56:	3305      	adds	r3, #5
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	e00e      	b.n	8002d7a <HAL_I2S_Init+0x11a>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d76:	3305      	adds	r3, #5
 8002d78:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	4a2a      	ldr	r2, [pc, #168]	; (8002e28 <HAL_I2S_Init+0x1c8>)
 8002d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d82:	08db      	lsrs	r3, r3, #3
 8002d84:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	085b      	lsrs	r3, r3, #1
 8002d96:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	021b      	lsls	r3, r3, #8
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	e003      	b.n	8002da8 <HAL_I2S_Init+0x148>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002da0:	2302      	movs	r3, #2
 8002da2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d902      	bls.n	8002db4 <HAL_I2S_Init+0x154>
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	2bff      	cmp	r3, #255	; 0xff
 8002db2:	d907      	bls.n	8002dc4 <HAL_I2S_Init+0x164>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db8:	f043 0210 	orr.w	r2, r3, #16
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e029      	b.n	8002e18 <HAL_I2S_Init+0x1b8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	ea42 0103 	orr.w	r1, r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	69fa      	ldr	r2, [r7, #28]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002de2:	f023 030f 	bic.w	r3, r3, #15
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6851      	ldr	r1, [r2, #4]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6892      	ldr	r2, [r2, #8]
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	68d2      	ldr	r2, [r2, #12]
 8002df4:	4311      	orrs	r1, r2
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6992      	ldr	r2, [r2, #24]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e06:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3720      	adds	r7, #32
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40003800 	.word	0x40003800
 8002e24:	40003c00 	.word	0x40003c00
 8002e28:	cccccccd 	.word	0xcccccccd

08002e2c <HAL_I2S_Transmit_IT>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	4613      	mov	r3, r2
 8002e38:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <HAL_I2S_Transmit_IT+0x1a>
 8002e40:	88fb      	ldrh	r3, [r7, #6]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_I2S_Transmit_IT+0x1e>
  {
    return  HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e05b      	b.n	8002f02 <HAL_I2S_Transmit_IT+0xd6>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_I2S_Transmit_IT+0x2e>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e053      	b.n	8002f02 <HAL_I2S_Transmit_IT+0xd6>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d005      	beq.n	8002e7a <HAL_I2S_Transmit_IT+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_BUSY;
 8002e76:	2302      	movs	r3, #2
 8002e78:	e043      	b.n	8002f02 <HAL_I2S_Transmit_IT+0xd6>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d002      	beq.n	8002ea6 <HAL_I2S_Transmit_IT+0x7a>
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2b05      	cmp	r3, #5
 8002ea4:	d10a      	bne.n	8002ebc <HAL_I2S_Transmit_IT+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002ea6:	88fb      	ldrh	r3, [r7, #6]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	845a      	strh	r2, [r3, #34]	; 0x22
 8002eba:	e005      	b.n	8002ec8 <HAL_I2S_Transmit_IT+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	88fa      	ldrh	r2, [r7, #6]
 8002ec0:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	88fa      	ldrh	r2, [r7, #6]
 8002ec6:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Enable TXE and ERR interrupt */
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8002ed6:	605a      	str	r2, [r3, #4]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee6:	d007      	beq.n	8002ef8 <HAL_I2S_Transmit_IT+0xcc>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	69da      	ldr	r2, [r3, #28]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ef6:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(hi2s);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	371c      	adds	r7, #28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr

08002f0c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	099b      	lsrs	r3, r3, #6
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10e      	bne.n	8002f4e <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	f003 0301 	and.w	r3, r3, #1
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f889 	bl	800305e <I2S_Receive_IT>
    return;
 8002f4c:	e044      	b.n	8002fd8 <HAL_I2S_IRQHandler+0xcc>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	085b      	lsrs	r3, r3, #1
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d009      	beq.n	8002f6e <HAL_I2S_IRQHandler+0x62>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	09db      	lsrs	r3, r3, #7
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_I2S_IRQHandler+0x62>
  {
    I2S_Transmit_IT(hi2s);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f84b 	bl	8003002 <I2S_Transmit_IT>
    return;
 8002f6c:	e034      	b.n	8002fd8 <HAL_I2S_IRQHandler+0xcc>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	095b      	lsrs	r3, r3, #5
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d02e      	beq.n	8002fd8 <HAL_I2S_IRQHandler+0xcc>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	099b      	lsrs	r3, r3, #6
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00d      	beq.n	8002fa2 <HAL_I2S_IRQHandler+0x96>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f94:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9a:	f043 0202 	orr.w	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	08db      	lsrs	r3, r3, #3
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00d      	beq.n	8002fca <HAL_I2S_IRQHandler+0xbe>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fbc:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc2:	f043 0204 	orr.w	r2, r3, #4
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f80c 	bl	8002ff0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002fe6:	bf00      	nop
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr

08002ff0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr

08003002 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	881a      	ldrh	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69db      	ldr	r3, [r3, #28]
 800301a:	1c9a      	adds	r2, r3, #2
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003024:	b29b      	uxth	r3, r3
 8003026:	3b01      	subs	r3, #1
 8003028:	b29a      	uxth	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003032:	b29b      	uxth	r3, r3
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10e      	bne.n	8003056 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003046:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7fd fde3 	bl	8000c1c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003070:	b292      	uxth	r2, r2
 8003072:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	1c9a      	adds	r2, r3, #2
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10e      	bne.n	80030b4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030a4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7ff ff95 	bl	8002fde <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80030b4:	bf00      	nop
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e272      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 8087 	beq.w	80031ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030dc:	4b92      	ldr	r3, [pc, #584]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f003 030c 	and.w	r3, r3, #12
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	d00c      	beq.n	8003102 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030e8:	4b8f      	ldr	r3, [pc, #572]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 030c 	and.w	r3, r3, #12
 80030f0:	2b08      	cmp	r3, #8
 80030f2:	d112      	bne.n	800311a <HAL_RCC_OscConfig+0x5e>
 80030f4:	4b8c      	ldr	r3, [pc, #560]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003100:	d10b      	bne.n	800311a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003102:	4b89      	ldr	r3, [pc, #548]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d06c      	beq.n	80031e8 <HAL_RCC_OscConfig+0x12c>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d168      	bne.n	80031e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e24c      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003122:	d106      	bne.n	8003132 <HAL_RCC_OscConfig+0x76>
 8003124:	4b80      	ldr	r3, [pc, #512]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a7f      	ldr	r2, [pc, #508]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800312a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	e02e      	b.n	8003190 <HAL_RCC_OscConfig+0xd4>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10c      	bne.n	8003154 <HAL_RCC_OscConfig+0x98>
 800313a:	4b7b      	ldr	r3, [pc, #492]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a7a      	ldr	r2, [pc, #488]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	4b78      	ldr	r3, [pc, #480]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a77      	ldr	r2, [pc, #476]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800314c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e01d      	b.n	8003190 <HAL_RCC_OscConfig+0xd4>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0xbc>
 800315e:	4b72      	ldr	r3, [pc, #456]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a71      	ldr	r2, [pc, #452]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b6f      	ldr	r3, [pc, #444]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a6e      	ldr	r2, [pc, #440]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0xd4>
 8003178:	4b6b      	ldr	r3, [pc, #428]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a6a      	ldr	r2, [pc, #424]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800317e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b68      	ldr	r3, [pc, #416]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a67      	ldr	r2, [pc, #412]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800318a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800318e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d013      	beq.n	80031c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003198:	f7fe fd5e 	bl	8001c58 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7fe fd5a 	bl	8001c58 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	; 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e200      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b2:	4b5d      	ldr	r3, [pc, #372]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0xe4>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c0:	f7fe fd4a 	bl	8001c58 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7fe fd46 	bl	8001c58 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	; 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e1ec      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031da:	4b53      	ldr	r3, [pc, #332]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0x10c>
 80031e6:	e000      	b.n	80031ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d063      	beq.n	80032be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031f6:	4b4c      	ldr	r3, [pc, #304]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00b      	beq.n	800321a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003202:	4b49      	ldr	r3, [pc, #292]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b08      	cmp	r3, #8
 800320c:	d11c      	bne.n	8003248 <HAL_RCC_OscConfig+0x18c>
 800320e:	4b46      	ldr	r3, [pc, #280]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d116      	bne.n	8003248 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321a:	4b43      	ldr	r3, [pc, #268]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <HAL_RCC_OscConfig+0x176>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d001      	beq.n	8003232 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e1c0      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003232:	4b3d      	ldr	r3, [pc, #244]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4939      	ldr	r1, [pc, #228]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003242:	4313      	orrs	r3, r2
 8003244:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003246:	e03a      	b.n	80032be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d020      	beq.n	8003292 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003250:	4b36      	ldr	r3, [pc, #216]	; (800332c <HAL_RCC_OscConfig+0x270>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003256:	f7fe fcff 	bl	8001c58 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325e:	f7fe fcfb 	bl	8001c58 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e1a1      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003270:	4b2d      	ldr	r3, [pc, #180]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	4b2a      	ldr	r3, [pc, #168]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	4927      	ldr	r1, [pc, #156]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 800328c:	4313      	orrs	r3, r2
 800328e:	600b      	str	r3, [r1, #0]
 8003290:	e015      	b.n	80032be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003292:	4b26      	ldr	r3, [pc, #152]	; (800332c <HAL_RCC_OscConfig+0x270>)
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003298:	f7fe fcde 	bl	8001c58 <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a0:	f7fe fcda 	bl	8001c58 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e180      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b2:	4b1d      	ldr	r3, [pc, #116]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f0      	bne.n	80032a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d03a      	beq.n	8003340 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d019      	beq.n	8003306 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d2:	4b17      	ldr	r3, [pc, #92]	; (8003330 <HAL_RCC_OscConfig+0x274>)
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d8:	f7fe fcbe 	bl	8001c58 <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e0:	f7fe fcba 	bl	8001c58 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e160      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032fe:	2001      	movs	r0, #1
 8003300:	f000 fabc 	bl	800387c <RCC_Delay>
 8003304:	e01c      	b.n	8003340 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003306:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <HAL_RCC_OscConfig+0x274>)
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330c:	f7fe fca4 	bl	8001c58 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003312:	e00f      	b.n	8003334 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7fe fca0 	bl	8001c58 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d908      	bls.n	8003334 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e146      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
 8003326:	bf00      	nop
 8003328:	40021000 	.word	0x40021000
 800332c:	42420000 	.word	0x42420000
 8003330:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003334:	4b92      	ldr	r3, [pc, #584]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1e9      	bne.n	8003314 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 80a6 	beq.w	800349a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800334e:	2300      	movs	r3, #0
 8003350:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003352:	4b8b      	ldr	r3, [pc, #556]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10d      	bne.n	800337a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800335e:	4b88      	ldr	r3, [pc, #544]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	4a87      	ldr	r2, [pc, #540]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003368:	61d3      	str	r3, [r2, #28]
 800336a:	4b85      	ldr	r3, [pc, #532]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003372:	60bb      	str	r3, [r7, #8]
 8003374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003376:	2301      	movs	r3, #1
 8003378:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337a:	4b82      	ldr	r3, [pc, #520]	; (8003584 <HAL_RCC_OscConfig+0x4c8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003382:	2b00      	cmp	r3, #0
 8003384:	d118      	bne.n	80033b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003386:	4b7f      	ldr	r3, [pc, #508]	; (8003584 <HAL_RCC_OscConfig+0x4c8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a7e      	ldr	r2, [pc, #504]	; (8003584 <HAL_RCC_OscConfig+0x4c8>)
 800338c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003392:	f7fe fc61 	bl	8001c58 <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800339a:	f7fe fc5d 	bl	8001c58 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b64      	cmp	r3, #100	; 0x64
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e103      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ac:	4b75      	ldr	r3, [pc, #468]	; (8003584 <HAL_RCC_OscConfig+0x4c8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0f0      	beq.n	800339a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x312>
 80033c0:	4b6f      	ldr	r3, [pc, #444]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	4a6e      	ldr	r2, [pc, #440]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	6213      	str	r3, [r2, #32]
 80033cc:	e02d      	b.n	800342a <HAL_RCC_OscConfig+0x36e>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x334>
 80033d6:	4b6a      	ldr	r3, [pc, #424]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	4a69      	ldr	r2, [pc, #420]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6213      	str	r3, [r2, #32]
 80033e2:	4b67      	ldr	r3, [pc, #412]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	4a66      	ldr	r2, [pc, #408]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	f023 0304 	bic.w	r3, r3, #4
 80033ec:	6213      	str	r3, [r2, #32]
 80033ee:	e01c      	b.n	800342a <HAL_RCC_OscConfig+0x36e>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	2b05      	cmp	r3, #5
 80033f6:	d10c      	bne.n	8003412 <HAL_RCC_OscConfig+0x356>
 80033f8:	4b61      	ldr	r3, [pc, #388]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	4a60      	ldr	r2, [pc, #384]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80033fe:	f043 0304 	orr.w	r3, r3, #4
 8003402:	6213      	str	r3, [r2, #32]
 8003404:	4b5e      	ldr	r3, [pc, #376]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	4a5d      	ldr	r2, [pc, #372]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	6213      	str	r3, [r2, #32]
 8003410:	e00b      	b.n	800342a <HAL_RCC_OscConfig+0x36e>
 8003412:	4b5b      	ldr	r3, [pc, #364]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	4a5a      	ldr	r2, [pc, #360]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003418:	f023 0301 	bic.w	r3, r3, #1
 800341c:	6213      	str	r3, [r2, #32]
 800341e:	4b58      	ldr	r3, [pc, #352]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	4a57      	ldr	r2, [pc, #348]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003424:	f023 0304 	bic.w	r3, r3, #4
 8003428:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d015      	beq.n	800345e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003432:	f7fe fc11 	bl	8001c58 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003438:	e00a      	b.n	8003450 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343a:	f7fe fc0d 	bl	8001c58 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	f241 3288 	movw	r2, #5000	; 0x1388
 8003448:	4293      	cmp	r3, r2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e0b1      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003450:	4b4b      	ldr	r3, [pc, #300]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0ee      	beq.n	800343a <HAL_RCC_OscConfig+0x37e>
 800345c:	e014      	b.n	8003488 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345e:	f7fe fbfb 	bl	8001c58 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003464:	e00a      	b.n	800347c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003466:	f7fe fbf7 	bl	8001c58 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	f241 3288 	movw	r2, #5000	; 0x1388
 8003474:	4293      	cmp	r3, r2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e09b      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347c:	4b40      	ldr	r3, [pc, #256]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1ee      	bne.n	8003466 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003488:	7dfb      	ldrb	r3, [r7, #23]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d105      	bne.n	800349a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348e:	4b3c      	ldr	r3, [pc, #240]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	4a3b      	ldr	r2, [pc, #236]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003494:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003498:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 8087 	beq.w	80035b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034a4:	4b36      	ldr	r3, [pc, #216]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 030c 	and.w	r3, r3, #12
 80034ac:	2b08      	cmp	r3, #8
 80034ae:	d061      	beq.n	8003574 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d146      	bne.n	8003546 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034b8:	4b33      	ldr	r3, [pc, #204]	; (8003588 <HAL_RCC_OscConfig+0x4cc>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034be:	f7fe fbcb 	bl	8001c58 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c6:	f7fe fbc7 	bl	8001c58 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e06d      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034d8:	4b29      	ldr	r3, [pc, #164]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f0      	bne.n	80034c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ec:	d108      	bne.n	8003500 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ee:	4b24      	ldr	r3, [pc, #144]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	4921      	ldr	r1, [pc, #132]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003500:	4b1f      	ldr	r3, [pc, #124]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a19      	ldr	r1, [r3, #32]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	430b      	orrs	r3, r1
 8003512:	491b      	ldr	r1, [pc, #108]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003514:	4313      	orrs	r3, r2
 8003516:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003518:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <HAL_RCC_OscConfig+0x4cc>)
 800351a:	2201      	movs	r2, #1
 800351c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351e:	f7fe fb9b 	bl	8001c58 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003526:	f7fe fb97 	bl	8001c58 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e03d      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003538:	4b11      	ldr	r3, [pc, #68]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f0      	beq.n	8003526 <HAL_RCC_OscConfig+0x46a>
 8003544:	e035      	b.n	80035b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003546:	4b10      	ldr	r3, [pc, #64]	; (8003588 <HAL_RCC_OscConfig+0x4cc>)
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800354c:	f7fe fb84 	bl	8001c58 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003554:	f7fe fb80 	bl	8001c58 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e026      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003566:	4b06      	ldr	r3, [pc, #24]	; (8003580 <HAL_RCC_OscConfig+0x4c4>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f0      	bne.n	8003554 <HAL_RCC_OscConfig+0x498>
 8003572:	e01e      	b.n	80035b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d107      	bne.n	800358c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e019      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
 8003580:	40021000 	.word	0x40021000
 8003584:	40007000 	.word	0x40007000
 8003588:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800358c:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <HAL_RCC_OscConfig+0x500>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	429a      	cmp	r2, r3
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40021000 	.word	0x40021000

080035c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0d0      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d4:	4b6a      	ldr	r3, [pc, #424]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d910      	bls.n	8003604 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b67      	ldr	r3, [pc, #412]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 0207 	bic.w	r2, r3, #7
 80035ea:	4965      	ldr	r1, [pc, #404]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f2:	4b63      	ldr	r3, [pc, #396]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d001      	beq.n	8003604 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0b8      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d020      	beq.n	8003652 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800361c:	4b59      	ldr	r3, [pc, #356]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4a58      	ldr	r2, [pc, #352]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003622:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003626:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d005      	beq.n	8003640 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003634:	4b53      	ldr	r3, [pc, #332]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	4a52      	ldr	r2, [pc, #328]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800363a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800363e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003640:	4b50      	ldr	r3, [pc, #320]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	494d      	ldr	r1, [pc, #308]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800364e:	4313      	orrs	r3, r2
 8003650:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d040      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d107      	bne.n	8003676 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003666:	4b47      	ldr	r3, [pc, #284]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d115      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e07f      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	2b02      	cmp	r3, #2
 800367c:	d107      	bne.n	800368e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367e:	4b41      	ldr	r3, [pc, #260]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e073      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368e:	4b3d      	ldr	r3, [pc, #244]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e06b      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369e:	4b39      	ldr	r3, [pc, #228]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4936      	ldr	r1, [pc, #216]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b0:	f7fe fad2 	bl	8001c58 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b8:	f7fe face 	bl	8001c58 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e053      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	4b2d      	ldr	r3, [pc, #180]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 020c 	and.w	r2, r3, #12
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	429a      	cmp	r2, r3
 80036de:	d1eb      	bne.n	80036b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e0:	4b27      	ldr	r3, [pc, #156]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d210      	bcs.n	8003710 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4b24      	ldr	r3, [pc, #144]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f023 0207 	bic.w	r2, r3, #7
 80036f6:	4922      	ldr	r1, [pc, #136]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036fe:	4b20      	ldr	r3, [pc, #128]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d001      	beq.n	8003710 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e032      	b.n	8003776 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800371c:	4b19      	ldr	r3, [pc, #100]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4916      	ldr	r1, [pc, #88]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d009      	beq.n	800374e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800373a:	4b12      	ldr	r3, [pc, #72]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	490e      	ldr	r1, [pc, #56]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 800374a:	4313      	orrs	r3, r2
 800374c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800374e:	f000 f821 	bl	8003794 <HAL_RCC_GetSysClockFreq>
 8003752:	4602      	mov	r2, r0
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	091b      	lsrs	r3, r3, #4
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	490a      	ldr	r1, [pc, #40]	; (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003760:	5ccb      	ldrb	r3, [r1, r3]
 8003762:	fa22 f303 	lsr.w	r3, r2, r3
 8003766:	4a09      	ldr	r2, [pc, #36]	; (800378c <HAL_RCC_ClockConfig+0x1cc>)
 8003768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800376a:	4b09      	ldr	r3, [pc, #36]	; (8003790 <HAL_RCC_ClockConfig+0x1d0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe fa30 	bl	8001bd4 <HAL_InitTick>

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	40022000 	.word	0x40022000
 8003784:	40021000 	.word	0x40021000
 8003788:	08008a40 	.word	0x08008a40
 800378c:	20000028 	.word	0x20000028
 8003790:	2000002c 	.word	0x2000002c

08003794 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	2300      	movs	r3, #0
 80037a0:	60bb      	str	r3, [r7, #8]
 80037a2:	2300      	movs	r3, #0
 80037a4:	617b      	str	r3, [r7, #20]
 80037a6:	2300      	movs	r3, #0
 80037a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80037ae:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <HAL_RCC_GetSysClockFreq+0x94>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 030c 	and.w	r3, r3, #12
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d002      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x30>
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d003      	beq.n	80037ca <HAL_RCC_GetSysClockFreq+0x36>
 80037c2:	e027      	b.n	8003814 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037c4:	4b19      	ldr	r3, [pc, #100]	; (800382c <HAL_RCC_GetSysClockFreq+0x98>)
 80037c6:	613b      	str	r3, [r7, #16]
      break;
 80037c8:	e027      	b.n	800381a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	0c9b      	lsrs	r3, r3, #18
 80037ce:	f003 030f 	and.w	r3, r3, #15
 80037d2:	4a17      	ldr	r2, [pc, #92]	; (8003830 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037d4:	5cd3      	ldrb	r3, [r2, r3]
 80037d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d010      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037e2:	4b11      	ldr	r3, [pc, #68]	; (8003828 <HAL_RCC_GetSysClockFreq+0x94>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	0c5b      	lsrs	r3, r3, #17
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	4a11      	ldr	r2, [pc, #68]	; (8003834 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ee:	5cd3      	ldrb	r3, [r2, r3]
 80037f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a0d      	ldr	r2, [pc, #52]	; (800382c <HAL_RCC_GetSysClockFreq+0x98>)
 80037f6:	fb03 f202 	mul.w	r2, r3, r2
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	e004      	b.n	800380e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a0c      	ldr	r2, [pc, #48]	; (8003838 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003808:	fb02 f303 	mul.w	r3, r2, r3
 800380c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	613b      	str	r3, [r7, #16]
      break;
 8003812:	e002      	b.n	800381a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003814:	4b09      	ldr	r3, [pc, #36]	; (800383c <HAL_RCC_GetSysClockFreq+0xa8>)
 8003816:	613b      	str	r3, [r7, #16]
      break;
 8003818:	bf00      	nop
    }
  }
  return sysclockfreq;
 800381a:	693b      	ldr	r3, [r7, #16]
}
 800381c:	4618      	mov	r0, r3
 800381e:	371c      	adds	r7, #28
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	40021000 	.word	0x40021000
 800382c:	00b71b00 	.word	0x00b71b00
 8003830:	08008a58 	.word	0x08008a58
 8003834:	08008a68 	.word	0x08008a68
 8003838:	003d0900 	.word	0x003d0900
 800383c:	007a1200 	.word	0x007a1200

08003840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003844:	4b02      	ldr	r3, [pc, #8]	; (8003850 <HAL_RCC_GetHCLKFreq+0x10>)
 8003846:	681b      	ldr	r3, [r3, #0]
}
 8003848:	4618      	mov	r0, r3
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr
 8003850:	20000028 	.word	0x20000028

08003854 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003858:	f7ff fff2 	bl	8003840 <HAL_RCC_GetHCLKFreq>
 800385c:	4602      	mov	r2, r0
 800385e:	4b05      	ldr	r3, [pc, #20]	; (8003874 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	0adb      	lsrs	r3, r3, #11
 8003864:	f003 0307 	and.w	r3, r3, #7
 8003868:	4903      	ldr	r1, [pc, #12]	; (8003878 <HAL_RCC_GetPCLK2Freq+0x24>)
 800386a:	5ccb      	ldrb	r3, [r1, r3]
 800386c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003870:	4618      	mov	r0, r3
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	08008a50 	.word	0x08008a50

0800387c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003884:	4b0a      	ldr	r3, [pc, #40]	; (80038b0 <RCC_Delay+0x34>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a0a      	ldr	r2, [pc, #40]	; (80038b4 <RCC_Delay+0x38>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	0a5b      	lsrs	r3, r3, #9
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	fb02 f303 	mul.w	r3, r2, r3
 8003896:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003898:	bf00      	nop
  }
  while (Delay --);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	1e5a      	subs	r2, r3, #1
 800389e:	60fa      	str	r2, [r7, #12]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1f9      	bne.n	8003898 <RCC_Delay+0x1c>
}
 80038a4:	bf00      	nop
 80038a6:	bf00      	nop
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr
 80038b0:	20000028 	.word	0x20000028
 80038b4:	10624dd3 	.word	0x10624dd3

080038b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	613b      	str	r3, [r7, #16]
 80038c4:	2300      	movs	r3, #0
 80038c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d07d      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80038d4:	2300      	movs	r3, #0
 80038d6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038d8:	4b4f      	ldr	r3, [pc, #316]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10d      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038e4:	4b4c      	ldr	r3, [pc, #304]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	4a4b      	ldr	r2, [pc, #300]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ee:	61d3      	str	r3, [r2, #28]
 80038f0:	4b49      	ldr	r3, [pc, #292]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038fc:	2301      	movs	r3, #1
 80038fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003900:	4b46      	ldr	r3, [pc, #280]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003908:	2b00      	cmp	r3, #0
 800390a:	d118      	bne.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800390c:	4b43      	ldr	r3, [pc, #268]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a42      	ldr	r2, [pc, #264]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003916:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003918:	f7fe f99e 	bl	8001c58 <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800391e:	e008      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003920:	f7fe f99a 	bl	8001c58 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b64      	cmp	r3, #100	; 0x64
 800392c:	d901      	bls.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e06d      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003932:	4b3a      	ldr	r3, [pc, #232]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800393e:	4b36      	ldr	r3, [pc, #216]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003946:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d02e      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	429a      	cmp	r2, r3
 800395a:	d027      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800395c:	4b2e      	ldr	r3, [pc, #184]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003964:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003966:	4b2e      	ldr	r3, [pc, #184]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003968:	2201      	movs	r2, #1
 800396a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800396c:	4b2c      	ldr	r3, [pc, #176]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003972:	4a29      	ldr	r2, [pc, #164]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d014      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003982:	f7fe f969 	bl	8001c58 <HAL_GetTick>
 8003986:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003988:	e00a      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800398a:	f7fe f965 	bl	8001c58 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	f241 3288 	movw	r2, #5000	; 0x1388
 8003998:	4293      	cmp	r3, r2
 800399a:	d901      	bls.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e036      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a0:	4b1d      	ldr	r3, [pc, #116]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a2:	6a1b      	ldr	r3, [r3, #32]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d0ee      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ac:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	4917      	ldr	r1, [pc, #92]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039be:	7dfb      	ldrb	r3, [r7, #23]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d105      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c4:	4b14      	ldr	r3, [pc, #80]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	4a13      	ldr	r2, [pc, #76]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0302 	and.w	r3, r3, #2
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d008      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039dc:	4b0e      	ldr	r3, [pc, #56]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	490b      	ldr	r1, [pc, #44]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0310 	and.w	r3, r3, #16
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039fa:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	4904      	ldr	r1, [pc, #16]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40007000 	.word	0x40007000
 8003a20:	42420440 	.word	0x42420440

08003a24 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b088      	sub	sp, #32
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	2300      	movs	r3, #0
 8003a32:	61fb      	str	r3, [r7, #28]
 8003a34:	2300      	movs	r3, #0
 8003a36:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60fb      	str	r3, [r7, #12]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	2b0f      	cmp	r3, #15
 8003a46:	f200 80ae 	bhi.w	8003ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8003a4a:	a201      	add	r2, pc, #4	; (adr r2, 8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8003a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a50:	08003b27 	.word	0x08003b27
 8003a54:	08003b8b 	.word	0x08003b8b
 8003a58:	08003ba7 	.word	0x08003ba7
 8003a5c:	08003b17 	.word	0x08003b17
 8003a60:	08003ba7 	.word	0x08003ba7
 8003a64:	08003ba7 	.word	0x08003ba7
 8003a68:	08003ba7 	.word	0x08003ba7
 8003a6c:	08003b1f 	.word	0x08003b1f
 8003a70:	08003ba7 	.word	0x08003ba7
 8003a74:	08003ba7 	.word	0x08003ba7
 8003a78:	08003ba7 	.word	0x08003ba7
 8003a7c:	08003ba7 	.word	0x08003ba7
 8003a80:	08003ba7 	.word	0x08003ba7
 8003a84:	08003ba7 	.word	0x08003ba7
 8003a88:	08003ba7 	.word	0x08003ba7
 8003a8c:	08003a91 	.word	0x08003a91
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003a90:	4b4a      	ldr	r3, [pc, #296]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003a96:	4b49      	ldr	r3, [pc, #292]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8083 	beq.w	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	0c9b      	lsrs	r3, r3, #18
 8003aa8:	f003 030f 	and.w	r3, r3, #15
 8003aac:	4a44      	ldr	r2, [pc, #272]	; (8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8003aae:	5cd3      	ldrb	r3, [r2, r3]
 8003ab0:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d015      	beq.n	8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003abc:	4b3f      	ldr	r3, [pc, #252]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	0c5b      	lsrs	r3, r3, #17
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	4a3f      	ldr	r2, [pc, #252]	; (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8003ac8:	5cd3      	ldrb	r3, [r2, r3]
 8003aca:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00d      	beq.n	8003af2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003ad6:	4a3c      	ldr	r2, [pc, #240]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	fb02 f303 	mul.w	r3, r2, r3
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	e004      	b.n	8003af2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	4a38      	ldr	r2, [pc, #224]	; (8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8003aec:	fb02 f303 	mul.w	r3, r2, r3
 8003af0:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003af2:	4b32      	ldr	r3, [pc, #200]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003afa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003afe:	d102      	bne.n	8003b06 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8003b04:	e051      	b.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x186>
          frequency = (pllclk * 2) / 3;
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	4a31      	ldr	r2, [pc, #196]	; (8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8003b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b10:	085b      	lsrs	r3, r3, #1
 8003b12:	61bb      	str	r3, [r7, #24]
      break;
 8003b14:	e049      	b.n	8003baa <HAL_RCCEx_GetPeriphCLKFreq+0x186>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8003b16:	f7ff fe3d 	bl	8003794 <HAL_RCC_GetSysClockFreq>
 8003b1a:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003b1c:	e048      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8003b1e:	f7ff fe39 	bl	8003794 <HAL_RCC_GetSysClockFreq>
 8003b22:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003b24:	e044      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003b26:	4b25      	ldr	r3, [pc, #148]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b36:	d108      	bne.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8003b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b46:	61bb      	str	r3, [r7, #24]
 8003b48:	e01e      	b.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b54:	d109      	bne.n	8003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b56:	4b19      	ldr	r3, [pc, #100]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8003b62:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003b66:	61bb      	str	r3, [r7, #24]
 8003b68:	e00e      	b.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b74:	d11b      	bne.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8003b76:	4b11      	ldr	r3, [pc, #68]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d015      	beq.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      {
        frequency = HSE_VALUE / 128U;
 8003b82:	4b14      	ldr	r3, [pc, #80]	; (8003bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>)
 8003b84:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8003b86:	e012      	b.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8003b88:	e011      	b.n	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b8a:	f7ff fe63 	bl	8003854 <HAL_RCC_GetPCLK2Freq>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	4b0a      	ldr	r3, [pc, #40]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	0b9b      	lsrs	r3, r3, #14
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba2:	61bb      	str	r3, [r7, #24]
      break;
 8003ba4:	e004      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    default:
    {
      break;
 8003ba6:	bf00      	nop
 8003ba8:	e002      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      break;
 8003baa:	bf00      	nop
 8003bac:	e000      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      break;
 8003bae:	bf00      	nop
    }
  }
  return (frequency);
 8003bb0:	69bb      	ldr	r3, [r7, #24]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3720      	adds	r7, #32
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	08008a6c 	.word	0x08008a6c
 8003bc4:	08008a7c 	.word	0x08008a7c
 8003bc8:	00b71b00 	.word	0x00b71b00
 8003bcc:	003d0900 	.word	0x003d0900
 8003bd0:	aaaaaaab 	.word	0xaaaaaaab
 8003bd4:	00016e36 	.word	0x00016e36

08003bd8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e022      	b.n	8003c30 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d105      	bne.n	8003c02 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f7fd fec3 	bl	8001988 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2203      	movs	r2, #3
 8003c06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f814 	bl	8003c38 <HAL_SD_InitCard>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e00a      	b.n	8003c30 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3708      	adds	r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003c38:	b5b0      	push	{r4, r5, r7, lr}
 8003c3a:	b08e      	sub	sp, #56	; 0x38
 8003c3c:	af04      	add	r7, sp, #16
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003c54:	2376      	movs	r3, #118	; 0x76
 8003c56:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681d      	ldr	r5, [r3, #0]
 8003c5c:	466c      	mov	r4, sp
 8003c5e:	f107 0314 	add.w	r3, r7, #20
 8003c62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003c66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003c6a:	f107 0308 	add.w	r3, r7, #8
 8003c6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c70:	4628      	mov	r0, r5
 8003c72:	f001 fb6b 	bl	800534c <SDIO_Init>
 8003c76:	4603      	mov	r3, r0
 8003c78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8003c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e04f      	b.n	8003d28 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003c88:	4b29      	ldr	r3, [pc, #164]	; (8003d30 <HAL_SD_InitCard+0xf8>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f001 fba0 	bl	80053d8 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003c98:	4b25      	ldr	r3, [pc, #148]	; (8003d30 <HAL_SD_InitCard+0xf8>)
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003c9e:	2002      	movs	r0, #2
 8003ca0:	f7fd ffe4 	bl	8001c6c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 fe69 	bl	800497c <SD_PowerON>
 8003caa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00b      	beq.n	8003cca <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	431a      	orrs	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e02e      	b.n	8003d28 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 fd87 	bl	80047de <SD_InitCard>
 8003cd0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00b      	beq.n	8003cf0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e01b      	b.n	8003d28 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f001 fbf9 	bl	80054f0 <SDMMC_CmdBlockLength>
 8003cfe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00f      	beq.n	8003d26 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a0a      	ldr	r2, [pc, #40]	; (8003d34 <HAL_SD_InitCard+0xfc>)
 8003d0c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	431a      	orrs	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e000      	b.n	8003d28 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3728      	adds	r7, #40	; 0x28
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bdb0      	pop	{r4, r5, r7, pc}
 8003d30:	423000a0 	.word	0x423000a0
 8003d34:	004005ff 	.word	0x004005ff

08003d38 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b092      	sub	sp, #72	; 0x48
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
 8003d44:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003d46:	f7fd ff87 	bl	8001c58 <HAL_GetTick>
 8003d4a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d107      	bne.n	8003d6a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e1bd      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	f040 81b0 	bne.w	80040d8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003d7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	441a      	add	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d907      	bls.n	8003d9c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d90:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e1a4      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2203      	movs	r2, #3
 8003da0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2200      	movs	r2, #0
 8003daa:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d002      	beq.n	8003dba <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8003db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db6:	025b      	lsls	r3, r3, #9
 8003db8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003dba:	f04f 33ff 	mov.w	r3, #4294967295
 8003dbe:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	025b      	lsls	r3, r3, #9
 8003dc4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003dc6:	2390      	movs	r3, #144	; 0x90
 8003dc8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003dca:	2302      	movs	r3, #2
 8003dcc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f107 0214 	add.w	r2, r7, #20
 8003dde:	4611      	mov	r1, r2
 8003de0:	4618      	mov	r0, r3
 8003de2:	f001 fb5a 	bl	800549a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d90a      	bls.n	8003e02 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2202      	movs	r2, #2
 8003df0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f001 fbbd 	bl	8005578 <SDMMC_CmdReadMultiBlock>
 8003dfe:	6478      	str	r0, [r7, #68]	; 0x44
 8003e00:	e009      	b.n	8003e16 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f001 fb90 	bl	8005534 <SDMMC_CmdReadSingleBlock>
 8003e14:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d012      	beq.n	8003e42 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a7a      	ldr	r2, [pc, #488]	; (800400c <HAL_SD_ReadBlocks+0x2d4>)
 8003e22:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e151      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003e46:	e061      	b.n	8003f0c <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d03c      	beq.n	8003ed0 <HAL_SD_ReadBlocks+0x198>
 8003e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d039      	beq.n	8003ed0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	643b      	str	r3, [r7, #64]	; 0x40
 8003e60:	e033      	b.n	8003eca <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f001 fa9a 	bl	80053a0 <SDIO_ReadFIFO>
 8003e6c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e74:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e78:	3301      	adds	r3, #1
 8003e7a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e84:	0a1b      	lsrs	r3, r3, #8
 8003e86:	b2da      	uxtb	r2, r3
 8003e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8e:	3301      	adds	r3, #1
 8003e90:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e94:	3b01      	subs	r3, #1
 8003e96:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e9a:	0c1b      	lsrs	r3, r3, #16
 8003e9c:	b2da      	uxtb	r2, r3
 8003e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ea0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb0:	0e1b      	lsrs	r3, r3, #24
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eb6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eba:	3301      	adds	r3, #1
 8003ebc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8003ec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	643b      	str	r3, [r7, #64]	; 0x40
 8003eca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ecc:	2b07      	cmp	r3, #7
 8003ece:	d9c8      	bls.n	8003e62 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003ed0:	f7fd fec2 	bl	8001c58 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d902      	bls.n	8003ee6 <HAL_SD_ReadBlocks+0x1ae>
 8003ee0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d112      	bne.n	8003f0c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a48      	ldr	r2, [pc, #288]	; (800400c <HAL_SD_ReadBlocks+0x2d4>)
 8003eec:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e0ec      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f12:	f240 332a 	movw	r3, #810	; 0x32a
 8003f16:	4013      	ands	r3, r2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d095      	beq.n	8003e48 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d022      	beq.n	8003f70 <HAL_SD_ReadBlocks+0x238>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d91f      	bls.n	8003f70 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f34:	2b03      	cmp	r3, #3
 8003f36:	d01b      	beq.n	8003f70 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f001 fb81 	bl	8005644 <SDMMC_CmdStopTransfer>
 8003f42:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003f44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d012      	beq.n	8003f70 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a2f      	ldr	r2, [pc, #188]	; (800400c <HAL_SD_ReadBlocks+0x2d4>)
 8003f50:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e0ba      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f76:	f003 0308 	and.w	r3, r3, #8
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d012      	beq.n	8003fa4 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a22      	ldr	r2, [pc, #136]	; (800400c <HAL_SD_ReadBlocks+0x2d4>)
 8003f84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8a:	f043 0208 	orr.w	r2, r3, #8
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e0a0      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d012      	beq.n	8003fd8 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a15      	ldr	r2, [pc, #84]	; (800400c <HAL_SD_ReadBlocks+0x2d4>)
 8003fb8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fbe:	f043 0202 	orr.w	r2, r3, #2
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e086      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d063      	beq.n	80040ae <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a08      	ldr	r2, [pc, #32]	; (800400c <HAL_SD_ReadBlocks+0x2d4>)
 8003fec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff2:	f043 0220 	orr.w	r2, r3, #32
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e06c      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
 800400c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f001 f9c3 	bl	80053a0 <SDIO_ReadFIFO>
 800401a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800401c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401e:	b2da      	uxtb	r2, r3
 8004020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004022:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004026:	3301      	adds	r3, #1
 8004028:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800402a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800402c:	3b01      	subs	r3, #1
 800402e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004032:	0a1b      	lsrs	r3, r3, #8
 8004034:	b2da      	uxtb	r2, r3
 8004036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004038:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800403a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800403c:	3301      	adds	r3, #1
 800403e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004042:	3b01      	subs	r3, #1
 8004044:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004048:	0c1b      	lsrs	r3, r3, #16
 800404a:	b2da      	uxtb	r2, r3
 800404c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800404e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004052:	3301      	adds	r3, #1
 8004054:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004058:	3b01      	subs	r3, #1
 800405a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800405c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800405e:	0e1b      	lsrs	r3, r3, #24
 8004060:	b2da      	uxtb	r2, r3
 8004062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004064:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004068:	3301      	adds	r3, #1
 800406a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800406c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800406e:	3b01      	subs	r3, #1
 8004070:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004072:	f7fd fdf1 	bl	8001c58 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800407e:	429a      	cmp	r2, r3
 8004080:	d902      	bls.n	8004088 <HAL_SD_ReadBlocks+0x350>
 8004082:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004084:	2b00      	cmp	r3, #0
 8004086:	d112      	bne.n	80040ae <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a18      	ldr	r2, [pc, #96]	; (80040f0 <HAL_SD_ReadBlocks+0x3b8>)
 800408e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004094:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e01b      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d002      	beq.n	80040c2 <HAL_SD_ReadBlocks+0x38a>
 80040bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1a6      	bne.n	8004010 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f240 523a 	movw	r2, #1338	; 0x53a
 80040ca:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	e006      	b.n	80040e6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040dc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
  }
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3748      	adds	r7, #72	; 0x48
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	004005ff 	.word	0x004005ff

080040f4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b092      	sub	sp, #72	; 0x48
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
 8004100:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004102:	f7fd fda9 	bl	8001c58 <HAL_GetTick>
 8004106:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d107      	bne.n	8004126 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800411a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e166      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b01      	cmp	r3, #1
 8004130:	f040 8159 	bne.w	80043e6 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800413a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	441a      	add	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004144:	429a      	cmp	r2, r3
 8004146:	d907      	bls.n	8004158 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800414c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e14d      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2203      	movs	r2, #3
 800415c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2200      	movs	r2, #0
 8004166:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416c:	2b01      	cmp	r3, #1
 800416e:	d002      	beq.n	8004176 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004172:	025b      	lsls	r3, r3, #9
 8004174:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004176:	f04f 33ff 	mov.w	r3, #4294967295
 800417a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	025b      	lsls	r3, r3, #9
 8004180:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004182:	2390      	movs	r3, #144	; 0x90
 8004184:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004186:	2300      	movs	r3, #0
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800418a:	2300      	movs	r3, #0
 800418c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800418e:	2301      	movs	r3, #1
 8004190:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f107 0218 	add.w	r2, r7, #24
 800419a:	4611      	mov	r1, r2
 800419c:	4618      	mov	r0, r3
 800419e:	f001 f97c 	bl	800549a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d90a      	bls.n	80041be <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80041b4:	4618      	mov	r0, r3
 80041b6:	f001 fa23 	bl	8005600 <SDMMC_CmdWriteMultiBlock>
 80041ba:	6478      	str	r0, [r7, #68]	; 0x44
 80041bc:	e009      	b.n	80041d2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2210      	movs	r2, #16
 80041c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80041ca:	4618      	mov	r0, r3
 80041cc:	f001 f9f6 	bl	80055bc <SDMMC_CmdWriteSingleBlock>
 80041d0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80041d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d012      	beq.n	80041fe <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a87      	ldr	r2, [pc, #540]	; (80043fc <HAL_SD_WriteBlocks+0x308>)
 80041de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e6:	431a      	orrs	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e0fa      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004202:	e065      	b.n	80042d0 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d040      	beq.n	8004294 <HAL_SD_WriteBlocks+0x1a0>
 8004212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d03d      	beq.n	8004294 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004218:	2300      	movs	r3, #0
 800421a:	643b      	str	r3, [r7, #64]	; 0x40
 800421c:	e037      	b.n	800428e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800421e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004226:	3301      	adds	r3, #1
 8004228:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800422a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800422c:	3b01      	subs	r3, #1
 800422e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	021a      	lsls	r2, r3, #8
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800423c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800423e:	3301      	adds	r3, #1
 8004240:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004244:	3b01      	subs	r3, #1
 8004246:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8004248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	041a      	lsls	r2, r3, #16
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	4313      	orrs	r3, r2
 8004252:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004256:	3301      	adds	r3, #1
 8004258:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800425a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800425c:	3b01      	subs	r3, #1
 800425e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	061a      	lsls	r2, r3, #24
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800426c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800426e:	3301      	adds	r3, #1
 8004270:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004274:	3b01      	subs	r3, #1
 8004276:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f107 0214 	add.w	r2, r7, #20
 8004280:	4611      	mov	r1, r2
 8004282:	4618      	mov	r0, r3
 8004284:	f001 f898 	bl	80053b8 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800428a:	3301      	adds	r3, #1
 800428c:	643b      	str	r3, [r7, #64]	; 0x40
 800428e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004290:	2b07      	cmp	r3, #7
 8004292:	d9c4      	bls.n	800421e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004294:	f7fd fce0 	bl	8001c58 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d902      	bls.n	80042aa <HAL_SD_WriteBlocks+0x1b6>
 80042a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d112      	bne.n	80042d0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a53      	ldr	r2, [pc, #332]	; (80043fc <HAL_SD_WriteBlocks+0x308>)
 80042b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042b8:	431a      	orrs	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e091      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042d6:	f240 331a 	movw	r3, #794	; 0x31a
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d091      	beq.n	8004204 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d022      	beq.n	8004334 <HAL_SD_WriteBlocks+0x240>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d91f      	bls.n	8004334 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d01b      	beq.n	8004334 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f001 f99f 	bl	8005644 <SDMMC_CmdStopTransfer>
 8004306:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800430a:	2b00      	cmp	r3, #0
 800430c:	d012      	beq.n	8004334 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a3a      	ldr	r2, [pc, #232]	; (80043fc <HAL_SD_WriteBlocks+0x308>)
 8004314:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800431a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800431c:	431a      	orrs	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e05f      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d012      	beq.n	8004368 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a2d      	ldr	r2, [pc, #180]	; (80043fc <HAL_SD_WriteBlocks+0x308>)
 8004348:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434e:	f043 0208 	orr.w	r2, r3, #8
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e045      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d012      	beq.n	800439c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a20      	ldr	r2, [pc, #128]	; (80043fc <HAL_SD_WriteBlocks+0x308>)
 800437c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004382:	f043 0202 	orr.w	r2, r3, #2
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e02b      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d012      	beq.n	80043d0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a13      	ldr	r2, [pc, #76]	; (80043fc <HAL_SD_WriteBlocks+0x308>)
 80043b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b6:	f043 0210 	orr.w	r2, r3, #16
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e011      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f240 523a 	movw	r2, #1338	; 0x53a
 80043d8:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	e006      	b.n	80043f4 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
  }
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3748      	adds	r7, #72	; 0x48
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	004005ff 	.word	0x004005ff

08004400 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800440e:	0f9b      	lsrs	r3, r3, #30
 8004410:	b2da      	uxtb	r2, r3
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800441a:	0e9b      	lsrs	r3, r3, #26
 800441c:	b2db      	uxtb	r3, r3
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	b2da      	uxtb	r2, r3
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800442c:	0e1b      	lsrs	r3, r3, #24
 800442e:	b2db      	uxtb	r3, r3
 8004430:	f003 0303 	and.w	r3, r3, #3
 8004434:	b2da      	uxtb	r2, r3
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800443e:	0c1b      	lsrs	r3, r3, #16
 8004440:	b2da      	uxtb	r2, r3
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800444a:	0a1b      	lsrs	r3, r3, #8
 800444c:	b2da      	uxtb	r2, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004456:	b2da      	uxtb	r2, r3
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004460:	0d1b      	lsrs	r3, r3, #20
 8004462:	b29a      	uxth	r2, r3
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800446c:	0c1b      	lsrs	r3, r3, #16
 800446e:	b2db      	uxtb	r3, r3
 8004470:	f003 030f 	and.w	r3, r3, #15
 8004474:	b2da      	uxtb	r2, r3
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800447e:	0bdb      	lsrs	r3, r3, #15
 8004480:	b2db      	uxtb	r3, r3
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	b2da      	uxtb	r2, r3
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004490:	0b9b      	lsrs	r3, r3, #14
 8004492:	b2db      	uxtb	r3, r3
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	b2da      	uxtb	r2, r3
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044a2:	0b5b      	lsrs	r3, r3, #13
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044b4:	0b1b      	lsrs	r3, r3, #12
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2200      	movs	r2, #0
 80044c6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d163      	bne.n	8004598 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044d4:	009a      	lsls	r2, r3, #2
 80044d6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80044da:	4013      	ands	r3, r2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80044e0:	0f92      	lsrs	r2, r2, #30
 80044e2:	431a      	orrs	r2, r3
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044ec:	0edb      	lsrs	r3, r3, #27
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044fe:	0e1b      	lsrs	r3, r3, #24
 8004500:	b2db      	uxtb	r3, r3
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	b2da      	uxtb	r2, r3
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004510:	0d5b      	lsrs	r3, r3, #21
 8004512:	b2db      	uxtb	r3, r3
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	b2da      	uxtb	r2, r3
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004522:	0c9b      	lsrs	r3, r3, #18
 8004524:	b2db      	uxtb	r3, r3
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	b2da      	uxtb	r2, r3
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004534:	0bdb      	lsrs	r3, r3, #15
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	b2da      	uxtb	r2, r3
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	1c5a      	adds	r2, r3, #1
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	7e1b      	ldrb	r3, [r3, #24]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	f003 0307 	and.w	r3, r3, #7
 8004556:	3302      	adds	r3, #2
 8004558:	2201      	movs	r2, #1
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004562:	fb03 f202 	mul.w	r2, r3, r2
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	7a1b      	ldrb	r3, [r3, #8]
 800456e:	b2db      	uxtb	r3, r3
 8004570:	f003 030f 	and.w	r3, r3, #15
 8004574:	2201      	movs	r2, #1
 8004576:	409a      	lsls	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004584:	0a52      	lsrs	r2, r2, #9
 8004586:	fb03 f202 	mul.w	r2, r3, r2
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004594:	661a      	str	r2, [r3, #96]	; 0x60
 8004596:	e031      	b.n	80045fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459c:	2b01      	cmp	r3, #1
 800459e:	d11d      	bne.n	80045dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045a4:	041b      	lsls	r3, r3, #16
 80045a6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045ae:	0c1b      	lsrs	r3, r3, #16
 80045b0:	431a      	orrs	r2, r3
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	3301      	adds	r3, #1
 80045bc:	029a      	lsls	r2, r3, #10
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045d0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	661a      	str	r2, [r3, #96]	; 0x60
 80045da:	e00f      	b.n	80045fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a58      	ldr	r2, [pc, #352]	; (8004744 <HAL_SD_GetCardCSD+0x344>)
 80045e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e09d      	b.n	8004738 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004600:	0b9b      	lsrs	r3, r3, #14
 8004602:	b2db      	uxtb	r3, r3
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	b2da      	uxtb	r2, r3
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004612:	09db      	lsrs	r3, r3, #7
 8004614:	b2db      	uxtb	r3, r3
 8004616:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800461a:	b2da      	uxtb	r2, r3
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004624:	b2db      	uxtb	r3, r3
 8004626:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800462a:	b2da      	uxtb	r2, r3
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	0fdb      	lsrs	r3, r3, #31
 8004636:	b2da      	uxtb	r2, r3
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004640:	0f5b      	lsrs	r3, r3, #29
 8004642:	b2db      	uxtb	r3, r3
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	b2da      	uxtb	r2, r3
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004652:	0e9b      	lsrs	r3, r3, #26
 8004654:	b2db      	uxtb	r3, r3
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	b2da      	uxtb	r2, r3
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004664:	0d9b      	lsrs	r3, r3, #22
 8004666:	b2db      	uxtb	r3, r3
 8004668:	f003 030f 	and.w	r3, r3, #15
 800466c:	b2da      	uxtb	r2, r3
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004676:	0d5b      	lsrs	r3, r3, #21
 8004678:	b2db      	uxtb	r3, r3
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	b2da      	uxtb	r2, r3
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004692:	0c1b      	lsrs	r3, r3, #16
 8004694:	b2db      	uxtb	r3, r3
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	b2da      	uxtb	r2, r3
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a6:	0bdb      	lsrs	r3, r3, #15
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	b2da      	uxtb	r2, r3
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ba:	0b9b      	lsrs	r3, r3, #14
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	b2da      	uxtb	r2, r3
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ce:	0b5b      	lsrs	r3, r3, #13
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e2:	0b1b      	lsrs	r3, r3, #12
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f6:	0a9b      	lsrs	r3, r3, #10
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800470a:	0a1b      	lsrs	r3, r3, #8
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	b2da      	uxtb	r2, r3
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800471e:	085b      	lsrs	r3, r3, #1
 8004720:	b2db      	uxtb	r3, r3
 8004722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004726:	b2da      	uxtb	r2, r3
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	004005ff 	.word	0x004005ff

08004748 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	bc80      	pop	{r7}
 800479c:	4770      	bx	lr

0800479e <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b086      	sub	sp, #24
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80047aa:	f107 030c 	add.w	r3, r7, #12
 80047ae:	4619      	mov	r1, r3
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f971 	bl	8004a98 <SD_SendStatus>
 80047b6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d005      	beq.n	80047ca <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	0a5b      	lsrs	r3, r3, #9
 80047ce:	f003 030f 	and.w	r3, r3, #15
 80047d2:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80047d4:	693b      	ldr	r3, [r7, #16]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3718      	adds	r7, #24
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80047de:	b5b0      	push	{r4, r5, r7, lr}
 80047e0:	b094      	sub	sp, #80	; 0x50
 80047e2:	af04      	add	r7, sp, #16
 80047e4:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80047e6:	2301      	movs	r3, #1
 80047e8:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fdff 	bl	80053f2 <SDIO_GetPowerState>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d102      	bne.n	8004800 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80047fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80047fe:	e0b8      	b.n	8004972 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004804:	2b03      	cmp	r3, #3
 8004806:	d02f      	beq.n	8004868 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4618      	mov	r0, r3
 800480e:	f000 ffe0 	bl	80057d2 <SDMMC_CmdSendCID>
 8004812:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <SD_InitCard+0x40>
    {
      return errorstate;
 800481a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800481c:	e0a9      	b.n	8004972 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2100      	movs	r1, #0
 8004824:	4618      	mov	r0, r3
 8004826:	f000 fe26 	bl	8005476 <SDIO_GetResponse>
 800482a:	4602      	mov	r2, r0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2104      	movs	r1, #4
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fe1d 	bl	8005476 <SDIO_GetResponse>
 800483c:	4602      	mov	r2, r0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2108      	movs	r1, #8
 8004848:	4618      	mov	r0, r3
 800484a:	f000 fe14 	bl	8005476 <SDIO_GetResponse>
 800484e:	4602      	mov	r2, r0
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	210c      	movs	r1, #12
 800485a:	4618      	mov	r0, r3
 800485c:	f000 fe0b 	bl	8005476 <SDIO_GetResponse>
 8004860:	4602      	mov	r2, r0
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486c:	2b03      	cmp	r3, #3
 800486e:	d00d      	beq.n	800488c <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f107 020e 	add.w	r2, r7, #14
 8004878:	4611      	mov	r1, r2
 800487a:	4618      	mov	r0, r3
 800487c:	f000 ffe6 	bl	800584c <SDMMC_CmdSetRelAdd>
 8004880:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <SD_InitCard+0xae>
    {
      return errorstate;
 8004888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800488a:	e072      	b.n	8004972 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004890:	2b03      	cmp	r3, #3
 8004892:	d036      	beq.n	8004902 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004894:	89fb      	ldrh	r3, [r7, #14]
 8004896:	461a      	mov	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048a4:	041b      	lsls	r3, r3, #16
 80048a6:	4619      	mov	r1, r3
 80048a8:	4610      	mov	r0, r2
 80048aa:	f000 ffb0 	bl	800580e <SDMMC_CmdSendCSD>
 80048ae:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80048b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <SD_InitCard+0xdc>
    {
      return errorstate;
 80048b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b8:	e05b      	b.n	8004972 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2100      	movs	r1, #0
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 fdd8 	bl	8005476 <SDIO_GetResponse>
 80048c6:	4602      	mov	r2, r0
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2104      	movs	r1, #4
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fdcf 	bl	8005476 <SDIO_GetResponse>
 80048d8:	4602      	mov	r2, r0
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2108      	movs	r1, #8
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 fdc6 	bl	8005476 <SDIO_GetResponse>
 80048ea:	4602      	mov	r2, r0
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	210c      	movs	r1, #12
 80048f6:	4618      	mov	r0, r3
 80048f8:	f000 fdbd 	bl	8005476 <SDIO_GetResponse>
 80048fc:	4602      	mov	r2, r0
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2104      	movs	r1, #4
 8004908:	4618      	mov	r0, r3
 800490a:	f000 fdb4 	bl	8005476 <SDIO_GetResponse>
 800490e:	4603      	mov	r3, r0
 8004910:	0d1a      	lsrs	r2, r3, #20
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004916:	f107 0310 	add.w	r3, r7, #16
 800491a:	4619      	mov	r1, r3
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f7ff fd6f 	bl	8004400 <HAL_SD_GetCardCSD>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004928:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800492c:	e021      	b.n	8004972 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6819      	ldr	r1, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004936:	041b      	lsls	r3, r3, #16
 8004938:	2200      	movs	r2, #0
 800493a:	461c      	mov	r4, r3
 800493c:	4615      	mov	r5, r2
 800493e:	4622      	mov	r2, r4
 8004940:	462b      	mov	r3, r5
 8004942:	4608      	mov	r0, r1
 8004944:	f000 fea0 	bl	8005688 <SDMMC_CmdSelDesel>
 8004948:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800494a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <SD_InitCard+0x176>
  {
    return errorstate;
 8004950:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004952:	e00e      	b.n	8004972 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681d      	ldr	r5, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	466c      	mov	r4, sp
 800495c:	f103 0210 	add.w	r2, r3, #16
 8004960:	ca07      	ldmia	r2, {r0, r1, r2}
 8004962:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004966:	3304      	adds	r3, #4
 8004968:	cb0e      	ldmia	r3, {r1, r2, r3}
 800496a:	4628      	mov	r0, r5
 800496c:	f000 fcee 	bl	800534c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3740      	adds	r7, #64	; 0x40
 8004976:	46bd      	mov	sp, r7
 8004978:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800497c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	2300      	movs	r3, #0
 800498e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f000 fe9a 	bl	80056ce <SDMMC_CmdGoIdleState>
 800499a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	e072      	b.n	8004a8c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f000 fead 	bl	800570a <SDMMC_CmdOperCond>
 80049b0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00d      	beq.n	80049d4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 fe83 	bl	80056ce <SDMMC_CmdGoIdleState>
 80049c8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d004      	beq.n	80049da <SD_PowerON+0x5e>
    {
      return errorstate;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	e05b      	b.n	8004a8c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d137      	bne.n	8004a52 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2100      	movs	r1, #0
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 fead 	bl	8005748 <SDMMC_CmdAppCommand>
 80049ee:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d02d      	beq.n	8004a52 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80049f6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80049fa:	e047      	b.n	8004a8c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2100      	movs	r1, #0
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 fea0 	bl	8005748 <SDMMC_CmdAppCommand>
 8004a08:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <SD_PowerON+0x98>
    {
      return errorstate;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	e03b      	b.n	8004a8c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	491e      	ldr	r1, [pc, #120]	; (8004a94 <SD_PowerON+0x118>)
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 feb6 	bl	800578c <SDMMC_CmdAppOperCommand>
 8004a20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d002      	beq.n	8004a2e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004a2c:	e02e      	b.n	8004a8c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2100      	movs	r1, #0
 8004a34:	4618      	mov	r0, r3
 8004a36:	f000 fd1e 	bl	8005476 <SDIO_GetResponse>
 8004a3a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	0fdb      	lsrs	r3, r3, #31
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d101      	bne.n	8004a48 <SD_PowerON+0xcc>
 8004a44:	2301      	movs	r3, #1
 8004a46:	e000      	b.n	8004a4a <SD_PowerON+0xce>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	613b      	str	r3, [r7, #16]

    count++;
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d802      	bhi.n	8004a62 <SD_PowerON+0xe6>
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0cc      	beq.n	80049fc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d902      	bls.n	8004a72 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004a6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a70:	e00c      	b.n	8004a8c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	645a      	str	r2, [r3, #68]	; 0x44
 8004a82:	e002      	b.n	8004a8a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	c1100000 	.word	0xc1100000

08004a98 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d102      	bne.n	8004aae <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004aa8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004aac:	e018      	b.n	8004ae0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab6:	041b      	lsls	r3, r3, #16
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4610      	mov	r0, r2
 8004abc:	f000 fee7 	bl	800588e <SDMMC_CmdSendStatus>
 8004ac0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <SD_SendStatus+0x34>
  {
    return errorstate;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	e009      	b.n	8004ae0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 fccf 	bl	8005476 <SDIO_GetResponse>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e041      	b.n	8004b7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d106      	bne.n	8004b14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f7fc ff94 	bl	8001a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	3304      	adds	r3, #4
 8004b24:	4619      	mov	r1, r3
 8004b26:	4610      	mov	r0, r2
 8004b28:	f000 fa82 	bl	8005030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
	...

08004b88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d001      	beq.n	8004ba0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e044      	b.n	8004c2a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a1d      	ldr	r2, [pc, #116]	; (8004c34 <HAL_TIM_Base_Start_IT+0xac>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d018      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x6c>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a1c      	ldr	r2, [pc, #112]	; (8004c38 <HAL_TIM_Base_Start_IT+0xb0>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d013      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x6c>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bd4:	d00e      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x6c>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a18      	ldr	r2, [pc, #96]	; (8004c3c <HAL_TIM_Base_Start_IT+0xb4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d009      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x6c>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a16      	ldr	r2, [pc, #88]	; (8004c40 <HAL_TIM_Base_Start_IT+0xb8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d004      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0x6c>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a15      	ldr	r2, [pc, #84]	; (8004c44 <HAL_TIM_Base_Start_IT+0xbc>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d111      	bne.n	8004c18 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b06      	cmp	r3, #6
 8004c04:	d010      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 0201 	orr.w	r2, r2, #1
 8004c14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c16:	e007      	b.n	8004c28 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0201 	orr.w	r2, r2, #1
 8004c26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	40012c00 	.word	0x40012c00
 8004c38:	40013400 	.word	0x40013400
 8004c3c:	40000400 	.word	0x40000400
 8004c40:	40000800 	.word	0x40000800
 8004c44:	40000c00 	.word	0x40000c00

08004c48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f003 0302 	and.w	r3, r3, #2
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d122      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d11b      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f06f 0202 	mvn.w	r2, #2
 8004c74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	f003 0303 	and.w	r3, r3, #3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f9b4 	bl	8004ff8 <HAL_TIM_IC_CaptureCallback>
 8004c90:	e005      	b.n	8004c9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f9a7 	bl	8004fe6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f9b6 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	f003 0304 	and.w	r3, r3, #4
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d122      	bne.n	8004cf8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	f003 0304 	and.w	r3, r3, #4
 8004cbc:	2b04      	cmp	r3, #4
 8004cbe:	d11b      	bne.n	8004cf8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f06f 0204 	mvn.w	r2, #4
 8004cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2202      	movs	r2, #2
 8004cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 f98a 	bl	8004ff8 <HAL_TIM_IC_CaptureCallback>
 8004ce4:	e005      	b.n	8004cf2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 f97d 	bl	8004fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f98c 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	f003 0308 	and.w	r3, r3, #8
 8004d02:	2b08      	cmp	r3, #8
 8004d04:	d122      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f003 0308 	and.w	r3, r3, #8
 8004d10:	2b08      	cmp	r3, #8
 8004d12:	d11b      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f06f 0208 	mvn.w	r2, #8
 8004d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2204      	movs	r2, #4
 8004d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d003      	beq.n	8004d3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f960 	bl	8004ff8 <HAL_TIM_IC_CaptureCallback>
 8004d38:	e005      	b.n	8004d46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f953 	bl	8004fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 f962 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2b10      	cmp	r3, #16
 8004d58:	d122      	bne.n	8004da0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f003 0310 	and.w	r3, r3, #16
 8004d64:	2b10      	cmp	r3, #16
 8004d66:	d11b      	bne.n	8004da0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f06f 0210 	mvn.w	r2, #16
 8004d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2208      	movs	r2, #8
 8004d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f936 	bl	8004ff8 <HAL_TIM_IC_CaptureCallback>
 8004d8c:	e005      	b.n	8004d9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f929 	bl	8004fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 f938 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d10e      	bne.n	8004dcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d107      	bne.n	8004dcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f06f 0201 	mvn.w	r2, #1
 8004dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7fc fcea 	bl	80017a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd6:	2b80      	cmp	r3, #128	; 0x80
 8004dd8:	d10e      	bne.n	8004df8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de4:	2b80      	cmp	r3, #128	; 0x80
 8004de6:	d107      	bne.n	8004df8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 faa1 	bl	800533a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e02:	2b40      	cmp	r3, #64	; 0x40
 8004e04:	d10e      	bne.n	8004e24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e10:	2b40      	cmp	r3, #64	; 0x40
 8004e12:	d107      	bne.n	8004e24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f8fc 	bl	800501c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	f003 0320 	and.w	r3, r3, #32
 8004e2e:	2b20      	cmp	r3, #32
 8004e30:	d10e      	bne.n	8004e50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f003 0320 	and.w	r3, r3, #32
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	d107      	bne.n	8004e50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f06f 0220 	mvn.w	r2, #32
 8004e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fa6c 	bl	8005328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e50:	bf00      	nop
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d101      	bne.n	8004e74 <HAL_TIM_ConfigClockSource+0x1c>
 8004e70:	2302      	movs	r3, #2
 8004e72:	e0b4      	b.n	8004fde <HAL_TIM_ConfigClockSource+0x186>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68ba      	ldr	r2, [r7, #8]
 8004ea2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eac:	d03e      	beq.n	8004f2c <HAL_TIM_ConfigClockSource+0xd4>
 8004eae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eb2:	f200 8087 	bhi.w	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eba:	f000 8086 	beq.w	8004fca <HAL_TIM_ConfigClockSource+0x172>
 8004ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec2:	d87f      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec4:	2b70      	cmp	r3, #112	; 0x70
 8004ec6:	d01a      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0xa6>
 8004ec8:	2b70      	cmp	r3, #112	; 0x70
 8004eca:	d87b      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ecc:	2b60      	cmp	r3, #96	; 0x60
 8004ece:	d050      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0x11a>
 8004ed0:	2b60      	cmp	r3, #96	; 0x60
 8004ed2:	d877      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed4:	2b50      	cmp	r3, #80	; 0x50
 8004ed6:	d03c      	beq.n	8004f52 <HAL_TIM_ConfigClockSource+0xfa>
 8004ed8:	2b50      	cmp	r3, #80	; 0x50
 8004eda:	d873      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004edc:	2b40      	cmp	r3, #64	; 0x40
 8004ede:	d058      	beq.n	8004f92 <HAL_TIM_ConfigClockSource+0x13a>
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	d86f      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee4:	2b30      	cmp	r3, #48	; 0x30
 8004ee6:	d064      	beq.n	8004fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ee8:	2b30      	cmp	r3, #48	; 0x30
 8004eea:	d86b      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d060      	beq.n	8004fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d867      	bhi.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d05c      	beq.n	8004fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ef8:	2b10      	cmp	r3, #16
 8004efa:	d05a      	beq.n	8004fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004efc:	e062      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6899      	ldr	r1, [r3, #8]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f000 f980 	bl	8005212 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68ba      	ldr	r2, [r7, #8]
 8004f28:	609a      	str	r2, [r3, #8]
      break;
 8004f2a:	e04f      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6818      	ldr	r0, [r3, #0]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	6899      	ldr	r1, [r3, #8]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	f000 f969 	bl	8005212 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689a      	ldr	r2, [r3, #8]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f4e:	609a      	str	r2, [r3, #8]
      break;
 8004f50:	e03c      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6818      	ldr	r0, [r3, #0]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	6859      	ldr	r1, [r3, #4]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	f000 f8e0 	bl	8005124 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2150      	movs	r1, #80	; 0x50
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 f937 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004f70:	e02c      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6818      	ldr	r0, [r3, #0]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	6859      	ldr	r1, [r3, #4]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	f000 f8fe 	bl	8005180 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2160      	movs	r1, #96	; 0x60
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f000 f927 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004f90:	e01c      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6818      	ldr	r0, [r3, #0]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	6859      	ldr	r1, [r3, #4]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	f000 f8c0 	bl	8005124 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2140      	movs	r1, #64	; 0x40
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 f917 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004fb0:	e00c      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4619      	mov	r1, r3
 8004fbc:	4610      	mov	r0, r2
 8004fbe:	f000 f90e 	bl	80051de <TIM_ITRx_SetConfig>
      break;
 8004fc2:	e003      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc8:	e000      	b.n	8004fcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bc80      	pop	{r7}
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr

0800500a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	bc80      	pop	{r7}
 800501a:	4770      	bx	lr

0800501c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	bc80      	pop	{r7}
 800502c:	4770      	bx	lr
	...

08005030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005030:	b480      	push	{r7}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a33      	ldr	r2, [pc, #204]	; (8005110 <TIM_Base_SetConfig+0xe0>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d013      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a32      	ldr	r2, [pc, #200]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d00f      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005056:	d00b      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a2f      	ldr	r2, [pc, #188]	; (8005118 <TIM_Base_SetConfig+0xe8>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d007      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a2e      	ldr	r2, [pc, #184]	; (800511c <TIM_Base_SetConfig+0xec>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d003      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a2d      	ldr	r2, [pc, #180]	; (8005120 <TIM_Base_SetConfig+0xf0>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d108      	bne.n	8005082 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005076:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a22      	ldr	r2, [pc, #136]	; (8005110 <TIM_Base_SetConfig+0xe0>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d013      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a21      	ldr	r2, [pc, #132]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d00f      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005098:	d00b      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a1e      	ldr	r2, [pc, #120]	; (8005118 <TIM_Base_SetConfig+0xe8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d007      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a1d      	ldr	r2, [pc, #116]	; (800511c <TIM_Base_SetConfig+0xec>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d003      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a1c      	ldr	r2, [pc, #112]	; (8005120 <TIM_Base_SetConfig+0xf0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d108      	bne.n	80050c4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a09      	ldr	r2, [pc, #36]	; (8005110 <TIM_Base_SetConfig+0xe0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d003      	beq.n	80050f8 <TIM_Base_SetConfig+0xc8>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a08      	ldr	r2, [pc, #32]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d103      	bne.n	8005100 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	615a      	str	r2, [r3, #20]
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	bc80      	pop	{r7}
 800510e:	4770      	bx	lr
 8005110:	40012c00 	.word	0x40012c00
 8005114:	40013400 	.word	0x40013400
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40000c00 	.word	0x40000c00

08005124 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	f023 0201 	bic.w	r2, r3, #1
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800514e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	011b      	lsls	r3, r3, #4
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f023 030a 	bic.w	r3, r3, #10
 8005160:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4313      	orrs	r3, r2
 8005168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr

08005180 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a1b      	ldr	r3, [r3, #32]
 8005190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	f023 0210 	bic.w	r2, r3, #16
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	031b      	lsls	r3, r3, #12
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	621a      	str	r2, [r3, #32]
}
 80051d4:	bf00      	nop
 80051d6:	371c      	adds	r7, #28
 80051d8:	46bd      	mov	sp, r7
 80051da:	bc80      	pop	{r7}
 80051dc:	4770      	bx	lr

080051de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051de:	b480      	push	{r7}
 80051e0:	b085      	sub	sp, #20
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f043 0307 	orr.w	r3, r3, #7
 8005200:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	609a      	str	r2, [r3, #8]
}
 8005208:	bf00      	nop
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005212:	b480      	push	{r7}
 8005214:	b087      	sub	sp, #28
 8005216:	af00      	add	r7, sp, #0
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	60b9      	str	r1, [r7, #8]
 800521c:	607a      	str	r2, [r7, #4]
 800521e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800522c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	021a      	lsls	r2, r3, #8
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	431a      	orrs	r2, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	4313      	orrs	r3, r2
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	609a      	str	r2, [r3, #8]
}
 8005246:	bf00      	nop
 8005248:	371c      	adds	r7, #28
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr

08005250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005260:	2b01      	cmp	r3, #1
 8005262:	d101      	bne.n	8005268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005264:	2302      	movs	r3, #2
 8005266:	e050      	b.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800528e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	4313      	orrs	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a1b      	ldr	r2, [pc, #108]	; (8005314 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d018      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a19      	ldr	r2, [pc, #100]	; (8005318 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d013      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052be:	d00e      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a15      	ldr	r2, [pc, #84]	; (800531c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d009      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a14      	ldr	r2, [pc, #80]	; (8005320 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d004      	beq.n	80052de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a12      	ldr	r2, [pc, #72]	; (8005324 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d10c      	bne.n	80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68ba      	ldr	r2, [r7, #8]
 80052f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	bc80      	pop	{r7}
 8005312:	4770      	bx	lr
 8005314:	40012c00 	.word	0x40012c00
 8005318:	40013400 	.word	0x40013400
 800531c:	40000400 	.word	0x40000400
 8005320:	40000800 	.word	0x40000800
 8005324:	40000c00 	.word	0x40000c00

08005328 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	bc80      	pop	{r7}
 8005338:	4770      	bx	lr

0800533a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr

0800534c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800534c:	b084      	sub	sp, #16
 800534e:	b480      	push	{r7}
 8005350:	b085      	sub	sp, #20
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
 8005356:	f107 001c 	add.w	r0, r7, #28
 800535a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800535e:	2300      	movs	r3, #0
 8005360:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005362:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8005364:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8005366:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8005368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800536a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800536c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800536e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8005372:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8005376:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005378:	68fa      	ldr	r2, [r7, #12]
 800537a:	4313      	orrs	r3, r2
 800537c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8005386:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	431a      	orrs	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	bc80      	pop	{r7}
 800539c:	b004      	add	sp, #16
 800539e:	4770      	bx	lr

080053a0 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bc80      	pop	{r7}
 80053b6:	4770      	bx	lr

080053b8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr

080053d8 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2203      	movs	r2, #3
 80053e4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bc80      	pop	{r7}
 80053f0:	4770      	bx	lr

080053f2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0303 	and.w	r3, r3, #3
}
 8005402:	4618      	mov	r0, r3
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	bc80      	pop	{r7}
 800540a:	4770      	bx	lr

0800540c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005416:	2300      	movs	r3, #0
 8005418:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800542a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005430:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005436:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4313      	orrs	r3, r2
 800543c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005446:	f023 030f 	bic.w	r3, r3, #15
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	431a      	orrs	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	bc80      	pop	{r7}
 800545c:	4770      	bx	lr

0800545e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	b2db      	uxtb	r3, r3
}
 800546c:	4618      	mov	r0, r3
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	bc80      	pop	{r7}
 8005474:	4770      	bx	lr

08005476 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8005476:	b480      	push	{r7}
 8005478:	b085      	sub	sp, #20
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
 800547e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	3314      	adds	r3, #20
 8005484:	461a      	mov	r2, r3
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	4413      	add	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
}  
 8005490:	4618      	mov	r0, r3
 8005492:	3714      	adds	r7, #20
 8005494:	46bd      	mov	sp, r7
 8005496:	bc80      	pop	{r7}
 8005498:	4770      	bx	lr

0800549a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800549a:	b480      	push	{r7}
 800549c:	b085      	sub	sp, #20
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80054a4:	2300      	movs	r3, #0
 80054a6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80054c0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80054c6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80054cc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	431a      	orrs	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0

}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3714      	adds	r7, #20
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bc80      	pop	{r7}
 80054ee:	4770      	bx	lr

080054f0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80054fe:	2310      	movs	r3, #16
 8005500:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005502:	2340      	movs	r3, #64	; 0x40
 8005504:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800550a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800550e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005510:	f107 0308 	add.w	r3, r7, #8
 8005514:	4619      	mov	r1, r3
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7ff ff78 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800551c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005520:	2110      	movs	r1, #16
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f9d6 	bl	80058d4 <SDMMC_GetCmdResp1>
 8005528:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800552a:	69fb      	ldr	r3, [r7, #28]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3720      	adds	r7, #32
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005542:	2311      	movs	r3, #17
 8005544:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005546:	2340      	movs	r3, #64	; 0x40
 8005548:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800554a:	2300      	movs	r3, #0
 800554c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800554e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005552:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005554:	f107 0308 	add.w	r3, r7, #8
 8005558:	4619      	mov	r1, r3
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7ff ff56 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005560:	f241 3288 	movw	r2, #5000	; 0x1388
 8005564:	2111      	movs	r1, #17
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f9b4 	bl	80058d4 <SDMMC_GetCmdResp1>
 800556c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800556e:	69fb      	ldr	r3, [r7, #28]
}
 8005570:	4618      	mov	r0, r3
 8005572:	3720      	adds	r7, #32
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b088      	sub	sp, #32
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8005586:	2312      	movs	r3, #18
 8005588:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800558a:	2340      	movs	r3, #64	; 0x40
 800558c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005596:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005598:	f107 0308 	add.w	r3, r7, #8
 800559c:	4619      	mov	r1, r3
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7ff ff34 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80055a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80055a8:	2112      	movs	r1, #18
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f992 	bl	80058d4 <SDMMC_GetCmdResp1>
 80055b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80055b2:	69fb      	ldr	r3, [r7, #28]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3720      	adds	r7, #32
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b088      	sub	sp, #32
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80055ca:	2318      	movs	r3, #24
 80055cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80055ce:	2340      	movs	r3, #64	; 0x40
 80055d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80055d2:	2300      	movs	r3, #0
 80055d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80055d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80055dc:	f107 0308 	add.w	r3, r7, #8
 80055e0:	4619      	mov	r1, r3
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7ff ff12 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80055e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ec:	2118      	movs	r1, #24
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f970 	bl	80058d4 <SDMMC_GetCmdResp1>
 80055f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80055f6:	69fb      	ldr	r3, [r7, #28]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3720      	adds	r7, #32
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800560e:	2319      	movs	r3, #25
 8005610:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005612:	2340      	movs	r3, #64	; 0x40
 8005614:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005616:	2300      	movs	r3, #0
 8005618:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800561a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800561e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005620:	f107 0308 	add.w	r3, r7, #8
 8005624:	4619      	mov	r1, r3
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7ff fef0 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800562c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005630:	2119      	movs	r1, #25
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f94e 	bl	80058d4 <SDMMC_GetCmdResp1>
 8005638:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800563a:	69fb      	ldr	r3, [r7, #28]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3720      	adds	r7, #32
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b088      	sub	sp, #32
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005650:	230c      	movs	r3, #12
 8005652:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005654:	2340      	movs	r3, #64	; 0x40
 8005656:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800565c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005660:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005662:	f107 0308 	add.w	r3, r7, #8
 8005666:	4619      	mov	r1, r3
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f7ff fecf 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800566e:	4a05      	ldr	r2, [pc, #20]	; (8005684 <SDMMC_CmdStopTransfer+0x40>)
 8005670:	210c      	movs	r1, #12
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f92e 	bl	80058d4 <SDMMC_GetCmdResp1>
 8005678:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800567a:	69fb      	ldr	r3, [r7, #28]
}
 800567c:	4618      	mov	r0, r3
 800567e:	3720      	adds	r7, #32
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	05f5e100 	.word	0x05f5e100

08005688 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	; 0x28
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005698:	2307      	movs	r3, #7
 800569a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800569c:	2340      	movs	r3, #64	; 0x40
 800569e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80056a0:	2300      	movs	r3, #0
 80056a2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80056a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056a8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056aa:	f107 0310 	add.w	r3, r7, #16
 80056ae:	4619      	mov	r1, r3
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f7ff feab 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80056b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056ba:	2107      	movs	r1, #7
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f909 	bl	80058d4 <SDMMC_GetCmdResp1>
 80056c2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80056c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3728      	adds	r7, #40	; 0x28
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b088      	sub	sp, #32
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80056da:	2300      	movs	r3, #0
 80056dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80056de:	2300      	movs	r3, #0
 80056e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80056e2:	2300      	movs	r3, #0
 80056e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80056e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056ec:	f107 0308 	add.w	r3, r7, #8
 80056f0:	4619      	mov	r1, r3
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7ff fe8a 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 fb21 	bl	8005d40 <SDMMC_GetCmdError>
 80056fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005700:	69fb      	ldr	r3, [r7, #28]
}
 8005702:	4618      	mov	r0, r3
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b088      	sub	sp, #32
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005712:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8005716:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005718:	2308      	movs	r3, #8
 800571a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800571c:	2340      	movs	r3, #64	; 0x40
 800571e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005720:	2300      	movs	r3, #0
 8005722:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005724:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005728:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800572a:	f107 0308 	add.w	r3, r7, #8
 800572e:	4619      	mov	r1, r3
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f7ff fe6b 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 fab4 	bl	8005ca4 <SDMMC_GetCmdResp7>
 800573c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800573e:	69fb      	ldr	r3, [r7, #28]
}
 8005740:	4618      	mov	r0, r3
 8005742:	3720      	adds	r7, #32
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b088      	sub	sp, #32
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005756:	2337      	movs	r3, #55	; 0x37
 8005758:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800575a:	2340      	movs	r3, #64	; 0x40
 800575c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800575e:	2300      	movs	r3, #0
 8005760:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005766:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005768:	f107 0308 	add.w	r3, r7, #8
 800576c:	4619      	mov	r1, r3
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff fe4c 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8005774:	f241 3288 	movw	r2, #5000	; 0x1388
 8005778:	2137      	movs	r1, #55	; 0x37
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f8aa 	bl	80058d4 <SDMMC_GetCmdResp1>
 8005780:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005782:	69fb      	ldr	r3, [r7, #28]
}
 8005784:	4618      	mov	r0, r3
 8005786:	3720      	adds	r7, #32
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b088      	sub	sp, #32
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800579c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80057a2:	2329      	movs	r3, #41	; 0x29
 80057a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80057a6:	2340      	movs	r3, #64	; 0x40
 80057a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80057aa:	2300      	movs	r3, #0
 80057ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80057ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80057b4:	f107 0308 	add.w	r3, r7, #8
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7ff fe26 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f9bd 	bl	8005b40 <SDMMC_GetCmdResp3>
 80057c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057c8:	69fb      	ldr	r3, [r7, #28]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3720      	adds	r7, #32
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b088      	sub	sp, #32
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80057da:	2300      	movs	r3, #0
 80057dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80057de:	2302      	movs	r3, #2
 80057e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80057e2:	23c0      	movs	r3, #192	; 0xc0
 80057e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80057e6:	2300      	movs	r3, #0
 80057e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80057ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057ee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80057f0:	f107 0308 	add.w	r3, r7, #8
 80057f4:	4619      	mov	r1, r3
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7ff fe08 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f957 	bl	8005ab0 <SDMMC_GetCmdResp2>
 8005802:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005804:	69fb      	ldr	r3, [r7, #28]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3720      	adds	r7, #32
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b088      	sub	sp, #32
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
 8005816:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800581c:	2309      	movs	r3, #9
 800581e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005820:	23c0      	movs	r3, #192	; 0xc0
 8005822:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005824:	2300      	movs	r3, #0
 8005826:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800582c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800582e:	f107 0308 	add.w	r3, r7, #8
 8005832:	4619      	mov	r1, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f7ff fde9 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f938 	bl	8005ab0 <SDMMC_GetCmdResp2>
 8005840:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005842:	69fb      	ldr	r3, [r7, #28]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3720      	adds	r7, #32
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b088      	sub	sp, #32
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005856:	2300      	movs	r3, #0
 8005858:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800585a:	2303      	movs	r3, #3
 800585c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800585e:	2340      	movs	r3, #64	; 0x40
 8005860:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005862:	2300      	movs	r3, #0
 8005864:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800586a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800586c:	f107 0308 	add.w	r3, r7, #8
 8005870:	4619      	mov	r1, r3
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f7ff fdca 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005878:	683a      	ldr	r2, [r7, #0]
 800587a:	2103      	movs	r1, #3
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 f99b 	bl	8005bb8 <SDMMC_GetCmdResp6>
 8005882:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005884:	69fb      	ldr	r3, [r7, #28]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3720      	adds	r7, #32
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b088      	sub	sp, #32
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
 8005896:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800589c:	230d      	movs	r3, #13
 800589e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80058a0:	2340      	movs	r3, #64	; 0x40
 80058a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80058a4:	2300      	movs	r3, #0
 80058a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058ae:	f107 0308 	add.w	r3, r7, #8
 80058b2:	4619      	mov	r1, r3
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7ff fda9 	bl	800540c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80058ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80058be:	210d      	movs	r1, #13
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f807 	bl	80058d4 <SDMMC_GetCmdResp1>
 80058c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80058c8:	69fb      	ldr	r3, [r7, #28]
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3720      	adds	r7, #32
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
	...

080058d4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b088      	sub	sp, #32
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	460b      	mov	r3, r1
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80058e2:	4b70      	ldr	r3, [pc, #448]	; (8005aa4 <SDMMC_GetCmdResp1+0x1d0>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a70      	ldr	r2, [pc, #448]	; (8005aa8 <SDMMC_GetCmdResp1+0x1d4>)
 80058e8:	fba2 2303 	umull	r2, r3, r2, r3
 80058ec:	0a5a      	lsrs	r2, r3, #9
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	fb02 f303 	mul.w	r3, r2, r3
 80058f4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	1e5a      	subs	r2, r3, #1
 80058fa:	61fa      	str	r2, [r7, #28]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d102      	bne.n	8005906 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005900:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005904:	e0c9      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800590a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0ef      	beq.n	80058f6 <SDMMC_GetCmdResp1+0x22>
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1ea      	bne.n	80058f6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d004      	beq.n	8005936 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2204      	movs	r2, #4
 8005930:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005932:	2304      	movs	r3, #4
 8005934:	e0b1      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d004      	beq.n	800594c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2201      	movs	r2, #1
 8005946:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005948:	2301      	movs	r3, #1
 800594a:	e0a6      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	22c5      	movs	r2, #197	; 0xc5
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f7ff fd83 	bl	800545e <SDIO_GetCommandResponse>
 8005958:	4603      	mov	r3, r0
 800595a:	461a      	mov	r2, r3
 800595c:	7afb      	ldrb	r3, [r7, #11]
 800595e:	4293      	cmp	r3, r2
 8005960:	d001      	beq.n	8005966 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005962:	2301      	movs	r3, #1
 8005964:	e099      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005966:	2100      	movs	r1, #0
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f7ff fd84 	bl	8005476 <SDIO_GetResponse>
 800596e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	4b4e      	ldr	r3, [pc, #312]	; (8005aac <SDMMC_GetCmdResp1+0x1d8>)
 8005974:	4013      	ands	r3, r2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800597a:	2300      	movs	r3, #0
 800597c:	e08d      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	2b00      	cmp	r3, #0
 8005982:	da02      	bge.n	800598a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005984:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005988:	e087      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d001      	beq.n	8005998 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005994:	2340      	movs	r3, #64	; 0x40
 8005996:	e080      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80059a2:	2380      	movs	r3, #128	; 0x80
 80059a4:	e079      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80059b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80059b4:	e071      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d002      	beq.n	80059c6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80059c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059c4:	e069      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d002      	beq.n	80059d6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80059d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059d4:	e061      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80059e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80059e4:	e059      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d002      	beq.n	80059f6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80059f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059f4:	e051      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d002      	beq.n	8005a06 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005a00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a04:	e049      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d002      	beq.n	8005a16 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005a10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005a14:	e041      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d002      	beq.n	8005a26 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005a20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a24:	e039      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005a30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a34:	e031      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d002      	beq.n	8005a46 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005a40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005a44:	e029      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005a50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005a54:	e021      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d002      	beq.n	8005a66 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005a60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005a64:	e019      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005a70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005a74:	e011      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d002      	beq.n	8005a86 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005a80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a84:	e009      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d002      	beq.n	8005a96 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005a90:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005a94:	e001      	b.n	8005a9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3720      	adds	r7, #32
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	20000028 	.word	0x20000028
 8005aa8:	10624dd3 	.word	0x10624dd3
 8005aac:	fdffe008 	.word	0xfdffe008

08005ab0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005ab8:	4b1f      	ldr	r3, [pc, #124]	; (8005b38 <SDMMC_GetCmdResp2+0x88>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a1f      	ldr	r2, [pc, #124]	; (8005b3c <SDMMC_GetCmdResp2+0x8c>)
 8005abe:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac2:	0a5b      	lsrs	r3, r3, #9
 8005ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac8:	fb02 f303 	mul.w	r3, r2, r3
 8005acc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	1e5a      	subs	r2, r3, #1
 8005ad2:	60fa      	str	r2, [r7, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d102      	bne.n	8005ade <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005ad8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005adc:	e026      	b.n	8005b2c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0ef      	beq.n	8005ace <SDMMC_GetCmdResp2+0x1e>
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1ea      	bne.n	8005ace <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005afc:	f003 0304 	and.w	r3, r3, #4
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d004      	beq.n	8005b0e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2204      	movs	r2, #4
 8005b08:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005b0a:	2304      	movs	r3, #4
 8005b0c:	e00e      	b.n	8005b2c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d004      	beq.n	8005b24 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e003      	b.n	8005b2c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	22c5      	movs	r2, #197	; 0xc5
 8005b28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	20000028 	.word	0x20000028
 8005b3c:	10624dd3 	.word	0x10624dd3

08005b40 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005b48:	4b19      	ldr	r3, [pc, #100]	; (8005bb0 <SDMMC_GetCmdResp3+0x70>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a19      	ldr	r2, [pc, #100]	; (8005bb4 <SDMMC_GetCmdResp3+0x74>)
 8005b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b52:	0a5b      	lsrs	r3, r3, #9
 8005b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b58:	fb02 f303 	mul.w	r3, r2, r3
 8005b5c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	1e5a      	subs	r2, r3, #1
 8005b62:	60fa      	str	r2, [r7, #12]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d102      	bne.n	8005b6e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005b68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005b6c:	e01b      	b.n	8005ba6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b72:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d0ef      	beq.n	8005b5e <SDMMC_GetCmdResp3+0x1e>
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1ea      	bne.n	8005b5e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b8c:	f003 0304 	and.w	r3, r3, #4
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d004      	beq.n	8005b9e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2204      	movs	r2, #4
 8005b98:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005b9a:	2304      	movs	r3, #4
 8005b9c:	e003      	b.n	8005ba6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	22c5      	movs	r2, #197	; 0xc5
 8005ba2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bc80      	pop	{r7}
 8005bae:	4770      	bx	lr
 8005bb0:	20000028 	.word	0x20000028
 8005bb4:	10624dd3 	.word	0x10624dd3

08005bb8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	607a      	str	r2, [r7, #4]
 8005bc4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005bc6:	4b35      	ldr	r3, [pc, #212]	; (8005c9c <SDMMC_GetCmdResp6+0xe4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a35      	ldr	r2, [pc, #212]	; (8005ca0 <SDMMC_GetCmdResp6+0xe8>)
 8005bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd0:	0a5b      	lsrs	r3, r3, #9
 8005bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bd6:	fb02 f303 	mul.w	r3, r2, r3
 8005bda:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	1e5a      	subs	r2, r3, #1
 8005be0:	61fa      	str	r2, [r7, #28]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d102      	bne.n	8005bec <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005be6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005bea:	e052      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bf0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d0ef      	beq.n	8005bdc <SDMMC_GetCmdResp6+0x24>
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1ea      	bne.n	8005bdc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c0a:	f003 0304 	and.w	r3, r3, #4
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d004      	beq.n	8005c1c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2204      	movs	r2, #4
 8005c16:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005c18:	2304      	movs	r3, #4
 8005c1a:	e03a      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d004      	beq.n	8005c32 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e02f      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f7ff fc13 	bl	800545e <SDIO_GetCommandResponse>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	7afb      	ldrb	r3, [r7, #11]
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d001      	beq.n	8005c46 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e025      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	22c5      	movs	r2, #197	; 0xc5
 8005c4a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005c4c:	2100      	movs	r1, #0
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f7ff fc11 	bl	8005476 <SDIO_GetResponse>
 8005c54:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d106      	bne.n	8005c6e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	0c1b      	lsrs	r3, r3, #16
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e011      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005c78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c7c:	e009      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d002      	beq.n	8005c8e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005c88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c8c:	e001      	b.n	8005c92 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005c8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3720      	adds	r7, #32
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	20000028 	.word	0x20000028
 8005ca0:	10624dd3 	.word	0x10624dd3

08005ca4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005cac:	4b22      	ldr	r3, [pc, #136]	; (8005d38 <SDMMC_GetCmdResp7+0x94>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a22      	ldr	r2, [pc, #136]	; (8005d3c <SDMMC_GetCmdResp7+0x98>)
 8005cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb6:	0a5b      	lsrs	r3, r3, #9
 8005cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cbc:	fb02 f303 	mul.w	r3, r2, r3
 8005cc0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	1e5a      	subs	r2, r3, #1
 8005cc6:	60fa      	str	r2, [r7, #12]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d102      	bne.n	8005cd2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005ccc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005cd0:	e02c      	b.n	8005d2c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0ef      	beq.n	8005cc2 <SDMMC_GetCmdResp7+0x1e>
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1ea      	bne.n	8005cc2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d004      	beq.n	8005d02 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2204      	movs	r2, #4
 8005cfc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005cfe:	2304      	movs	r3, #4
 8005d00:	e014      	b.n	8005d2c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d004      	beq.n	8005d18 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e009      	b.n	8005d2c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2240      	movs	r2, #64	; 0x40
 8005d28:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005d2a:	2300      	movs	r3, #0
  
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bc80      	pop	{r7}
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	20000028 	.word	0x20000028
 8005d3c:	10624dd3 	.word	0x10624dd3

08005d40 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005d48:	4b10      	ldr	r3, [pc, #64]	; (8005d8c <SDMMC_GetCmdError+0x4c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a10      	ldr	r2, [pc, #64]	; (8005d90 <SDMMC_GetCmdError+0x50>)
 8005d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d52:	0a5b      	lsrs	r3, r3, #9
 8005d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d58:	fb02 f303 	mul.w	r3, r2, r3
 8005d5c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	1e5a      	subs	r2, r3, #1
 8005d62:	60fa      	str	r2, [r7, #12]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d102      	bne.n	8005d6e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005d68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005d6c:	e009      	b.n	8005d82 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d0f1      	beq.n	8005d5e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	22c5      	movs	r2, #197	; 0xc5
 8005d7e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr
 8005d8c:	20000028 	.word	0x20000028
 8005d90:	10624dd3 	.word	0x10624dd3

08005d94 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005d98:	4904      	ldr	r1, [pc, #16]	; (8005dac <MX_FATFS_Init+0x18>)
 8005d9a:	4805      	ldr	r0, [pc, #20]	; (8005db0 <MX_FATFS_Init+0x1c>)
 8005d9c:	f002 fc90 	bl	80086c0 <FATFS_LinkDriver>
 8005da0:	4603      	mov	r3, r0
 8005da2:	461a      	mov	r2, r3
 8005da4:	4b03      	ldr	r3, [pc, #12]	; (8005db4 <MX_FATFS_Init+0x20>)
 8005da6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005da8:	bf00      	nop
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	200043d0 	.word	0x200043d0
 8005db0:	08008b00 	.word	0x08008b00
 8005db4:	200043cc 	.word	0x200043cc

08005db8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005db8:	b480      	push	{r7}
 8005dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005dbc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr
	...

08005dc8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8005dd2:	f000 f86b 	bl	8005eac <BSP_SD_IsDetected>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d001      	beq.n	8005de0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e005      	b.n	8005dec <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8005de0:	4804      	ldr	r0, [pc, #16]	; (8005df4 <BSP_SD_Init+0x2c>)
 8005de2:	f7fd fef9 	bl	8003bd8 <HAL_SD_Init>
 8005de6:	4603      	mov	r3, r0
 8005de8:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8005dea:	79fb      	ldrb	r3, [r7, #7]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	200000bc 	.word	0x200000bc

08005df8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af02      	add	r7, sp, #8
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
 8005e04:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005e06:	2300      	movs	r3, #0
 8005e08:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	68f9      	ldr	r1, [r7, #12]
 8005e14:	4806      	ldr	r0, [pc, #24]	; (8005e30 <BSP_SD_ReadBlocks+0x38>)
 8005e16:	f7fd ff8f 	bl	8003d38 <HAL_SD_ReadBlocks>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3718      	adds	r7, #24
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	200000bc 	.word	0x200000bc

08005e34 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af02      	add	r7, sp, #8
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
 8005e40:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8005e42:	2300      	movs	r3, #0
 8005e44:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	68f9      	ldr	r1, [r7, #12]
 8005e50:	4806      	ldr	r0, [pc, #24]	; (8005e6c <BSP_SD_WriteBlocks+0x38>)
 8005e52:	f7fe f94f 	bl	80040f4 <HAL_SD_WriteBlocks>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d001      	beq.n	8005e60 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	200000bc 	.word	0x200000bc

08005e70 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8005e74:	4805      	ldr	r0, [pc, #20]	; (8005e8c <BSP_SD_GetCardState+0x1c>)
 8005e76:	f7fe fc92 	bl	800479e <HAL_SD_GetCardState>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	bf14      	ite	ne
 8005e80:	2301      	movne	r3, #1
 8005e82:	2300      	moveq	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	200000bc 	.word	0x200000bc

08005e90 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	4803      	ldr	r0, [pc, #12]	; (8005ea8 <BSP_SD_GetCardInfo+0x18>)
 8005e9c:	f7fe fc54 	bl	8004748 <HAL_SD_GetCardInfo>
}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	200000bc 	.word	0x200000bc

08005eac <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8005eb6:	f000 f80b 	bl	8005ed0 <BSP_PlatformIsDetected>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d101      	bne.n	8005ec4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8005ec4:	79fb      	ldrb	r3, [r7, #7]
 8005ec6:	b2db      	uxtb	r3, r3
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3708      	adds	r7, #8
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8005eda:	2180      	movs	r1, #128	; 0x80
 8005edc:	4806      	ldr	r0, [pc, #24]	; (8005ef8 <BSP_PlatformIsDetected+0x28>)
 8005ede:	f7fc fe77 	bl	8002bd0 <HAL_GPIO_ReadPin>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d001      	beq.n	8005eec <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8005eec:	79fb      	ldrb	r3, [r7, #7]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40011000 	.word	0x40011000

08005efc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	4603      	mov	r3, r0
 8005f04:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005f06:	79fb      	ldrb	r3, [r7, #7]
 8005f08:	4a08      	ldr	r2, [pc, #32]	; (8005f2c <disk_status+0x30>)
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	79fa      	ldrb	r2, [r7, #7]
 8005f14:	4905      	ldr	r1, [pc, #20]	; (8005f2c <disk_status+0x30>)
 8005f16:	440a      	add	r2, r1
 8005f18:	7a12      	ldrb	r2, [r2, #8]
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	4798      	blx	r3
 8005f1e:	4603      	mov	r3, r0
 8005f20:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	200043f4 	.word	0x200043f4

08005f30 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	4603      	mov	r3, r0
 8005f38:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8005f3e:	79fb      	ldrb	r3, [r7, #7]
 8005f40:	4a0d      	ldr	r2, [pc, #52]	; (8005f78 <disk_initialize+0x48>)
 8005f42:	5cd3      	ldrb	r3, [r2, r3]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d111      	bne.n	8005f6c <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8005f48:	79fb      	ldrb	r3, [r7, #7]
 8005f4a:	4a0b      	ldr	r2, [pc, #44]	; (8005f78 <disk_initialize+0x48>)
 8005f4c:	2101      	movs	r1, #1
 8005f4e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005f50:	79fb      	ldrb	r3, [r7, #7]
 8005f52:	4a09      	ldr	r2, [pc, #36]	; (8005f78 <disk_initialize+0x48>)
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	79fa      	ldrb	r2, [r7, #7]
 8005f5e:	4906      	ldr	r1, [pc, #24]	; (8005f78 <disk_initialize+0x48>)
 8005f60:	440a      	add	r2, r1
 8005f62:	7a12      	ldrb	r2, [r2, #8]
 8005f64:	4610      	mov	r0, r2
 8005f66:	4798      	blx	r3
 8005f68:	4603      	mov	r3, r0
 8005f6a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	200043f4 	.word	0x200043f4

08005f7c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005f7c:	b590      	push	{r4, r7, lr}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60b9      	str	r1, [r7, #8]
 8005f84:	607a      	str	r2, [r7, #4]
 8005f86:	603b      	str	r3, [r7, #0]
 8005f88:	4603      	mov	r3, r0
 8005f8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005f8c:	7bfb      	ldrb	r3, [r7, #15]
 8005f8e:	4a0a      	ldr	r2, [pc, #40]	; (8005fb8 <disk_read+0x3c>)
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4413      	add	r3, r2
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	689c      	ldr	r4, [r3, #8]
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
 8005f9a:	4a07      	ldr	r2, [pc, #28]	; (8005fb8 <disk_read+0x3c>)
 8005f9c:	4413      	add	r3, r2
 8005f9e:	7a18      	ldrb	r0, [r3, #8]
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	47a0      	blx	r4
 8005fa8:	4603      	mov	r3, r0
 8005faa:	75fb      	strb	r3, [r7, #23]
  return res;
 8005fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	371c      	adds	r7, #28
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd90      	pop	{r4, r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	200043f4 	.word	0x200043f4

08005fbc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005fbc:	b590      	push	{r4, r7, lr}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	607a      	str	r2, [r7, #4]
 8005fc6:	603b      	str	r3, [r7, #0]
 8005fc8:	4603      	mov	r3, r0
 8005fca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
 8005fce:	4a0a      	ldr	r2, [pc, #40]	; (8005ff8 <disk_write+0x3c>)
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	68dc      	ldr	r4, [r3, #12]
 8005fd8:	7bfb      	ldrb	r3, [r7, #15]
 8005fda:	4a07      	ldr	r2, [pc, #28]	; (8005ff8 <disk_write+0x3c>)
 8005fdc:	4413      	add	r3, r2
 8005fde:	7a18      	ldrb	r0, [r3, #8]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	68b9      	ldr	r1, [r7, #8]
 8005fe6:	47a0      	blx	r4
 8005fe8:	4603      	mov	r3, r0
 8005fea:	75fb      	strb	r3, [r7, #23]
  return res;
 8005fec:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	371c      	adds	r7, #28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd90      	pop	{r4, r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	200043f4 	.word	0x200043f4

08005ffc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	4603      	mov	r3, r0
 8006004:	603a      	str	r2, [r7, #0]
 8006006:	71fb      	strb	r3, [r7, #7]
 8006008:	460b      	mov	r3, r1
 800600a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800600c:	79fb      	ldrb	r3, [r7, #7]
 800600e:	4a09      	ldr	r2, [pc, #36]	; (8006034 <disk_ioctl+0x38>)
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	79fa      	ldrb	r2, [r7, #7]
 800601a:	4906      	ldr	r1, [pc, #24]	; (8006034 <disk_ioctl+0x38>)
 800601c:	440a      	add	r2, r1
 800601e:	7a10      	ldrb	r0, [r2, #8]
 8006020:	79b9      	ldrb	r1, [r7, #6]
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	4798      	blx	r3
 8006026:	4603      	mov	r3, r0
 8006028:	73fb      	strb	r3, [r7, #15]
  return res;
 800602a:	7bfb      	ldrb	r3, [r7, #15]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3710      	adds	r7, #16
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	200043f4 	.word	0x200043f4

08006038 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006038:	b480      	push	{r7}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800604c:	e007      	b.n	800605e <mem_cpy+0x26>
		*d++ = *s++;
 800604e:	693a      	ldr	r2, [r7, #16]
 8006050:	1c53      	adds	r3, r2, #1
 8006052:	613b      	str	r3, [r7, #16]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	1c59      	adds	r1, r3, #1
 8006058:	6179      	str	r1, [r7, #20]
 800605a:	7812      	ldrb	r2, [r2, #0]
 800605c:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	1e5a      	subs	r2, r3, #1
 8006062:	607a      	str	r2, [r7, #4]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1f2      	bne.n	800604e <mem_cpy+0x16>
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop
 800606c:	371c      	adds	r7, #28
 800606e:	46bd      	mov	sp, r7
 8006070:	bc80      	pop	{r7}
 8006072:	4770      	bx	lr

08006074 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8006084:	e005      	b.n	8006092 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	1c5a      	adds	r2, r3, #1
 800608a:	617a      	str	r2, [r7, #20]
 800608c:	68ba      	ldr	r2, [r7, #8]
 800608e:	b2d2      	uxtb	r2, r2
 8006090:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	1e5a      	subs	r2, r3, #1
 8006096:	607a      	str	r2, [r7, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1f4      	bne.n	8006086 <mem_set+0x12>
}
 800609c:	bf00      	nop
 800609e:	bf00      	nop
 80060a0:	371c      	adds	r7, #28
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bc80      	pop	{r7}
 80060a6:	4770      	bx	lr

080060a8 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 80060a8:	b480      	push	{r7}
 80060aa:	b089      	sub	sp, #36	; 0x24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	61fb      	str	r3, [r7, #28]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80060c0:	bf00      	nop
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	1e5a      	subs	r2, r3, #1
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00d      	beq.n	80060e8 <mem_cmp+0x40>
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	61fa      	str	r2, [r7, #28]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	4619      	mov	r1, r3
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	61ba      	str	r2, [r7, #24]
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	1acb      	subs	r3, r1, r3
 80060e0:	617b      	str	r3, [r7, #20]
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d0ec      	beq.n	80060c2 <mem_cmp+0x1a>
	return r;
 80060e8:	697b      	ldr	r3, [r7, #20]
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3724      	adds	r7, #36	; 0x24
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bc80      	pop	{r7}
 80060f2:	4770      	bx	lr

080060f4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80060fe:	e002      	b.n	8006106 <chk_chr+0x12>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	3301      	adds	r3, #1
 8006104:	607b      	str	r3, [r7, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d005      	beq.n	800611a <chk_chr+0x26>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	461a      	mov	r2, r3
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	4293      	cmp	r3, r2
 8006118:	d1f2      	bne.n	8006100 <chk_chr+0xc>
	return *str;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	781b      	ldrb	r3, [r3, #0]
}
 800611e:	4618      	mov	r0, r3
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	bc80      	pop	{r7}
 8006126:	4770      	bx	lr

08006128 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006132:	2300      	movs	r3, #0
 8006134:	60bb      	str	r3, [r7, #8]
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	60fb      	str	r3, [r7, #12]
 800613a:	e038      	b.n	80061ae <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800613c:	492f      	ldr	r1, [pc, #188]	; (80061fc <chk_lock+0xd4>)
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	4613      	mov	r3, r2
 8006142:	005b      	lsls	r3, r3, #1
 8006144:	4413      	add	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	440b      	add	r3, r1
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d029      	beq.n	80061a4 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8006150:	492a      	ldr	r1, [pc, #168]	; (80061fc <chk_lock+0xd4>)
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	4613      	mov	r3, r2
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	4413      	add	r3, r2
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	440b      	add	r3, r1
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006166:	429a      	cmp	r2, r3
 8006168:	d11e      	bne.n	80061a8 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800616a:	4924      	ldr	r1, [pc, #144]	; (80061fc <chk_lock+0xd4>)
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	4613      	mov	r3, r2
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	4413      	add	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	440b      	add	r3, r1
 8006178:	3304      	adds	r3, #4
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8006182:	429a      	cmp	r2, r3
 8006184:	d110      	bne.n	80061a8 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8006186:	491d      	ldr	r1, [pc, #116]	; (80061fc <chk_lock+0xd4>)
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4613      	mov	r3, r2
 800618c:	005b      	lsls	r3, r3, #1
 800618e:	4413      	add	r3, r2
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	440b      	add	r3, r1
 8006194:	3308      	adds	r3, #8
 8006196:	881a      	ldrh	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800619e:	429a      	cmp	r2, r3
 80061a0:	d102      	bne.n	80061a8 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 80061a2:	e007      	b.n	80061b4 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 80061a4:	2301      	movs	r3, #1
 80061a6:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d9c3      	bls.n	800613c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d109      	bne.n	80061ce <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d102      	bne.n	80061c6 <chk_lock+0x9e>
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d101      	bne.n	80061ca <chk_lock+0xa2>
 80061c6:	2300      	movs	r3, #0
 80061c8:	e013      	b.n	80061f2 <chk_lock+0xca>
 80061ca:	2312      	movs	r3, #18
 80061cc:	e011      	b.n	80061f2 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10b      	bne.n	80061ec <chk_lock+0xc4>
 80061d4:	4909      	ldr	r1, [pc, #36]	; (80061fc <chk_lock+0xd4>)
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	4613      	mov	r3, r2
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	4413      	add	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	440b      	add	r3, r1
 80061e2:	330a      	adds	r3, #10
 80061e4:	881b      	ldrh	r3, [r3, #0]
 80061e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061ea:	d101      	bne.n	80061f0 <chk_lock+0xc8>
 80061ec:	2310      	movs	r3, #16
 80061ee:	e000      	b.n	80061f2 <chk_lock+0xca>
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bc80      	pop	{r7}
 80061fa:	4770      	bx	lr
 80061fc:	200043dc 	.word	0x200043dc

08006200 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006206:	2300      	movs	r3, #0
 8006208:	607b      	str	r3, [r7, #4]
 800620a:	e002      	b.n	8006212 <enq_lock+0x12>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	3301      	adds	r3, #1
 8006210:	607b      	str	r3, [r7, #4]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d809      	bhi.n	800622c <enq_lock+0x2c>
 8006218:	490a      	ldr	r1, [pc, #40]	; (8006244 <enq_lock+0x44>)
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	4613      	mov	r3, r2
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	4413      	add	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	440b      	add	r3, r1
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1ef      	bne.n	800620c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b02      	cmp	r3, #2
 8006230:	bf14      	ite	ne
 8006232:	2301      	movne	r3, #1
 8006234:	2300      	moveq	r3, #0
 8006236:	b2db      	uxtb	r3, r3
}
 8006238:	4618      	mov	r0, r3
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop
 8006244:	200043dc 	.word	0x200043dc

08006248 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006252:	2300      	movs	r3, #0
 8006254:	60fb      	str	r3, [r7, #12]
 8006256:	e02b      	b.n	80062b0 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8006258:	4955      	ldr	r1, [pc, #340]	; (80063b0 <inc_lock+0x168>)
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	4613      	mov	r3, r2
 800625e:	005b      	lsls	r3, r3, #1
 8006260:	4413      	add	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	440b      	add	r3, r1
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800626e:	429a      	cmp	r2, r3
 8006270:	d11b      	bne.n	80062aa <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 8006272:	494f      	ldr	r1, [pc, #316]	; (80063b0 <inc_lock+0x168>)
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	4613      	mov	r3, r2
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	4413      	add	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	440b      	add	r3, r1
 8006280:	3304      	adds	r3, #4
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800628a:	429a      	cmp	r2, r3
 800628c:	d10d      	bne.n	80062aa <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800628e:	4948      	ldr	r1, [pc, #288]	; (80063b0 <inc_lock+0x168>)
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	4613      	mov	r3, r2
 8006294:	005b      	lsls	r3, r3, #1
 8006296:	4413      	add	r3, r2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	440b      	add	r3, r1
 800629c:	3308      	adds	r3, #8
 800629e:	881a      	ldrh	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d006      	beq.n	80062b8 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	3301      	adds	r3, #1
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d9d0      	bls.n	8006258 <inc_lock+0x10>
 80062b6:	e000      	b.n	80062ba <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 80062b8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d145      	bne.n	800634c <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80062c0:	2300      	movs	r3, #0
 80062c2:	60fb      	str	r3, [r7, #12]
 80062c4:	e002      	b.n	80062cc <inc_lock+0x84>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	3301      	adds	r3, #1
 80062ca:	60fb      	str	r3, [r7, #12]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d809      	bhi.n	80062e6 <inc_lock+0x9e>
 80062d2:	4937      	ldr	r1, [pc, #220]	; (80063b0 <inc_lock+0x168>)
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4613      	mov	r3, r2
 80062d8:	005b      	lsls	r3, r3, #1
 80062da:	4413      	add	r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	440b      	add	r3, r1
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1ef      	bne.n	80062c6 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d101      	bne.n	80062f0 <inc_lock+0xa8>
 80062ec:	2300      	movs	r3, #0
 80062ee:	e05a      	b.n	80063a6 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80062f6:	482e      	ldr	r0, [pc, #184]	; (80063b0 <inc_lock+0x168>)
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	4613      	mov	r3, r2
 80062fc:	005b      	lsls	r3, r3, #1
 80062fe:	4413      	add	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4403      	add	r3, r0
 8006304:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800630c:	4828      	ldr	r0, [pc, #160]	; (80063b0 <inc_lock+0x168>)
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	4613      	mov	r3, r2
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	4413      	add	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4403      	add	r3, r0
 800631a:	3304      	adds	r3, #4
 800631c:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 8006324:	4922      	ldr	r1, [pc, #136]	; (80063b0 <inc_lock+0x168>)
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	4613      	mov	r3, r2
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	4413      	add	r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	440b      	add	r3, r1
 8006332:	3308      	adds	r3, #8
 8006334:	4602      	mov	r2, r0
 8006336:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8006338:	491d      	ldr	r1, [pc, #116]	; (80063b0 <inc_lock+0x168>)
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	4613      	mov	r3, r2
 800633e:	005b      	lsls	r3, r3, #1
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	330a      	adds	r3, #10
 8006348:	2200      	movs	r2, #0
 800634a:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00c      	beq.n	800636c <inc_lock+0x124>
 8006352:	4917      	ldr	r1, [pc, #92]	; (80063b0 <inc_lock+0x168>)
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4613      	mov	r3, r2
 8006358:	005b      	lsls	r3, r3, #1
 800635a:	4413      	add	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	440b      	add	r3, r1
 8006360:	330a      	adds	r3, #10
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <inc_lock+0x124>
 8006368:	2300      	movs	r3, #0
 800636a:	e01c      	b.n	80063a6 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10b      	bne.n	800638a <inc_lock+0x142>
 8006372:	490f      	ldr	r1, [pc, #60]	; (80063b0 <inc_lock+0x168>)
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4613      	mov	r3, r2
 8006378:	005b      	lsls	r3, r3, #1
 800637a:	4413      	add	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	440b      	add	r3, r1
 8006380:	330a      	adds	r3, #10
 8006382:	881b      	ldrh	r3, [r3, #0]
 8006384:	3301      	adds	r3, #1
 8006386:	b299      	uxth	r1, r3
 8006388:	e001      	b.n	800638e <inc_lock+0x146>
 800638a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800638e:	4808      	ldr	r0, [pc, #32]	; (80063b0 <inc_lock+0x168>)
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	4613      	mov	r3, r2
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	4413      	add	r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4403      	add	r3, r0
 800639c:	330a      	adds	r3, #10
 800639e:	460a      	mov	r2, r1
 80063a0:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3301      	adds	r3, #1
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr
 80063b0:	200043dc 	.word	0x200043dc

080063b4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	3b01      	subs	r3, #1
 80063c0:	607b      	str	r3, [r7, #4]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d82e      	bhi.n	8006426 <dec_lock+0x72>
		n = Files[i].ctr;
 80063c8:	491b      	ldr	r1, [pc, #108]	; (8006438 <dec_lock+0x84>)
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	4613      	mov	r3, r2
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	4413      	add	r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	440b      	add	r3, r1
 80063d6:	330a      	adds	r3, #10
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80063dc:	89fb      	ldrh	r3, [r7, #14]
 80063de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063e2:	d101      	bne.n	80063e8 <dec_lock+0x34>
 80063e4:	2300      	movs	r3, #0
 80063e6:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80063e8:	89fb      	ldrh	r3, [r7, #14]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d002      	beq.n	80063f4 <dec_lock+0x40>
 80063ee:	89fb      	ldrh	r3, [r7, #14]
 80063f0:	3b01      	subs	r3, #1
 80063f2:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80063f4:	4910      	ldr	r1, [pc, #64]	; (8006438 <dec_lock+0x84>)
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	4613      	mov	r3, r2
 80063fa:	005b      	lsls	r3, r3, #1
 80063fc:	4413      	add	r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	440b      	add	r3, r1
 8006402:	330a      	adds	r3, #10
 8006404:	89fa      	ldrh	r2, [r7, #14]
 8006406:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006408:	89fb      	ldrh	r3, [r7, #14]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d108      	bne.n	8006420 <dec_lock+0x6c>
 800640e:	490a      	ldr	r1, [pc, #40]	; (8006438 <dec_lock+0x84>)
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	4613      	mov	r3, r2
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	440b      	add	r3, r1
 800641c:	2200      	movs	r2, #0
 800641e:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006420:	2300      	movs	r3, #0
 8006422:	737b      	strb	r3, [r7, #13]
 8006424:	e001      	b.n	800642a <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006426:	2302      	movs	r3, #2
 8006428:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800642a:	7b7b      	ldrb	r3, [r7, #13]
}
 800642c:	4618      	mov	r0, r3
 800642e:	3714      	adds	r7, #20
 8006430:	46bd      	mov	sp, r7
 8006432:	bc80      	pop	{r7}
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	200043dc 	.word	0x200043dc

0800643c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006444:	2300      	movs	r3, #0
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	e016      	b.n	8006478 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800644a:	4910      	ldr	r1, [pc, #64]	; (800648c <clear_lock+0x50>)
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	4613      	mov	r3, r2
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	4413      	add	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	440b      	add	r3, r1
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	429a      	cmp	r2, r3
 800645e:	d108      	bne.n	8006472 <clear_lock+0x36>
 8006460:	490a      	ldr	r1, [pc, #40]	; (800648c <clear_lock+0x50>)
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	4613      	mov	r3, r2
 8006466:	005b      	lsls	r3, r3, #1
 8006468:	4413      	add	r3, r2
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	440b      	add	r3, r1
 800646e:	2200      	movs	r2, #0
 8006470:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	3301      	adds	r3, #1
 8006476:	60fb      	str	r3, [r7, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2b01      	cmp	r3, #1
 800647c:	d9e5      	bls.n	800644a <clear_lock+0xe>
	}
}
 800647e:	bf00      	nop
 8006480:	bf00      	nop
 8006482:	3714      	adds	r7, #20
 8006484:	46bd      	mov	sp, r7
 8006486:	bc80      	pop	{r7}
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	200043dc 	.word	0x200043dc

08006490 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d038      	beq.n	8006518 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80064ac:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80064b4:	6879      	ldr	r1, [r7, #4]
 80064b6:	2301      	movs	r3, #1
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	f7ff fd7f 	bl	8005fbc <disk_write>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d002      	beq.n	80064ca <sync_window+0x3a>
			res = FR_DISK_ERR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	73fb      	strb	r3, [r7, #15]
 80064c8:	e026      	b.n	8006518 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	1ad2      	subs	r2, r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d218      	bcs.n	8006518 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80064ec:	613b      	str	r3, [r7, #16]
 80064ee:	e010      	b.n	8006512 <sync_window+0x82>
					wsect += fs->fsize;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	4413      	add	r3, r2
 80064fa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006502:	6879      	ldr	r1, [r7, #4]
 8006504:	2301      	movs	r3, #1
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	f7ff fd58 	bl	8005fbc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	3b01      	subs	r3, #1
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d8eb      	bhi.n	80064f0 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8006522:	b580      	push	{r7, lr}
 8006524:	b084      	sub	sp, #16
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	429a      	cmp	r2, r3
 800653a:	d01b      	beq.n	8006574 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7ff ffa7 	bl	8006490 <sync_window>
 8006542:	4603      	mov	r3, r0
 8006544:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006546:	7bfb      	ldrb	r3, [r7, #15]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d113      	bne.n	8006574 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006552:	6879      	ldr	r1, [r7, #4]
 8006554:	2301      	movs	r3, #1
 8006556:	683a      	ldr	r2, [r7, #0]
 8006558:	f7ff fd10 	bl	8005f7c <disk_read>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d004      	beq.n	800656c <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006562:	f04f 33ff 	mov.w	r3, #4294967295
 8006566:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006568:	2301      	movs	r3, #1
 800656a:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	683a      	ldr	r2, [r7, #0]
 8006570:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8006574:	7bfb      	ldrb	r3, [r7, #15]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7ff ff82 	bl	8006490 <sync_window>
 800658c:	4603      	mov	r3, r0
 800658e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	2b00      	cmp	r3, #0
 8006594:	f040 809b 	bne.w	80066ce <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800659e:	2b03      	cmp	r3, #3
 80065a0:	f040 8088 	bne.w	80066b4 <sync_fs+0x136>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	f040 8082 	bne.w	80066b4 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065b6:	2100      	movs	r1, #0
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7ff fd5b 	bl	8006074 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2255      	movs	r2, #85	; 0x55
 80065c2:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	22aa      	movs	r2, #170	; 0xaa
 80065ca:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2252      	movs	r2, #82	; 0x52
 80065d2:	701a      	strb	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2252      	movs	r2, #82	; 0x52
 80065d8:	705a      	strb	r2, [r3, #1]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2261      	movs	r2, #97	; 0x61
 80065de:	709a      	strb	r2, [r3, #2]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2241      	movs	r2, #65	; 0x41
 80065e4:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2272      	movs	r2, #114	; 0x72
 80065ea:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2272      	movs	r2, #114	; 0x72
 80065f2:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2241      	movs	r2, #65	; 0x41
 80065fa:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2261      	movs	r2, #97	; 0x61
 8006602:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800660c:	b2da      	uxtb	r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800661a:	b29b      	uxth	r3, r3
 800661c:	0a1b      	lsrs	r3, r3, #8
 800661e:	b29b      	uxth	r3, r3
 8006620:	b2da      	uxtb	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800662e:	0c1b      	lsrs	r3, r3, #16
 8006630:	b2da      	uxtb	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800663e:	0e1b      	lsrs	r3, r3, #24
 8006640:	b2da      	uxtb	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800664e:	b2da      	uxtb	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800665c:	b29b      	uxth	r3, r3
 800665e:	0a1b      	lsrs	r3, r3, #8
 8006660:	b29b      	uxth	r3, r3
 8006662:	b2da      	uxtb	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006670:	0c1b      	lsrs	r3, r3, #16
 8006672:	b2da      	uxtb	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006680:	0e1b      	lsrs	r3, r3, #24
 8006682:	b2da      	uxtb	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006690:	1c5a      	adds	r2, r3, #1
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80066a6:	2301      	movs	r3, #1
 80066a8:	f7ff fc88 	bl	8005fbc <disk_write>
			fs->fsi_flag = 0;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80066ba:	2200      	movs	r2, #0
 80066bc:	2100      	movs	r1, #0
 80066be:	4618      	mov	r0, r3
 80066c0:	f7ff fc9c 	bl	8005ffc <disk_ioctl>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d001      	beq.n	80066ce <sync_fs+0x150>
			res = FR_DISK_ERR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80066ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	3b02      	subs	r3, #2
 80066e6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80066ee:	3b02      	subs	r3, #2
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d301      	bcc.n	80066fa <clust2sect+0x22>
 80066f6:	2300      	movs	r3, #0
 80066f8:	e00a      	b.n	8006710 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006700:	461a      	mov	r2, r3
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	fb03 f202 	mul.w	r2, r3, r2
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800670e:	4413      	add	r3, r2
}
 8006710:	4618      	mov	r0, r3
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr

0800671a <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b086      	sub	sp, #24
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
 8006722:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d905      	bls.n	8006736 <get_fat+0x1c>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d302      	bcc.n	800673c <get_fat+0x22>
		val = 1;	/* Internal error */
 8006736:	2301      	movs	r3, #1
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	e0a3      	b.n	8006884 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800673c:	f04f 33ff 	mov.w	r3, #4294967295
 8006740:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006748:	2b03      	cmp	r3, #3
 800674a:	d068      	beq.n	800681e <get_fat+0x104>
 800674c:	2b03      	cmp	r3, #3
 800674e:	f300 808f 	bgt.w	8006870 <get_fat+0x156>
 8006752:	2b01      	cmp	r3, #1
 8006754:	d002      	beq.n	800675c <get_fat+0x42>
 8006756:	2b02      	cmp	r3, #2
 8006758:	d040      	beq.n	80067dc <get_fat+0xc2>
 800675a:	e089      	b.n	8006870 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	085b      	lsrs	r3, r3, #1
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	4413      	add	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	0a5b      	lsrs	r3, r3, #9
 8006774:	4413      	add	r3, r2
 8006776:	4619      	mov	r1, r3
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7ff fed2 	bl	8006522 <move_window>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d178      	bne.n	8006876 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	1c5a      	adds	r2, r3, #1
 8006788:	60fa      	str	r2, [r7, #12]
 800678a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	5cd3      	ldrb	r3, [r2, r3]
 8006792:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	0a5b      	lsrs	r3, r3, #9
 800679e:	4413      	add	r3, r2
 80067a0:	4619      	mov	r1, r3
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff febd 	bl	8006522 <move_window>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d165      	bne.n	800687a <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	5cd3      	ldrb	r3, [r2, r3]
 80067b8:	021b      	lsls	r3, r3, #8
 80067ba:	461a      	mov	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	f003 0301 	and.w	r3, r3, #1
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <get_fat+0xb8>
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	091b      	lsrs	r3, r3, #4
 80067d0:	e002      	b.n	80067d8 <get_fat+0xbe>
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067d8:	617b      	str	r3, [r7, #20]
			break;
 80067da:	e053      	b.n	8006884 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	0a1b      	lsrs	r3, r3, #8
 80067e6:	4413      	add	r3, r2
 80067e8:	4619      	mov	r1, r3
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f7ff fe99 	bl	8006522 <move_window>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d143      	bne.n	800687e <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	4413      	add	r3, r2
 8006802:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	3301      	adds	r3, #1
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	021b      	lsls	r3, r3, #8
 800680c:	b21a      	sxth	r2, r3
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	b21b      	sxth	r3, r3
 8006814:	4313      	orrs	r3, r2
 8006816:	b21b      	sxth	r3, r3
 8006818:	b29b      	uxth	r3, r3
 800681a:	617b      	str	r3, [r7, #20]
			break;
 800681c:	e032      	b.n	8006884 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	09db      	lsrs	r3, r3, #7
 8006828:	4413      	add	r3, r2
 800682a:	4619      	mov	r1, r3
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff fe78 	bl	8006522 <move_window>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d124      	bne.n	8006882 <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	4413      	add	r3, r2
 8006844:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	3303      	adds	r3, #3
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	061a      	lsls	r2, r3, #24
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	3302      	adds	r3, #2
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	041b      	lsls	r3, r3, #16
 8006856:	4313      	orrs	r3, r2
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	3201      	adds	r2, #1
 800685c:	7812      	ldrb	r2, [r2, #0]
 800685e:	0212      	lsls	r2, r2, #8
 8006860:	4313      	orrs	r3, r2
 8006862:	693a      	ldr	r2, [r7, #16]
 8006864:	7812      	ldrb	r2, [r2, #0]
 8006866:	4313      	orrs	r3, r2
 8006868:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800686c:	617b      	str	r3, [r7, #20]
			break;
 800686e:	e009      	b.n	8006884 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8006870:	2301      	movs	r3, #1
 8006872:	617b      	str	r3, [r7, #20]
 8006874:	e006      	b.n	8006884 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006876:	bf00      	nop
 8006878:	e004      	b.n	8006884 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800687a:	bf00      	nop
 800687c:	e002      	b.n	8006884 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800687e:	bf00      	nop
 8006880:	e000      	b.n	8006884 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006882:	bf00      	nop
		}
	}

	return val;
 8006884:	697b      	ldr	r3, [r7, #20]
}
 8006886:	4618      	mov	r0, r3
 8006888:	3718      	adds	r7, #24
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b088      	sub	sp, #32
 8006892:	af00      	add	r7, sp, #0
 8006894:	60f8      	str	r0, [r7, #12]
 8006896:	60b9      	str	r1, [r7, #8]
 8006898:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b01      	cmp	r3, #1
 800689e:	d905      	bls.n	80068ac <put_fat+0x1e>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80068a6:	68ba      	ldr	r2, [r7, #8]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d302      	bcc.n	80068b2 <put_fat+0x24>
		res = FR_INT_ERR;
 80068ac:	2302      	movs	r3, #2
 80068ae:	77fb      	strb	r3, [r7, #31]
 80068b0:	e0f6      	b.n	8006aa0 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80068b8:	2b03      	cmp	r3, #3
 80068ba:	f000 809e 	beq.w	80069fa <put_fat+0x16c>
 80068be:	2b03      	cmp	r3, #3
 80068c0:	f300 80e4 	bgt.w	8006a8c <put_fat+0x1fe>
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d002      	beq.n	80068ce <put_fat+0x40>
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d06f      	beq.n	80069ac <put_fat+0x11e>
 80068cc:	e0de      	b.n	8006a8c <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	617b      	str	r3, [r7, #20]
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	085b      	lsrs	r3, r3, #1
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	4413      	add	r3, r2
 80068da:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	0a5b      	lsrs	r3, r3, #9
 80068e6:	4413      	add	r3, r2
 80068e8:	4619      	mov	r1, r3
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f7ff fe19 	bl	8006522 <move_window>
 80068f0:	4603      	mov	r3, r0
 80068f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80068f4:	7ffb      	ldrb	r3, [r7, #31]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	f040 80cb 	bne.w	8006a92 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	1c5a      	adds	r2, r3, #1
 8006900:	617a      	str	r2, [r7, #20]
 8006902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	4413      	add	r3, r2
 800690a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00d      	beq.n	8006932 <put_fat+0xa4>
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	b25b      	sxtb	r3, r3
 800691c:	f003 030f 	and.w	r3, r3, #15
 8006920:	b25a      	sxtb	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	011b      	lsls	r3, r3, #4
 8006928:	b25b      	sxtb	r3, r3
 800692a:	4313      	orrs	r3, r2
 800692c:	b25b      	sxtb	r3, r3
 800692e:	b2db      	uxtb	r3, r3
 8006930:	e001      	b.n	8006936 <put_fat+0xa8>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	b2db      	uxtb	r3, r3
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	0a5b      	lsrs	r3, r3, #9
 800694c:	4413      	add	r3, r2
 800694e:	4619      	mov	r1, r3
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f7ff fde6 	bl	8006522 <move_window>
 8006956:	4603      	mov	r3, r0
 8006958:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800695a:	7ffb      	ldrb	r3, [r7, #31]
 800695c:	2b00      	cmp	r3, #0
 800695e:	f040 809a 	bne.w	8006a96 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4413      	add	r3, r2
 800696c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b00      	cmp	r3, #0
 8006976:	d003      	beq.n	8006980 <put_fat+0xf2>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	091b      	lsrs	r3, r3, #4
 800697c:	b2db      	uxtb	r3, r3
 800697e:	e00e      	b.n	800699e <put_fat+0x110>
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	b25b      	sxtb	r3, r3
 8006986:	f023 030f 	bic.w	r3, r3, #15
 800698a:	b25a      	sxtb	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	0a1b      	lsrs	r3, r3, #8
 8006990:	b25b      	sxtb	r3, r3
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	b25b      	sxtb	r3, r3
 8006998:	4313      	orrs	r3, r2
 800699a:	b25b      	sxtb	r3, r3
 800699c:	b2db      	uxtb	r3, r3
 800699e:	69ba      	ldr	r2, [r7, #24]
 80069a0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80069aa:	e079      	b.n	8006aa0 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	0a1b      	lsrs	r3, r3, #8
 80069b6:	4413      	add	r3, r2
 80069b8:	4619      	mov	r1, r3
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f7ff fdb1 	bl	8006522 <move_window>
 80069c0:	4603      	mov	r3, r0
 80069c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80069c4:	7ffb      	ldrb	r3, [r7, #31]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d167      	bne.n	8006a9a <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	005b      	lsls	r3, r3, #1
 80069ce:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	4413      	add	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	b2da      	uxtb	r2, r3
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	0a1b      	lsrs	r3, r3, #8
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	3301      	adds	r3, #1
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80069f8:	e052      	b.n	8006aa0 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	09db      	lsrs	r3, r3, #7
 8006a04:	4413      	add	r3, r2
 8006a06:	4619      	mov	r1, r3
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f7ff fd8a 	bl	8006522 <move_window>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006a12:	7ffb      	ldrb	r3, [r7, #31]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d142      	bne.n	8006a9e <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	4413      	add	r3, r2
 8006a24:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	3303      	adds	r3, #3
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	061a      	lsls	r2, r3, #24
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	3302      	adds	r3, #2
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	041b      	lsls	r3, r3, #16
 8006a36:	4313      	orrs	r3, r2
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	3201      	adds	r2, #1
 8006a3c:	7812      	ldrb	r2, [r2, #0]
 8006a3e:	0212      	lsls	r2, r2, #8
 8006a40:	4313      	orrs	r3, r2
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	7812      	ldrb	r2, [r2, #0]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	b2da      	uxtb	r2, r3
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	701a      	strb	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	0a1b      	lsrs	r3, r3, #8
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	3301      	adds	r3, #1
 8006a66:	b2d2      	uxtb	r2, r2
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	0c1a      	lsrs	r2, r3, #16
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	3302      	adds	r3, #2
 8006a72:	b2d2      	uxtb	r2, r2
 8006a74:	701a      	strb	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	0e1a      	lsrs	r2, r3, #24
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	3303      	adds	r3, #3
 8006a7e:	b2d2      	uxtb	r2, r2
 8006a80:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8006a8a:	e009      	b.n	8006aa0 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 8006a8c:	2302      	movs	r3, #2
 8006a8e:	77fb      	strb	r3, [r7, #31]
 8006a90:	e006      	b.n	8006aa0 <put_fat+0x212>
			if (res != FR_OK) break;
 8006a92:	bf00      	nop
 8006a94:	e004      	b.n	8006aa0 <put_fat+0x212>
			if (res != FR_OK) break;
 8006a96:	bf00      	nop
 8006a98:	e002      	b.n	8006aa0 <put_fat+0x212>
			if (res != FR_OK) break;
 8006a9a:	bf00      	nop
 8006a9c:	e000      	b.n	8006aa0 <put_fat+0x212>
			if (res != FR_OK) break;
 8006a9e:	bf00      	nop
		}
	}

	return res;
 8006aa0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3720      	adds	r7, #32
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}

08006aaa <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b084      	sub	sp, #16
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
 8006ab2:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d905      	bls.n	8006ac6 <remove_chain+0x1c>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006ac0:	683a      	ldr	r2, [r7, #0]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d302      	bcc.n	8006acc <remove_chain+0x22>
		res = FR_INT_ERR;
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	73fb      	strb	r3, [r7, #15]
 8006aca:	e043      	b.n	8006b54 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 8006acc:	2300      	movs	r3, #0
 8006ace:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006ad0:	e036      	b.n	8006b40 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8006ad2:	6839      	ldr	r1, [r7, #0]
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f7ff fe20 	bl	800671a <get_fat>
 8006ada:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d035      	beq.n	8006b4e <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d102      	bne.n	8006aee <remove_chain+0x44>
 8006ae8:	2302      	movs	r3, #2
 8006aea:	73fb      	strb	r3, [r7, #15]
 8006aec:	e032      	b.n	8006b54 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af4:	d102      	bne.n	8006afc <remove_chain+0x52>
 8006af6:	2301      	movs	r3, #1
 8006af8:	73fb      	strb	r3, [r7, #15]
 8006afa:	e02b      	b.n	8006b54 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8006afc:	2200      	movs	r2, #0
 8006afe:	6839      	ldr	r1, [r7, #0]
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f7ff fec4 	bl	800688e <put_fat>
 8006b06:	4603      	mov	r3, r0
 8006b08:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8006b0a:	7bfb      	ldrb	r3, [r7, #15]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d120      	bne.n	8006b52 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1a:	d00f      	beq.n	8006b3c <remove_chain+0x92>
				fs->free_clust++;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006b22:	1c5a      	adds	r2, r3, #1
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006b30:	f043 0301 	orr.w	r3, r3, #1
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b46:	683a      	ldr	r2, [r7, #0]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d3c2      	bcc.n	8006ad2 <remove_chain+0x28>
 8006b4c:	e002      	b.n	8006b54 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8006b4e:	bf00      	nop
 8006b50:	e000      	b.n	8006b54 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8006b52:	bf00      	nop
		}
	}

	return res;
 8006b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3710      	adds	r7, #16
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b086      	sub	sp, #24
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10f      	bne.n	8006b8e <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006b74:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d005      	beq.n	8006b88 <create_chain+0x2a>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d31c      	bcc.n	8006bc2 <create_chain+0x64>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	613b      	str	r3, [r7, #16]
 8006b8c:	e019      	b.n	8006bc2 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8006b8e:	6839      	ldr	r1, [r7, #0]
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7ff fdc2 	bl	800671a <get_fat>
 8006b96:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d801      	bhi.n	8006ba2 <create_chain+0x44>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e076      	b.n	8006c90 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba8:	d101      	bne.n	8006bae <create_chain+0x50>
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	e070      	b.n	8006c90 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d201      	bcs.n	8006bbe <create_chain+0x60>
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	e068      	b.n	8006c90 <create_chain+0x132>
		scl = clst;
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	3301      	adds	r3, #1
 8006bca:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d307      	bcc.n	8006be8 <create_chain+0x8a>
			ncl = 2;
 8006bd8:	2302      	movs	r3, #2
 8006bda:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8006bdc:	697a      	ldr	r2, [r7, #20]
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d901      	bls.n	8006be8 <create_chain+0x8a>
 8006be4:	2300      	movs	r3, #0
 8006be6:	e053      	b.n	8006c90 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8006be8:	6979      	ldr	r1, [r7, #20]
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f7ff fd95 	bl	800671a <get_fat>
 8006bf0:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00e      	beq.n	8006c16 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	d002      	beq.n	8006c06 <create_chain+0xa8>
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d101      	bne.n	8006c0a <create_chain+0xac>
			return cs;
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	e042      	b.n	8006c90 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d1d9      	bne.n	8006bc6 <create_chain+0x68>
 8006c12:	2300      	movs	r3, #0
 8006c14:	e03c      	b.n	8006c90 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8006c16:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8006c18:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8006c1c:	6979      	ldr	r1, [r7, #20]
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f7ff fe35 	bl	800688e <put_fat>
 8006c24:	4603      	mov	r3, r0
 8006c26:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d109      	bne.n	8006c42 <create_chain+0xe4>
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d006      	beq.n	8006c42 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff fe28 	bl	800688e <put_fat>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8006c42:	7bfb      	ldrb	r3, [r7, #15]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d11a      	bne.n	8006c7e <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c5a:	d018      	beq.n	8006c8e <create_chain+0x130>
			fs->free_clust--;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006c62:	1e5a      	subs	r2, r3, #1
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8006c70:	f043 0301 	orr.w	r3, r3, #1
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8006c7c:	e007      	b.n	8006c8e <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8006c7e:	7bfb      	ldrb	r3, [r7, #15]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d102      	bne.n	8006c8a <create_chain+0x12c>
 8006c84:	f04f 33ff 	mov.w	r3, #4294967295
 8006c88:	e000      	b.n	8006c8c <create_chain+0x12e>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8006c8e:	697b      	ldr	r3, [r7, #20]
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3718      	adds	r7, #24
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006ca8:	3304      	adds	r3, #4
 8006caa:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	0a5b      	lsrs	r3, r3, #9
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006cb6:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8006cba:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cbe:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	1d1a      	adds	r2, r3, #4
 8006cc4:	613a      	str	r2, [r7, #16]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d101      	bne.n	8006cd4 <clmt_clust+0x3c>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	e010      	b.n	8006cf6 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8006cd4:	697a      	ldr	r2, [r7, #20]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d307      	bcc.n	8006cec <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	3304      	adds	r3, #4
 8006ce8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006cea:	e7e9      	b.n	8006cc0 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 8006cec:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	4413      	add	r3, r2
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	371c      	adds	r7, #28
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr

08006d00 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	b29a      	uxth	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006d1a:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d007      	beq.n	8006d32 <dir_sdi+0x32>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d28:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d301      	bcc.n	8006d36 <dir_sdi+0x36>
		return FR_INT_ERR;
 8006d32:	2302      	movs	r3, #2
 8006d34:	e074      	b.n	8006e20 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10c      	bne.n	8006d56 <dir_sdi+0x56>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d42:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006d46:	2b03      	cmp	r3, #3
 8006d48:	d105      	bne.n	8006d56 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d50:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006d54:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d111      	bne.n	8006d80 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d62:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006d66:	461a      	mov	r2, r3
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d301      	bcc.n	8006d72 <dir_sdi+0x72>
			return FR_INT_ERR;
 8006d6e:	2302      	movs	r3, #2
 8006d70:	e056      	b.n	8006e20 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d78:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8006d7c:	613b      	str	r3, [r7, #16]
 8006d7e:	e032      	b.n	8006de6 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d86:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006d8a:	011b      	lsls	r3, r3, #4
 8006d8c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8006d8e:	e01e      	b.n	8006dce <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d96:	6979      	ldr	r1, [r7, #20]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7ff fcbe 	bl	800671a <get_fat>
 8006d9e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da6:	d101      	bne.n	8006dac <dir_sdi+0xac>
 8006da8:	2301      	movs	r3, #1
 8006daa:	e039      	b.n	8006e20 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d907      	bls.n	8006dc2 <dir_sdi+0xc2>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006db8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d301      	bcc.n	8006dc6 <dir_sdi+0xc6>
				return FR_INT_ERR;
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	e02c      	b.n	8006e20 <dir_sdi+0x120>
			idx -= ic;
 8006dc6:	683a      	ldr	r2, [r7, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d2dc      	bcs.n	8006d90 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006ddc:	6979      	ldr	r1, [r7, #20]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7ff fc7a 	bl	80066d8 <clust2sect>
 8006de4:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d101      	bne.n	8006df8 <dir_sdi+0xf8>
 8006df4:	2302      	movs	r3, #2
 8006df6:	e013      	b.n	8006e20 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	091a      	lsrs	r2, r3, #4
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	441a      	add	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	f003 030f 	and.w	r3, r3, #15
 8006e14:	015b      	lsls	r3, r3, #5
 8006e16:	441a      	add	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3718      	adds	r7, #24
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006e28:	b590      	push	{r4, r7, lr}
 8006e2a:	b087      	sub	sp, #28
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8006e38:	3301      	adds	r3, #1
 8006e3a:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d004      	beq.n	8006e4e <dir_next+0x26>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d101      	bne.n	8006e52 <dir_next+0x2a>
		return FR_NO_FILE;
 8006e4e:	2304      	movs	r3, #4
 8006e50:	e0dd      	b.n	800700e <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f003 030f 	and.w	r3, r3, #15
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f040 80c6 	bne.w	8006fea <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10b      	bne.n	8006e8e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e7c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8006e80:	461a      	mov	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	4293      	cmp	r3, r2
 8006e86:	f0c0 80b0 	bcc.w	8006fea <dir_next+0x1c2>
				return FR_NO_FILE;
 8006e8a:	2304      	movs	r3, #4
 8006e8c:	e0bf      	b.n	800700e <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	091b      	lsrs	r3, r3, #4
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006e98:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8006e9c:	3a01      	subs	r2, #1
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f040 80a2 	bne.w	8006fea <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7ff fc30 	bl	800671a <get_fat>
 8006eba:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d801      	bhi.n	8006ec6 <dir_next+0x9e>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	e0a3      	b.n	800700e <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ecc:	d101      	bne.n	8006ed2 <dir_next+0xaa>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e09d      	b.n	800700e <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006ed8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d374      	bcc.n	8006fcc <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <dir_next+0xc4>
 8006ee8:	2304      	movs	r3, #4
 8006eea:	e090      	b.n	800700e <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006ef8:	4619      	mov	r1, r3
 8006efa:	4610      	mov	r0, r2
 8006efc:	f7ff fe2f 	bl	8006b5e <create_chain>
 8006f00:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d101      	bne.n	8006f0c <dir_next+0xe4>
 8006f08:	2307      	movs	r3, #7
 8006f0a:	e080      	b.n	800700e <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d101      	bne.n	8006f16 <dir_next+0xee>
 8006f12:	2302      	movs	r3, #2
 8006f14:	e07b      	b.n	800700e <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1c:	d101      	bne.n	8006f22 <dir_next+0xfa>
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e075      	b.n	800700e <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7ff fab1 	bl	8006490 <sync_window>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d001      	beq.n	8006f38 <dir_next+0x110>
 8006f34:	2301      	movs	r3, #1
 8006f36:	e06a      	b.n	800700e <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f42:	2100      	movs	r1, #0
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff f895 	bl	8006074 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8006f56:	6979      	ldr	r1, [r7, #20]
 8006f58:	4610      	mov	r0, r2
 8006f5a:	f7ff fbbd 	bl	80066d8 <clust2sect>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006f64:	2300      	movs	r3, #0
 8006f66:	613b      	str	r3, [r7, #16]
 8006f68:	e01b      	b.n	8006fa2 <dir_next+0x17a>
						dp->fs->wflag = 1;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f70:	2201      	movs	r2, #1
 8006f72:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f7ff fa87 	bl	8006490 <sync_window>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <dir_next+0x164>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e040      	b.n	800700e <dir_next+0x1e6>
						dp->fs->winsect++;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f92:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8006f96:	3201      	adds	r2, #1
 8006f98:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	613b      	str	r3, [r7, #16]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fa8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8006fac:	461a      	mov	r2, r3
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d3da      	bcc.n	8006f6a <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fba:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fc4:	693a      	ldr	r2, [r7, #16]
 8006fc6:	1a8a      	subs	r2, r1, r2
 8006fc8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fda:	6979      	ldr	r1, [r7, #20]
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f7ff fb7b 	bl	80066d8 <clust2sect>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f003 030f 	and.w	r3, r3, #15
 8007002:	015b      	lsls	r3, r3, #5
 8007004:	441a      	add	r2, r3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	371c      	adds	r7, #28
 8007012:	46bd      	mov	sp, r7
 8007014:	bd90      	pop	{r4, r7, pc}

08007016 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8007016:	b580      	push	{r7, lr}
 8007018:	b084      	sub	sp, #16
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
 800701e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8007020:	2100      	movs	r1, #0
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7ff fe6c 	bl	8006d00 <dir_sdi>
 8007028:	4603      	mov	r3, r0
 800702a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800702c:	7bfb      	ldrb	r3, [r7, #15]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d131      	bne.n	8007096 <dir_alloc+0x80>
		n = 0;
 8007032:	2300      	movs	r3, #0
 8007034:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007042:	4619      	mov	r1, r3
 8007044:	4610      	mov	r0, r2
 8007046:	f7ff fa6c 	bl	8006522 <move_window>
 800704a:	4603      	mov	r3, r0
 800704c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800704e:	7bfb      	ldrb	r3, [r7, #15]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d11f      	bne.n	8007094 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800705a:	781b      	ldrb	r3, [r3, #0]
 800705c:	2be5      	cmp	r3, #229	; 0xe5
 800705e:	d005      	beq.n	800706c <dir_alloc+0x56>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	3301      	adds	r3, #1
 8007070:	60bb      	str	r3, [r7, #8]
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	429a      	cmp	r2, r3
 8007078:	d102      	bne.n	8007080 <dir_alloc+0x6a>
 800707a:	e00c      	b.n	8007096 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800707c:	2300      	movs	r3, #0
 800707e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8007080:	2101      	movs	r1, #1
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7ff fed0 	bl	8006e28 <dir_next>
 8007088:	4603      	mov	r3, r0
 800708a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800708c:	7bfb      	ldrb	r3, [r7, #15]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d0d1      	beq.n	8007036 <dir_alloc+0x20>
 8007092:	e000      	b.n	8007096 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8007094:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007096:	7bfb      	ldrb	r3, [r7, #15]
 8007098:	2b04      	cmp	r3, #4
 800709a:	d101      	bne.n	80070a0 <dir_alloc+0x8a>
 800709c:	2307      	movs	r3, #7
 800709e:	73fb      	strb	r3, [r7, #15]
	return res;
 80070a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 80070aa:	b480      	push	{r7}
 80070ac:	b085      	sub	sp, #20
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
 80070b2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	331b      	adds	r3, #27
 80070b8:	781b      	ldrb	r3, [r3, #0]
 80070ba:	021b      	lsls	r3, r3, #8
 80070bc:	b21a      	sxth	r2, r3
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	331a      	adds	r3, #26
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	b21b      	sxth	r3, r3
 80070c6:	4313      	orrs	r3, r2
 80070c8:	b21b      	sxth	r3, r3
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80070d4:	2b03      	cmp	r3, #3
 80070d6:	d10f      	bne.n	80070f8 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	3315      	adds	r3, #21
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	021b      	lsls	r3, r3, #8
 80070e0:	b21a      	sxth	r2, r3
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	3314      	adds	r3, #20
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	b21b      	sxth	r3, r3
 80070ea:	4313      	orrs	r3, r2
 80070ec:	b21b      	sxth	r3, r3
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	041b      	lsls	r3, r3, #16
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	60fb      	str	r3, [r7, #12]

	return cl;
 80070f8:	68fb      	ldr	r3, [r7, #12]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	bc80      	pop	{r7}
 8007102:	4770      	bx	lr

08007104 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	331a      	adds	r3, #26
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	b2d2      	uxtb	r2, r2
 8007116:	701a      	strb	r2, [r3, #0]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	b29b      	uxth	r3, r3
 800711c:	0a1b      	lsrs	r3, r3, #8
 800711e:	b29a      	uxth	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	331b      	adds	r3, #27
 8007124:	b2d2      	uxtb	r2, r2
 8007126:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	0c1a      	lsrs	r2, r3, #16
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	3314      	adds	r3, #20
 8007130:	b2d2      	uxtb	r2, r2
 8007132:	701a      	strb	r2, [r3, #0]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	0c1b      	lsrs	r3, r3, #16
 8007138:	b29b      	uxth	r3, r3
 800713a:	0a1b      	lsrs	r3, r3, #8
 800713c:	b29a      	uxth	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	3315      	adds	r3, #21
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]
}
 8007146:	bf00      	nop
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	bc80      	pop	{r7}
 800714e:	4770      	bx	lr

08007150 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007158:	2100      	movs	r1, #0
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7ff fdd0 	bl	8006d00 <dir_sdi>
 8007160:	4603      	mov	r3, r0
 8007162:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007164:	7dfb      	ldrb	r3, [r7, #23]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d001      	beq.n	800716e <dir_find+0x1e>
 800716a:	7dfb      	ldrb	r3, [r7, #23]
 800716c:	e03b      	b.n	80071e6 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800717a:	4619      	mov	r1, r3
 800717c:	4610      	mov	r0, r2
 800717e:	f7ff f9d0 	bl	8006522 <move_window>
 8007182:	4603      	mov	r3, r0
 8007184:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007186:	7dfb      	ldrb	r3, [r7, #23]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d128      	bne.n	80071de <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007192:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800719a:	7bfb      	ldrb	r3, [r7, #15]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d102      	bne.n	80071a6 <dir_find+0x56>
 80071a0:	2304      	movs	r3, #4
 80071a2:	75fb      	strb	r3, [r7, #23]
 80071a4:	e01e      	b.n	80071e4 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	330b      	adds	r3, #11
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	f003 0308 	and.w	r3, r3, #8
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10a      	bne.n	80071ca <dir_find+0x7a>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80071ba:	220b      	movs	r2, #11
 80071bc:	4619      	mov	r1, r3
 80071be:	6938      	ldr	r0, [r7, #16]
 80071c0:	f7fe ff72 	bl	80060a8 <mem_cmp>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00b      	beq.n	80071e2 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 80071ca:	2100      	movs	r1, #0
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f7ff fe2b 	bl	8006e28 <dir_next>
 80071d2:	4603      	mov	r3, r0
 80071d4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80071d6:	7dfb      	ldrb	r3, [r7, #23]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d0c8      	beq.n	800716e <dir_find+0x1e>
 80071dc:	e002      	b.n	80071e4 <dir_find+0x94>
		if (res != FR_OK) break;
 80071de:	bf00      	nop
 80071e0:	e000      	b.n	80071e4 <dir_find+0x94>
			break;
 80071e2:	bf00      	nop

	return res;
 80071e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3718      	adds	r7, #24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}

080071ee <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b084      	sub	sp, #16
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80071f6:	2101      	movs	r1, #1
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f7ff ff0c 	bl	8007016 <dir_alloc>
 80071fe:	4603      	mov	r3, r0
 8007200:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8007202:	7bfb      	ldrb	r3, [r7, #15]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d126      	bne.n	8007256 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007214:	4619      	mov	r1, r3
 8007216:	4610      	mov	r0, r2
 8007218:	f7ff f983 	bl	8006522 <move_window>
 800721c:	4603      	mov	r3, r0
 800721e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007220:	7bfb      	ldrb	r3, [r7, #15]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d117      	bne.n	8007256 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800722c:	2220      	movs	r2, #32
 800722e:	2100      	movs	r1, #0
 8007230:	4618      	mov	r0, r3
 8007232:	f7fe ff1f 	bl	8006074 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007242:	220b      	movs	r2, #11
 8007244:	4619      	mov	r1, r3
 8007246:	f7fe fef7 	bl	8006038 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007250:	2201      	movs	r2, #1
 8007252:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8007256:	7bfb      	ldrb	r3, [r7, #15]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3710      	adds	r7, #16
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b088      	sub	sp, #32
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	60fb      	str	r3, [r7, #12]
 8007270:	e002      	b.n	8007278 <create_name+0x18>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	3301      	adds	r3, #1
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	2b2f      	cmp	r3, #47	; 0x2f
 800727e:	d0f8      	beq.n	8007272 <create_name+0x12>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	2b5c      	cmp	r3, #92	; 0x5c
 8007286:	d0f4      	beq.n	8007272 <create_name+0x12>
	sfn = dp->fn;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800728e:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8007290:	220b      	movs	r2, #11
 8007292:	2120      	movs	r1, #32
 8007294:	68b8      	ldr	r0, [r7, #8]
 8007296:	f7fe feed 	bl	8006074 <mem_set>
	si = i = b = 0; ni = 8;
 800729a:	2300      	movs	r3, #0
 800729c:	77fb      	strb	r3, [r7, #31]
 800729e:	2300      	movs	r3, #0
 80072a0:	613b      	str	r3, [r7, #16]
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	617b      	str	r3, [r7, #20]
 80072a6:	2308      	movs	r3, #8
 80072a8:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	1c5a      	adds	r2, r3, #1
 80072ae:	617a      	str	r2, [r7, #20]
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 80072b8:	7fbb      	ldrb	r3, [r7, #30]
 80072ba:	2b20      	cmp	r3, #32
 80072bc:	d953      	bls.n	8007366 <create_name+0x106>
 80072be:	7fbb      	ldrb	r3, [r7, #30]
 80072c0:	2b2f      	cmp	r3, #47	; 0x2f
 80072c2:	d050      	beq.n	8007366 <create_name+0x106>
 80072c4:	7fbb      	ldrb	r3, [r7, #30]
 80072c6:	2b5c      	cmp	r3, #92	; 0x5c
 80072c8:	d04d      	beq.n	8007366 <create_name+0x106>
		if (c == '.' || i >= ni) {
 80072ca:	7fbb      	ldrb	r3, [r7, #30]
 80072cc:	2b2e      	cmp	r3, #46	; 0x2e
 80072ce:	d003      	beq.n	80072d8 <create_name+0x78>
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d30f      	bcc.n	80072f8 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	2b08      	cmp	r3, #8
 80072dc:	d102      	bne.n	80072e4 <create_name+0x84>
 80072de:	7fbb      	ldrb	r3, [r7, #30]
 80072e0:	2b2e      	cmp	r3, #46	; 0x2e
 80072e2:	d001      	beq.n	80072e8 <create_name+0x88>
 80072e4:	2306      	movs	r3, #6
 80072e6:	e073      	b.n	80073d0 <create_name+0x170>
			i = 8; ni = 11;
 80072e8:	2308      	movs	r3, #8
 80072ea:	613b      	str	r3, [r7, #16]
 80072ec:	230b      	movs	r3, #11
 80072ee:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 80072f0:	7ffb      	ldrb	r3, [r7, #31]
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	77fb      	strb	r3, [r7, #31]
 80072f6:	e035      	b.n	8007364 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 80072f8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	da08      	bge.n	8007312 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8007300:	7ffb      	ldrb	r3, [r7, #31]
 8007302:	f043 0303 	orr.w	r3, r3, #3
 8007306:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007308:	7fbb      	ldrb	r3, [r7, #30]
 800730a:	3b80      	subs	r3, #128	; 0x80
 800730c:	4a32      	ldr	r2, [pc, #200]	; (80073d8 <create_name+0x178>)
 800730e:	5cd3      	ldrb	r3, [r2, r3]
 8007310:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8007312:	7fbb      	ldrb	r3, [r7, #30]
 8007314:	4619      	mov	r1, r3
 8007316:	4831      	ldr	r0, [pc, #196]	; (80073dc <create_name+0x17c>)
 8007318:	f7fe feec 	bl	80060f4 <chk_chr>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <create_name+0xc6>
				return FR_INVALID_NAME;
 8007322:	2306      	movs	r3, #6
 8007324:	e054      	b.n	80073d0 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 8007326:	7fbb      	ldrb	r3, [r7, #30]
 8007328:	2b40      	cmp	r3, #64	; 0x40
 800732a:	d907      	bls.n	800733c <create_name+0xdc>
 800732c:	7fbb      	ldrb	r3, [r7, #30]
 800732e:	2b5a      	cmp	r3, #90	; 0x5a
 8007330:	d804      	bhi.n	800733c <create_name+0xdc>
				b |= 2;
 8007332:	7ffb      	ldrb	r3, [r7, #31]
 8007334:	f043 0302 	orr.w	r3, r3, #2
 8007338:	77fb      	strb	r3, [r7, #31]
 800733a:	e00c      	b.n	8007356 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 800733c:	7fbb      	ldrb	r3, [r7, #30]
 800733e:	2b60      	cmp	r3, #96	; 0x60
 8007340:	d909      	bls.n	8007356 <create_name+0xf6>
 8007342:	7fbb      	ldrb	r3, [r7, #30]
 8007344:	2b7a      	cmp	r3, #122	; 0x7a
 8007346:	d806      	bhi.n	8007356 <create_name+0xf6>
					b |= 1; c -= 0x20;
 8007348:	7ffb      	ldrb	r3, [r7, #31]
 800734a:	f043 0301 	orr.w	r3, r3, #1
 800734e:	77fb      	strb	r3, [r7, #31]
 8007350:	7fbb      	ldrb	r3, [r7, #30]
 8007352:	3b20      	subs	r3, #32
 8007354:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	1c5a      	adds	r2, r3, #1
 800735a:	613a      	str	r2, [r7, #16]
 800735c:	68ba      	ldr	r2, [r7, #8]
 800735e:	4413      	add	r3, r2
 8007360:	7fba      	ldrb	r2, [r7, #30]
 8007362:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007364:	e7a1      	b.n	80072aa <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	441a      	add	r2, r3
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8007370:	7fbb      	ldrb	r3, [r7, #30]
 8007372:	2b20      	cmp	r3, #32
 8007374:	d801      	bhi.n	800737a <create_name+0x11a>
 8007376:	2304      	movs	r3, #4
 8007378:	e000      	b.n	800737c <create_name+0x11c>
 800737a:	2300      	movs	r3, #0
 800737c:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d101      	bne.n	8007388 <create_name+0x128>
 8007384:	2306      	movs	r3, #6
 8007386:	e023      	b.n	80073d0 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	2be5      	cmp	r3, #229	; 0xe5
 800738e:	d102      	bne.n	8007396 <create_name+0x136>
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	2205      	movs	r2, #5
 8007394:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8007396:	69bb      	ldr	r3, [r7, #24]
 8007398:	2b08      	cmp	r3, #8
 800739a:	d102      	bne.n	80073a2 <create_name+0x142>
 800739c:	7ffb      	ldrb	r3, [r7, #31]
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 80073a2:	7ffb      	ldrb	r3, [r7, #31]
 80073a4:	f003 0303 	and.w	r3, r3, #3
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d103      	bne.n	80073b4 <create_name+0x154>
 80073ac:	7fbb      	ldrb	r3, [r7, #30]
 80073ae:	f043 0310 	orr.w	r3, r3, #16
 80073b2:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80073b4:	7ffb      	ldrb	r3, [r7, #31]
 80073b6:	f003 030c 	and.w	r3, r3, #12
 80073ba:	2b04      	cmp	r3, #4
 80073bc:	d103      	bne.n	80073c6 <create_name+0x166>
 80073be:	7fbb      	ldrb	r3, [r7, #30]
 80073c0:	f043 0308 	orr.w	r3, r3, #8
 80073c4:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	330b      	adds	r3, #11
 80073ca:	7fba      	ldrb	r2, [r7, #30]
 80073cc:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80073ce:	2300      	movs	r3, #0
#endif
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3720      	adds	r7, #32
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	08008a80 	.word	0x08008a80
 80073dc:	080089fc 	.word	0x080089fc

080073e0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	2b2f      	cmp	r3, #47	; 0x2f
 80073f0:	d003      	beq.n	80073fa <follow_path+0x1a>
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	2b5c      	cmp	r3, #92	; 0x5c
 80073f8:	d102      	bne.n	8007400 <follow_path+0x20>
		path++;
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	3301      	adds	r3, #1
 80073fe:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	2b1f      	cmp	r3, #31
 800740e:	d80a      	bhi.n	8007426 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8007410:	2100      	movs	r1, #0
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff fc74 	bl	8006d00 <dir_sdi>
 8007418:	4603      	mov	r3, r0
 800741a:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007424:	e045      	b.n	80074b2 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007426:	463b      	mov	r3, r7
 8007428:	4619      	mov	r1, r3
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f7ff ff18 	bl	8007260 <create_name>
 8007430:	4603      	mov	r3, r0
 8007432:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8007434:	7bfb      	ldrb	r3, [r7, #15]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d136      	bne.n	80074a8 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7ff fe88 	bl	8007150 <dir_find>
 8007440:	4603      	mov	r3, r0
 8007442:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800744a:	7adb      	ldrb	r3, [r3, #11]
 800744c:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800744e:	7bfb      	ldrb	r3, [r7, #15]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007454:	7bfb      	ldrb	r3, [r7, #15]
 8007456:	2b04      	cmp	r3, #4
 8007458:	d128      	bne.n	80074ac <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800745a:	7bbb      	ldrb	r3, [r7, #14]
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b00      	cmp	r3, #0
 8007462:	d123      	bne.n	80074ac <follow_path+0xcc>
 8007464:	2305      	movs	r3, #5
 8007466:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8007468:	e020      	b.n	80074ac <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800746a:	7bbb      	ldrb	r3, [r7, #14]
 800746c:	f003 0304 	and.w	r3, r3, #4
 8007470:	2b00      	cmp	r3, #0
 8007472:	d11d      	bne.n	80074b0 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800747a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	330b      	adds	r3, #11
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	f003 0310 	and.w	r3, r3, #16
 8007486:	2b00      	cmp	r3, #0
 8007488:	d102      	bne.n	8007490 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800748a:	2305      	movs	r3, #5
 800748c:	73fb      	strb	r3, [r7, #15]
 800748e:	e010      	b.n	80074b2 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007496:	68b9      	ldr	r1, [r7, #8]
 8007498:	4618      	mov	r0, r3
 800749a:	f7ff fe06 	bl	80070aa <ld_clust>
 800749e:	4602      	mov	r2, r0
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80074a6:	e7be      	b.n	8007426 <follow_path+0x46>
			if (res != FR_OK) break;
 80074a8:	bf00      	nop
 80074aa:	e002      	b.n	80074b2 <follow_path+0xd2>
				break;
 80074ac:	bf00      	nop
 80074ae:	e000      	b.n	80074b2 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80074b0:	bf00      	nop
		}
	}

	return res;
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80074bc:	b480      	push	{r7}
 80074be:	b087      	sub	sp, #28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80074c4:	f04f 33ff 	mov.w	r3, #4294967295
 80074c8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d031      	beq.n	8007536 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	e002      	b.n	80074e0 <get_ldnumber+0x24>
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	3301      	adds	r3, #1
 80074de:	617b      	str	r3, [r7, #20]
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	2b20      	cmp	r3, #32
 80074e6:	d903      	bls.n	80074f0 <get_ldnumber+0x34>
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	2b3a      	cmp	r3, #58	; 0x3a
 80074ee:	d1f4      	bne.n	80074da <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	2b3a      	cmp	r3, #58	; 0x3a
 80074f6:	d11c      	bne.n	8007532 <get_ldnumber+0x76>
			tp = *path;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	1c5a      	adds	r2, r3, #1
 8007502:	60fa      	str	r2, [r7, #12]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	3b30      	subs	r3, #48	; 0x30
 8007508:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2b09      	cmp	r3, #9
 800750e:	d80e      	bhi.n	800752e <get_ldnumber+0x72>
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	429a      	cmp	r2, r3
 8007516:	d10a      	bne.n	800752e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d107      	bne.n	800752e <get_ldnumber+0x72>
					vol = (int)i;
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	3301      	adds	r3, #1
 8007526:	617b      	str	r3, [r7, #20]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	e002      	b.n	8007538 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007532:	2300      	movs	r3, #0
 8007534:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007536:	693b      	ldr	r3, [r7, #16]
}
 8007538:	4618      	mov	r0, r3
 800753a:	371c      	adds	r7, #28
 800753c:	46bd      	mov	sp, r7
 800753e:	bc80      	pop	{r7}
 8007540:	4770      	bx	lr
	...

08007544 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f04f 32ff 	mov.w	r2, #4294967295
 800755c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8007560:	6839      	ldr	r1, [r7, #0]
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7fe ffdd 	bl	8006522 <move_window>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <check_fs+0x2e>
		return 3;
 800756e:	2303      	movs	r3, #3
 8007570:	e04a      	b.n	8007608 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007578:	3301      	adds	r3, #1
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	021b      	lsls	r3, r3, #8
 800757e:	b21a      	sxth	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007586:	b21b      	sxth	r3, r3
 8007588:	4313      	orrs	r3, r2
 800758a:	b21b      	sxth	r3, r3
 800758c:	4a20      	ldr	r2, [pc, #128]	; (8007610 <check_fs+0xcc>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d001      	beq.n	8007596 <check_fs+0x52>
		return 2;
 8007592:	2302      	movs	r3, #2
 8007594:	e038      	b.n	8007608 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	3336      	adds	r3, #54	; 0x36
 800759a:	3303      	adds	r3, #3
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	061a      	lsls	r2, r3, #24
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	3336      	adds	r3, #54	; 0x36
 80075a4:	3302      	adds	r3, #2
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	041b      	lsls	r3, r3, #16
 80075aa:	4313      	orrs	r3, r2
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	3236      	adds	r2, #54	; 0x36
 80075b0:	3201      	adds	r2, #1
 80075b2:	7812      	ldrb	r2, [r2, #0]
 80075b4:	0212      	lsls	r2, r2, #8
 80075b6:	4313      	orrs	r3, r2
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 80075be:	4313      	orrs	r3, r2
 80075c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80075c4:	4a13      	ldr	r2, [pc, #76]	; (8007614 <check_fs+0xd0>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d101      	bne.n	80075ce <check_fs+0x8a>
		return 0;
 80075ca:	2300      	movs	r3, #0
 80075cc:	e01c      	b.n	8007608 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	3352      	adds	r3, #82	; 0x52
 80075d2:	3303      	adds	r3, #3
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	061a      	lsls	r2, r3, #24
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	3352      	adds	r3, #82	; 0x52
 80075dc:	3302      	adds	r3, #2
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	041b      	lsls	r3, r3, #16
 80075e2:	4313      	orrs	r3, r2
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	3252      	adds	r2, #82	; 0x52
 80075e8:	3201      	adds	r2, #1
 80075ea:	7812      	ldrb	r2, [r2, #0]
 80075ec:	0212      	lsls	r2, r2, #8
 80075ee:	4313      	orrs	r3, r2
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 80075f6:	4313      	orrs	r3, r2
 80075f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80075fc:	4a05      	ldr	r2, [pc, #20]	; (8007614 <check_fs+0xd0>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d101      	bne.n	8007606 <check_fs+0xc2>
		return 0;
 8007602:	2300      	movs	r3, #0
 8007604:	e000      	b.n	8007608 <check_fs+0xc4>

	return 1;
 8007606:	2301      	movs	r3, #1
}
 8007608:	4618      	mov	r0, r3
 800760a:	3708      	adds	r7, #8
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}
 8007610:	ffffaa55 	.word	0xffffaa55
 8007614:	00544146 	.word	0x00544146

08007618 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b096      	sub	sp, #88	; 0x58
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	4613      	mov	r3, r2
 8007624:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800762c:	68b8      	ldr	r0, [r7, #8]
 800762e:	f7ff ff45 	bl	80074bc <get_ldnumber>
 8007632:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007636:	2b00      	cmp	r3, #0
 8007638:	da01      	bge.n	800763e <find_volume+0x26>
 800763a:	230b      	movs	r3, #11
 800763c:	e2a8      	b.n	8007b90 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800763e:	4a9d      	ldr	r2, [pc, #628]	; (80078b4 <find_volume+0x29c>)
 8007640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007646:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764a:	2b00      	cmp	r3, #0
 800764c:	d101      	bne.n	8007652 <find_volume+0x3a>
 800764e:	230c      	movs	r3, #12
 8007650:	e29e      	b.n	8007b90 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007656:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8007658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800765e:	2b00      	cmp	r3, #0
 8007660:	d01b      	beq.n	800769a <find_volume+0x82>
		stat = disk_status(fs->drv);
 8007662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007664:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007668:	4618      	mov	r0, r3
 800766a:	f7fe fc47 	bl	8005efc <disk_status>
 800766e:	4603      	mov	r3, r0
 8007670:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007674:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10c      	bne.n	800769a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8007680:	79fb      	ldrb	r3, [r7, #7]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d007      	beq.n	8007696 <find_volume+0x7e>
 8007686:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800768a:	f003 0304 	and.w	r3, r3, #4
 800768e:	2b00      	cmp	r3, #0
 8007690:	d001      	beq.n	8007696 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8007692:	230a      	movs	r3, #10
 8007694:	e27c      	b.n	8007b90 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 8007696:	2300      	movs	r3, #0
 8007698:	e27a      	b.n	8007b90 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800769a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769c:	2200      	movs	r2, #0
 800769e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80076a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076a4:	b2da      	uxtb	r2, r3
 80076a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80076ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ae:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fe fc3c 	bl	8005f30 <disk_initialize>
 80076b8:	4603      	mov	r3, r0
 80076ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80076be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d001      	beq.n	80076ce <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80076ca:	2303      	movs	r3, #3
 80076cc:	e260      	b.n	8007b90 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80076ce:	79fb      	ldrb	r3, [r7, #7]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d007      	beq.n	80076e4 <find_volume+0xcc>
 80076d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d001      	beq.n	80076e4 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 80076e0:	230a      	movs	r3, #10
 80076e2:	e255      	b.n	8007b90 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80076e4:	2300      	movs	r3, #0
 80076e6:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80076e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80076ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80076ec:	f7ff ff2a 	bl	8007544 <check_fs>
 80076f0:	4603      	mov	r3, r0
 80076f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80076f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d153      	bne.n	80077a6 <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80076fe:	2300      	movs	r3, #0
 8007700:	643b      	str	r3, [r7, #64]	; 0x40
 8007702:	e028      	b.n	8007756 <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8007704:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007708:	011b      	lsls	r3, r3, #4
 800770a:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800770e:	4413      	add	r3, r2
 8007710:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8007712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007714:	3304      	adds	r3, #4
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d012      	beq.n	8007742 <find_volume+0x12a>
 800771c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800771e:	330b      	adds	r3, #11
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	061a      	lsls	r2, r3, #24
 8007724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007726:	330a      	adds	r3, #10
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	041b      	lsls	r3, r3, #16
 800772c:	4313      	orrs	r3, r2
 800772e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007730:	3209      	adds	r2, #9
 8007732:	7812      	ldrb	r2, [r2, #0]
 8007734:	0212      	lsls	r2, r2, #8
 8007736:	4313      	orrs	r3, r2
 8007738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800773a:	3208      	adds	r2, #8
 800773c:	7812      	ldrb	r2, [r2, #0]
 800773e:	431a      	orrs	r2, r3
 8007740:	e000      	b.n	8007744 <find_volume+0x12c>
 8007742:	2200      	movs	r2, #0
 8007744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	3358      	adds	r3, #88	; 0x58
 800774a:	443b      	add	r3, r7
 800774c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8007750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007752:	3301      	adds	r3, #1
 8007754:	643b      	str	r3, [r7, #64]	; 0x40
 8007756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007758:	2b03      	cmp	r3, #3
 800775a:	d9d3      	bls.n	8007704 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800775c:	2300      	movs	r3, #0
 800775e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007760:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007762:	2b00      	cmp	r3, #0
 8007764:	d002      	beq.n	800776c <find_volume+0x154>
 8007766:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007768:	3b01      	subs	r3, #1
 800776a:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800776c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	3358      	adds	r3, #88	; 0x58
 8007772:	443b      	add	r3, r7
 8007774:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007778:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800777a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800777c:	2b00      	cmp	r3, #0
 800777e:	d005      	beq.n	800778c <find_volume+0x174>
 8007780:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007782:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007784:	f7ff fede 	bl	8007544 <check_fs>
 8007788:	4603      	mov	r3, r0
 800778a:	e000      	b.n	800778e <find_volume+0x176>
 800778c:	2302      	movs	r3, #2
 800778e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8007792:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007796:	2b00      	cmp	r3, #0
 8007798:	d005      	beq.n	80077a6 <find_volume+0x18e>
 800779a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800779c:	3301      	adds	r3, #1
 800779e:	643b      	str	r3, [r7, #64]	; 0x40
 80077a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d9e2      	bls.n	800776c <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80077a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80077aa:	2b03      	cmp	r3, #3
 80077ac:	d101      	bne.n	80077b2 <find_volume+0x19a>
 80077ae:	2301      	movs	r3, #1
 80077b0:	e1ee      	b.n	8007b90 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80077b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <find_volume+0x1a6>
 80077ba:	230d      	movs	r3, #13
 80077bc:	e1e8      	b.n	8007b90 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80077be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c0:	7b1b      	ldrb	r3, [r3, #12]
 80077c2:	021b      	lsls	r3, r3, #8
 80077c4:	b21a      	sxth	r2, r3
 80077c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c8:	7adb      	ldrb	r3, [r3, #11]
 80077ca:	b21b      	sxth	r3, r3
 80077cc:	4313      	orrs	r3, r2
 80077ce:	b21b      	sxth	r3, r3
 80077d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077d4:	d001      	beq.n	80077da <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 80077d6:	230d      	movs	r3, #13
 80077d8:	e1da      	b.n	8007b90 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80077da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077dc:	7ddb      	ldrb	r3, [r3, #23]
 80077de:	021b      	lsls	r3, r3, #8
 80077e0:	b21a      	sxth	r2, r3
 80077e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e4:	7d9b      	ldrb	r3, [r3, #22]
 80077e6:	b21b      	sxth	r3, r3
 80077e8:	4313      	orrs	r3, r2
 80077ea:	b21b      	sxth	r3, r3
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80077f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d112      	bne.n	800781c <find_volume+0x204>
 80077f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80077fc:	061a      	lsls	r2, r3, #24
 80077fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007800:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8007804:	041b      	lsls	r3, r3, #16
 8007806:	4313      	orrs	r3, r2
 8007808:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800780a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800780e:	0212      	lsls	r2, r2, #8
 8007810:	4313      	orrs	r3, r2
 8007812:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007814:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8007818:	4313      	orrs	r3, r2
 800781a:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800781c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800781e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007820:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8007824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007826:	7c1a      	ldrb	r2, [r3, #16]
 8007828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782a:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800782e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007830:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8007834:	2b01      	cmp	r3, #1
 8007836:	d006      	beq.n	8007846 <find_volume+0x22e>
 8007838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783a:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800783e:	2b02      	cmp	r3, #2
 8007840:	d001      	beq.n	8007846 <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 8007842:	230d      	movs	r3, #13
 8007844:	e1a4      	b.n	8007b90 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8007846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007848:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800784c:	461a      	mov	r2, r3
 800784e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007850:	fb02 f303 	mul.w	r3, r2, r3
 8007854:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8007856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007858:	7b5a      	ldrb	r2, [r3, #13]
 800785a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800785c:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8007860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007862:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00a      	beq.n	8007880 <find_volume+0x268>
 800786a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007870:	461a      	mov	r2, r3
 8007872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007874:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8007878:	3b01      	subs	r3, #1
 800787a:	4013      	ands	r3, r2
 800787c:	2b00      	cmp	r3, #0
 800787e:	d001      	beq.n	8007884 <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8007880:	230d      	movs	r3, #13
 8007882:	e185      	b.n	8007b90 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8007884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007886:	7c9b      	ldrb	r3, [r3, #18]
 8007888:	021b      	lsls	r3, r3, #8
 800788a:	b21a      	sxth	r2, r3
 800788c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788e:	7c5b      	ldrb	r3, [r3, #17]
 8007890:	b21b      	sxth	r3, r3
 8007892:	4313      	orrs	r3, r2
 8007894:	b21b      	sxth	r3, r3
 8007896:	b29a      	uxth	r2, r3
 8007898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800789a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800789e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a0:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80078a4:	f003 030f 	and.w	r3, r3, #15
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d004      	beq.n	80078b8 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 80078ae:	230d      	movs	r3, #13
 80078b0:	e16e      	b.n	8007b90 <find_volume+0x578>
 80078b2:	bf00      	nop
 80078b4:	200043d4 	.word	0x200043d4

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80078b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ba:	7d1b      	ldrb	r3, [r3, #20]
 80078bc:	021b      	lsls	r3, r3, #8
 80078be:	b21a      	sxth	r2, r3
 80078c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c2:	7cdb      	ldrb	r3, [r3, #19]
 80078c4:	b21b      	sxth	r3, r3
 80078c6:	4313      	orrs	r3, r2
 80078c8:	b21b      	sxth	r3, r3
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80078ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d112      	bne.n	80078fa <find_volume+0x2e2>
 80078d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80078da:	061a      	lsls	r2, r3, #24
 80078dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078de:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80078e2:	041b      	lsls	r3, r3, #16
 80078e4:	4313      	orrs	r3, r2
 80078e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078e8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80078ec:	0212      	lsls	r2, r2, #8
 80078ee:	4313      	orrs	r3, r2
 80078f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078f2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80078fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fc:	7bdb      	ldrb	r3, [r3, #15]
 80078fe:	021b      	lsls	r3, r3, #8
 8007900:	b21a      	sxth	r2, r3
 8007902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007904:	7b9b      	ldrb	r3, [r3, #14]
 8007906:	b21b      	sxth	r3, r3
 8007908:	4313      	orrs	r3, r2
 800790a:	b21b      	sxth	r3, r3
 800790c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800790e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007910:	2b00      	cmp	r3, #0
 8007912:	d101      	bne.n	8007918 <find_volume+0x300>
 8007914:	230d      	movs	r3, #13
 8007916:	e13b      	b.n	8007b90 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8007918:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800791a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800791c:	4413      	add	r3, r2
 800791e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007920:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8007924:	0912      	lsrs	r2, r2, #4
 8007926:	b292      	uxth	r2, r2
 8007928:	4413      	add	r3, r2
 800792a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800792c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800792e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007930:	429a      	cmp	r2, r3
 8007932:	d201      	bcs.n	8007938 <find_volume+0x320>
 8007934:	230d      	movs	r3, #13
 8007936:	e12b      	b.n	8007b90 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8007938:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800793a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007940:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8007944:	fbb3 f3f2 	udiv	r3, r3, r2
 8007948:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800794a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794c:	2b00      	cmp	r3, #0
 800794e:	d101      	bne.n	8007954 <find_volume+0x33c>
 8007950:	230d      	movs	r3, #13
 8007952:	e11d      	b.n	8007b90 <find_volume+0x578>
	fmt = FS_FAT12;
 8007954:	2301      	movs	r3, #1
 8007956:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800795a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007960:	4293      	cmp	r3, r2
 8007962:	d902      	bls.n	800796a <find_volume+0x352>
 8007964:	2302      	movs	r3, #2
 8007966:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800796a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007970:	4293      	cmp	r3, r2
 8007972:	d902      	bls.n	800797a <find_volume+0x362>
 8007974:	2303      	movs	r3, #3
 8007976:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	1c9a      	adds	r2, r3, #2
 800797e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007980:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8007984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007986:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007988:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800798c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800798e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007990:	441a      	add	r2, r3
 8007992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007994:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8007998:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800799a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799c:	441a      	add	r2, r3
 800799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a0:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 80079a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80079a8:	2b03      	cmp	r3, #3
 80079aa:	d121      	bne.n	80079f0 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80079ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ae:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d001      	beq.n	80079ba <find_volume+0x3a2>
 80079b6:	230d      	movs	r3, #13
 80079b8:	e0ea      	b.n	8007b90 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80079ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80079c0:	061a      	lsls	r2, r3, #24
 80079c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80079c8:	041b      	lsls	r3, r3, #16
 80079ca:	4313      	orrs	r3, r2
 80079cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079ce:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 80079d2:	0212      	lsls	r2, r2, #8
 80079d4:	4313      	orrs	r3, r2
 80079d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079d8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80079dc:	431a      	orrs	r2, r3
 80079de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e0:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80079e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	647b      	str	r3, [r7, #68]	; 0x44
 80079ee:	e025      	b.n	8007a3c <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80079f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f2:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <find_volume+0x3e6>
 80079fa:	230d      	movs	r3, #13
 80079fc:	e0c8      	b.n	8007b90 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80079fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a00:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8007a04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a06:	441a      	add	r2, r3
 8007a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007a0e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d104      	bne.n	8007a20 <find_volume+0x408>
 8007a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a18:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a1c:	005b      	lsls	r3, r3, #1
 8007a1e:	e00c      	b.n	8007a3a <find_volume+0x422>
 8007a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a22:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007a26:	4613      	mov	r3, r2
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	4413      	add	r3, r2
 8007a2c:	085a      	lsrs	r2, r3, #1
 8007a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a30:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a34:	f003 0301 	and.w	r3, r3, #1
 8007a38:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8007a3a:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8007a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a3e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8007a42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a44:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007a48:	0a5b      	lsrs	r3, r3, #9
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d201      	bcs.n	8007a52 <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 8007a4e:	230d      	movs	r3, #13
 8007a50:	e09e      	b.n	8007b90 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8007a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a54:	f04f 32ff 	mov.w	r2, #4294967295
 8007a58:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a64:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8007a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6a:	2280      	movs	r2, #128	; 0x80
 8007a6c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8007a70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007a74:	2b03      	cmp	r3, #3
 8007a76:	d177      	bne.n	8007b68 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8007a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007a7e:	021b      	lsls	r3, r3, #8
 8007a80:	b21a      	sxth	r2, r3
 8007a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a84:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007a88:	b21b      	sxth	r3, r3
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	b21b      	sxth	r3, r3
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d16a      	bne.n	8007b68 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 8007a92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a94:	3301      	adds	r3, #1
 8007a96:	4619      	mov	r1, r3
 8007a98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007a9a:	f7fe fd42 	bl	8006522 <move_window>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d161      	bne.n	8007b68 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 8007aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aae:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8007ab2:	021b      	lsls	r3, r3, #8
 8007ab4:	b21a      	sxth	r2, r3
 8007ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab8:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8007abc:	b21b      	sxth	r3, r3
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	b21b      	sxth	r3, r3
 8007ac2:	4a35      	ldr	r2, [pc, #212]	; (8007b98 <find_volume+0x580>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d14f      	bne.n	8007b68 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8007ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aca:	78db      	ldrb	r3, [r3, #3]
 8007acc:	061a      	lsls	r2, r3, #24
 8007ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad0:	789b      	ldrb	r3, [r3, #2]
 8007ad2:	041b      	lsls	r3, r3, #16
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ad8:	7852      	ldrb	r2, [r2, #1]
 8007ada:	0212      	lsls	r2, r2, #8
 8007adc:	4313      	orrs	r3, r2
 8007ade:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ae0:	7812      	ldrb	r2, [r2, #0]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	4a2d      	ldr	r2, [pc, #180]	; (8007b9c <find_volume+0x584>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d13e      	bne.n	8007b68 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8007aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aec:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8007af0:	061a      	lsls	r2, r3, #24
 8007af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af4:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8007af8:	041b      	lsls	r3, r3, #16
 8007afa:	4313      	orrs	r3, r2
 8007afc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007afe:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8007b02:	0212      	lsls	r2, r2, #8
 8007b04:	4313      	orrs	r3, r2
 8007b06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b08:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	4a24      	ldr	r2, [pc, #144]	; (8007ba0 <find_volume+0x588>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d129      	bne.n	8007b68 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8007b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b16:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8007b1a:	061a      	lsls	r2, r3, #24
 8007b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b1e:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8007b22:	041b      	lsls	r3, r3, #16
 8007b24:	4313      	orrs	r3, r2
 8007b26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b28:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8007b2c:	0212      	lsls	r2, r2, #8
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b32:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8007b36:	431a      	orrs	r2, r3
 8007b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b3a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8007b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b40:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8007b44:	061a      	lsls	r2, r3, #24
 8007b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b48:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8007b4c:	041b      	lsls	r3, r3, #16
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b52:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8007b56:	0212      	lsls	r2, r2, #8
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b5c:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8007b60:	431a      	orrs	r2, r3
 8007b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b64:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8007b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b6a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007b6e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8007b72:	4b0c      	ldr	r3, [pc, #48]	; (8007ba4 <find_volume+0x58c>)
 8007b74:	881b      	ldrh	r3, [r3, #0]
 8007b76:	3301      	adds	r3, #1
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	4b0a      	ldr	r3, [pc, #40]	; (8007ba4 <find_volume+0x58c>)
 8007b7c:	801a      	strh	r2, [r3, #0]
 8007b7e:	4b09      	ldr	r3, [pc, #36]	; (8007ba4 <find_volume+0x58c>)
 8007b80:	881a      	ldrh	r2, [r3, #0]
 8007b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b84:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8007b88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007b8a:	f7fe fc57 	bl	800643c <clear_lock>
#endif

	return FR_OK;
 8007b8e:	2300      	movs	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3758      	adds	r7, #88	; 0x58
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	ffffaa55 	.word	0xffffaa55
 8007b9c:	41615252 	.word	0x41615252
 8007ba0:	61417272 	.word	0x61417272
 8007ba4:	200043d8 	.word	0x200043d8

08007ba8 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d022      	beq.n	8007c00 <validate+0x58>
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d01d      	beq.n	8007c00 <validate+0x58>
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007bca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d016      	beq.n	8007c00 <validate+0x58>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007bd8:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d10c      	bne.n	8007c00 <validate+0x58>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007bec:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f7fe f983 	bl	8005efc <disk_status>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	f003 0301 	and.w	r3, r3, #1
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d001      	beq.n	8007c04 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8007c00:	2309      	movs	r3, #9
 8007c02:	e000      	b.n	8007c06 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
	...

08007c10 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b088      	sub	sp, #32
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8007c22:	f107 0310 	add.w	r3, r7, #16
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7ff fc48 	bl	80074bc <get_ldnumber>
 8007c2c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	da01      	bge.n	8007c38 <f_mount+0x28>
 8007c34:	230b      	movs	r3, #11
 8007c36:	e02d      	b.n	8007c94 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007c38:	4a18      	ldr	r2, [pc, #96]	; (8007c9c <f_mount+0x8c>)
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c40:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d006      	beq.n	8007c56 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8007c48:	69b8      	ldr	r0, [r7, #24]
 8007c4a:	f7fe fbf7 	bl	800643c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d003      	beq.n	8007c64 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	490d      	ldr	r1, [pc, #52]	; (8007c9c <f_mount+0x8c>)
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d002      	beq.n	8007c7a <f_mount+0x6a>
 8007c74:	79fb      	ldrb	r3, [r7, #7]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d001      	beq.n	8007c7e <f_mount+0x6e>
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	e00a      	b.n	8007c94 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8007c7e:	f107 0108 	add.w	r1, r7, #8
 8007c82:	f107 030c 	add.w	r3, r7, #12
 8007c86:	2200      	movs	r2, #0
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7ff fcc5 	bl	8007618 <find_volume>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3720      	adds	r7, #32
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	200043d4 	.word	0x200043d4

08007ca0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007cac:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007cb0:	6018      	str	r0, [r3, #0]
 8007cb2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007cb6:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8007cba:	6019      	str	r1, [r3, #0]
 8007cbc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007cc0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007cc4:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8007cc6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007cca:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d101      	bne.n	8007cd8 <f_open+0x38>
 8007cd4:	2309      	movs	r3, #9
 8007cd6:	e257      	b.n	8008188 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8007cd8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007cdc:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8007ce8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007cec:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007cf0:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8007cf4:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8007cf8:	7812      	ldrb	r2, [r2, #0]
 8007cfa:	f002 021f 	and.w	r2, r2, #31
 8007cfe:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8007d00:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007d04:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	f023 0301 	bic.w	r3, r3, #1
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	f107 0108 	add.w	r1, r7, #8
 8007d14:	f107 0320 	add.w	r3, r7, #32
 8007d18:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f7ff fc7b 	bl	8007618 <find_volume>
 8007d22:	4603      	mov	r3, r0
 8007d24:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8007d28:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f040 8229 	bne.w	8008184 <f_open+0x4e4>
		INIT_BUF(dj);
 8007d32:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007d36:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007d3a:	f107 0214 	add.w	r2, r7, #20
 8007d3e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 8007d42:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007d46:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	f107 0320 	add.w	r3, r7, #32
 8007d50:	4611      	mov	r1, r2
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7ff fb44 	bl	80073e0 <follow_path>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 8007d5e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007d62:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007d66:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007d6a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007d6e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d11d      	bne.n	8007db2 <f_open+0x112>
			if (!dir)	/* Default directory itself */
 8007d76:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d103      	bne.n	8007d86 <f_open+0xe6>
				res = FR_INVALID_NAME;
 8007d7e:	2306      	movs	r3, #6
 8007d80:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007d84:	e015      	b.n	8007db2 <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007d86:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007d8a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	f023 0301 	bic.w	r3, r3, #1
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	bf14      	ite	ne
 8007d98:	2301      	movne	r3, #1
 8007d9a:	2300      	moveq	r3, #0
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	461a      	mov	r2, r3
 8007da0:	f107 0320 	add.w	r3, r7, #32
 8007da4:	4611      	mov	r1, r2
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7fe f9be 	bl	8006128 <chk_lock>
 8007dac:	4603      	mov	r3, r0
 8007dae:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007db2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007db6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	f003 031c 	and.w	r3, r3, #28
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f000 80e6 	beq.w	8007f92 <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8007dc6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d027      	beq.n	8007e1e <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8007dce:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007dd2:	2b04      	cmp	r3, #4
 8007dd4:	d10e      	bne.n	8007df4 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007dd6:	f7fe fa13 	bl	8006200 <enq_lock>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d006      	beq.n	8007dee <f_open+0x14e>
 8007de0:	f107 0320 	add.w	r3, r7, #32
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7ff fa02 	bl	80071ee <dir_register>
 8007dea:	4603      	mov	r3, r0
 8007dec:	e000      	b.n	8007df0 <f_open+0x150>
 8007dee:	2312      	movs	r3, #18
 8007df0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007df4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007df8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007dfc:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8007e00:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8007e04:	7812      	ldrb	r2, [r2, #0]
 8007e06:	f042 0208 	orr.w	r2, r2, #8
 8007e0a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8007e0c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007e10:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007e14:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e18:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8007e1c:	e017      	b.n	8007e4e <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007e1e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007e22:	330b      	adds	r3, #11
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	f003 0311 	and.w	r3, r3, #17
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d003      	beq.n	8007e36 <f_open+0x196>
					res = FR_DENIED;
 8007e2e:	2307      	movs	r3, #7
 8007e30:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007e34:	e00b      	b.n	8007e4e <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8007e36:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007e3a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	f003 0304 	and.w	r3, r3, #4
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d002      	beq.n	8007e4e <f_open+0x1ae>
						res = FR_EXIST;
 8007e48:	2308      	movs	r3, #8
 8007e4a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007e4e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f040 80c1 	bne.w	8007fda <f_open+0x33a>
 8007e58:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007e5c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	f003 0308 	and.w	r3, r3, #8
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	f000 80b7 	beq.w	8007fda <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 8007e6c:	f7fd ffa4 	bl	8005db8 <get_fattime>
 8007e70:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 8007e74:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007e78:	330e      	adds	r3, #14
 8007e7a:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8007e7e:	b2d2      	uxtb	r2, r2
 8007e80:	701a      	strb	r2, [r3, #0]
 8007e82:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	0a1b      	lsrs	r3, r3, #8
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007e90:	330f      	adds	r3, #15
 8007e92:	b2d2      	uxtb	r2, r2
 8007e94:	701a      	strb	r2, [r3, #0]
 8007e96:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8007e9a:	0c1a      	lsrs	r2, r3, #16
 8007e9c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007ea0:	3310      	adds	r3, #16
 8007ea2:	b2d2      	uxtb	r2, r2
 8007ea4:	701a      	strb	r2, [r3, #0]
 8007ea6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8007eaa:	0e1a      	lsrs	r2, r3, #24
 8007eac:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007eb0:	3311      	adds	r3, #17
 8007eb2:	b2d2      	uxtb	r2, r2
 8007eb4:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8007eb6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007eba:	330b      	adds	r3, #11
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8007ec0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007ec4:	331c      	adds	r3, #28
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	701a      	strb	r2, [r3, #0]
 8007eca:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007ece:	331d      	adds	r3, #29
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	701a      	strb	r2, [r3, #0]
 8007ed4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007ed8:	331e      	adds	r3, #30
 8007eda:	2200      	movs	r2, #0
 8007edc:	701a      	strb	r2, [r3, #0]
 8007ede:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007ee2:	331f      	adds	r3, #31
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8007ee8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007eec:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007ef0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007ef4:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7ff f8d6 	bl	80070aa <ld_clust>
 8007efe:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8007f02:	2100      	movs	r1, #0
 8007f04:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8007f08:	f7ff f8fc 	bl	8007104 <st_clust>
				dj.fs->wflag = 1;
 8007f0c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007f10:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007f14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8007f1e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d059      	beq.n	8007fda <f_open+0x33a>
					dw = dj.fs->winsect;
 8007f26:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007f2a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007f2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007f32:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8007f36:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8007f3a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007f3e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007f42:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007f46:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7fe fdad 	bl	8006aaa <remove_chain>
 8007f50:	4603      	mov	r3, r0
 8007f52:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8007f56:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d13d      	bne.n	8007fda <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8007f5e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007f62:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007f66:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007f6a:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8007f6e:	3a01      	subs	r2, #1
 8007f70:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8007f74:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007f78:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8007f7c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007f80:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7fe facc 	bl	8006522 <move_window>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007f90:	e023      	b.n	8007fda <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8007f92:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d11f      	bne.n	8007fda <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8007f9a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007f9e:	330b      	adds	r3, #11
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	f003 0310 	and.w	r3, r3, #16
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d003      	beq.n	8007fb2 <f_open+0x312>
					res = FR_NO_FILE;
 8007faa:	2304      	movs	r3, #4
 8007fac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8007fb0:	e013      	b.n	8007fda <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8007fb2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007fb6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	f003 0302 	and.w	r3, r3, #2
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00a      	beq.n	8007fda <f_open+0x33a>
 8007fc4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8007fc8:	330b      	adds	r3, #11
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	f003 0301 	and.w	r3, r3, #1
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d002      	beq.n	8007fda <f_open+0x33a>
						res = FR_DENIED;
 8007fd4:	2307      	movs	r3, #7
 8007fd6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8007fda:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d153      	bne.n	800808a <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007fe2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007fe6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	f003 0308 	and.w	r3, r3, #8
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d00b      	beq.n	800800c <f_open+0x36c>
				mode |= FA__WRITTEN;
 8007ff4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8007ff8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8007ffc:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8008000:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8008004:	7812      	ldrb	r2, [r2, #0]
 8008006:	f042 0220 	orr.w	r2, r2, #32
 800800a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800800c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008010:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8008014:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008018:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800801c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008020:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800802a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800802e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8008038:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800803c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008040:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	f023 0301 	bic.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	bf14      	ite	ne
 800804e:	2301      	movne	r3, #1
 8008050:	2300      	moveq	r3, #0
 8008052:	b2db      	uxtb	r3, r3
 8008054:	461a      	mov	r2, r3
 8008056:	f107 0320 	add.w	r3, r7, #32
 800805a:	4611      	mov	r1, r2
 800805c:	4618      	mov	r0, r3
 800805e:	f7fe f8f3 	bl	8006248 <inc_lock>
 8008062:	4602      	mov	r2, r0
 8008064:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008068:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8008072:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008076:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8008080:	2b00      	cmp	r3, #0
 8008082:	d102      	bne.n	800808a <f_open+0x3ea>
 8008084:	2302      	movs	r3, #2
 8008086:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800808a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800808e:	2b00      	cmp	r3, #0
 8008090:	d178      	bne.n	8008184 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 8008092:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008096:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 80080a0:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 80080a4:	7812      	ldrb	r2, [r2, #0]
 80080a6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 80080aa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80080ae:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 80080ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80080be:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80080c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80080c6:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7fe ffed 	bl	80070aa <ld_clust>
 80080d0:	4602      	mov	r2, r0
 80080d2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80080d6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 80080e0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80080e4:	331f      	adds	r3, #31
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	061a      	lsls	r2, r3, #24
 80080ea:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80080ee:	331e      	adds	r3, #30
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	041b      	lsls	r3, r3, #16
 80080f4:	4313      	orrs	r3, r2
 80080f6:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80080fa:	321d      	adds	r2, #29
 80080fc:	7812      	ldrb	r2, [r2, #0]
 80080fe:	0212      	lsls	r2, r2, #8
 8008100:	4313      	orrs	r3, r2
 8008102:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8008106:	321c      	adds	r2, #28
 8008108:	7812      	ldrb	r2, [r2, #0]
 800810a:	431a      	orrs	r2, r3
 800810c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008110:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 800811a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800811e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2200      	movs	r2, #0
 8008126:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 800812a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800812e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2200      	movs	r2, #0
 8008136:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800813a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800813e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2200      	movs	r2, #0
 8008146:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800814a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800814e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8008152:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008156:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800815a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8008164:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8008168:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008172:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8008176:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800817a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8008184:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8008188:	4618      	mov	r0, r3
 800818a:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b08c      	sub	sp, #48	; 0x30
 8008196:	af00      	add	r7, sp, #0
 8008198:	60f8      	str	r0, [r7, #12]
 800819a:	60b9      	str	r1, [r7, #8]
 800819c:	607a      	str	r2, [r7, #4]
 800819e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	2200      	movs	r2, #0
 80081a8:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	f7ff fcfc 	bl	8007ba8 <validate>
 80081b0:	4603      	mov	r3, r0
 80081b2:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80081b4:	7ffb      	ldrb	r3, [r7, #31]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d001      	beq.n	80081be <f_read+0x2c>
 80081ba:	7ffb      	ldrb	r3, [r7, #31]
 80081bc:	e150      	b.n	8008460 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d003      	beq.n	80081d0 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 80081ce:	e147      	b.n	8008460 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80081d6:	f003 0301 	and.w	r3, r3, #1
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 80081de:	2307      	movs	r3, #7
 80081e0:	e13e      	b.n	8008460 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80081ee:	1ad3      	subs	r3, r2, r3
 80081f0:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	f240 812d 	bls.w	8008456 <f_read+0x2c4>
 80081fc:	69bb      	ldr	r3, [r7, #24]
 80081fe:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008200:	e129      	b.n	8008456 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800820c:	2b00      	cmp	r3, #0
 800820e:	f040 80f2 	bne.w	80083f6 <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008218:	0a5b      	lsrs	r3, r3, #9
 800821a:	b2da      	uxtb	r2, r3
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008222:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8008226:	3b01      	subs	r3, #1
 8008228:	b2db      	uxtb	r3, r3
 800822a:	4013      	ands	r3, r2
 800822c:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800822e:	7dfb      	ldrb	r3, [r7, #23]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d139      	bne.n	80082a8 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800823a:	2b00      	cmp	r3, #0
 800823c:	d104      	bne.n	8008248 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008244:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008246:	e018      	b.n	800827a <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800824e:	2b00      	cmp	r3, #0
 8008250:	d008      	beq.n	8008264 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008258:	4619      	mov	r1, r3
 800825a:	68f8      	ldr	r0, [r7, #12]
 800825c:	f7fe fd1c 	bl	8006c98 <clmt_clust>
 8008260:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008262:	e00a      	b.n	800827a <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008270:	4619      	mov	r1, r3
 8008272:	4610      	mov	r0, r2
 8008274:	f7fe fa51 	bl	800671a <get_fat>
 8008278:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 800827a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827c:	2b01      	cmp	r3, #1
 800827e:	d805      	bhi.n	800828c <f_read+0xfa>
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8008288:	2302      	movs	r3, #2
 800828a:	e0e9      	b.n	8008460 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800828c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800828e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008292:	d105      	bne.n	80082a0 <f_read+0x10e>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800829c:	2301      	movs	r3, #1
 800829e:	e0df      	b.n	8008460 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80082a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80082b4:	4619      	mov	r1, r3
 80082b6:	4610      	mov	r0, r2
 80082b8:	f7fe fa0e 	bl	80066d8 <clust2sect>
 80082bc:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d105      	bne.n	80082d0 <f_read+0x13e>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2202      	movs	r2, #2
 80082c8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80082cc:	2302      	movs	r3, #2
 80082ce:	e0c7      	b.n	8008460 <f_read+0x2ce>
			sect += csect;
 80082d0:	7dfb      	ldrb	r3, [r7, #23]
 80082d2:	693a      	ldr	r2, [r7, #16]
 80082d4:	4413      	add	r3, r2
 80082d6:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	0a5b      	lsrs	r3, r3, #9
 80082dc:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 80082de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d046      	beq.n	8008372 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80082e4:	7dfa      	ldrb	r2, [r7, #23]
 80082e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e8:	4413      	add	r3, r2
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80082f0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d908      	bls.n	800830a <f_read+0x178>
					cc = fp->fs->csize - csect;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80082fe:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8008302:	461a      	mov	r2, r3
 8008304:	7dfb      	ldrb	r3, [r7, #23]
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008310:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	6a39      	ldr	r1, [r7, #32]
 800831a:	f7fd fe2f 	bl	8005f7c <disk_read>
 800831e:	4603      	mov	r3, r0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d005      	beq.n	8008330 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800832c:	2301      	movs	r3, #1
 800832e:	e097      	b.n	8008460 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800833a:	2b00      	cmp	r3, #0
 800833c:	d015      	beq.n	800836a <f_read+0x1d8>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	1ad3      	subs	r3, r2, r3
 8008348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800834a:	429a      	cmp	r2, r3
 800834c:	d90d      	bls.n	800836a <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	1ad3      	subs	r3, r2, r3
 8008358:	025b      	lsls	r3, r3, #9
 800835a:	6a3a      	ldr	r2, [r7, #32]
 800835c:	4413      	add	r3, r2
 800835e:	68f9      	ldr	r1, [r7, #12]
 8008360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008364:	4618      	mov	r0, r3
 8008366:	f7fd fe67 	bl	8006038 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 800836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836c:	025b      	lsls	r3, r3, #9
 800836e:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8008370:	e05b      	b.n	800842a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008378:	693a      	ldr	r2, [r7, #16]
 800837a:	429a      	cmp	r2, r3
 800837c:	d037      	beq.n	80083ee <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008388:	2b00      	cmp	r3, #0
 800838a:	d01d      	beq.n	80083c8 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008392:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008396:	68f9      	ldr	r1, [r7, #12]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800839e:	2301      	movs	r3, #1
 80083a0:	f7fd fe0c 	bl	8005fbc <disk_write>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d005      	beq.n	80083b6 <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2201      	movs	r2, #1
 80083ae:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80083b2:	2301      	movs	r3, #1
 80083b4:	e054      	b.n	8008460 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80083bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083c0:	b2da      	uxtb	r2, r3
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80083ce:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80083d2:	68f9      	ldr	r1, [r7, #12]
 80083d4:	2301      	movs	r3, #1
 80083d6:	693a      	ldr	r2, [r7, #16]
 80083d8:	f7fd fdd0 	bl	8005f7c <disk_read>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d005      	beq.n	80083ee <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2201      	movs	r2, #1
 80083e6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80083ea:	2301      	movs	r3, #1
 80083ec:	e038      	b.n	8008460 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80083fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008400:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008404:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8008406:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	429a      	cmp	r2, r3
 800840c:	d901      	bls.n	8008412 <f_read+0x280>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008418:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	4413      	add	r3, r2
 8008420:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008422:	4619      	mov	r1, r3
 8008424:	6a38      	ldr	r0, [r7, #32]
 8008426:	f7fd fe07 	bl	8006038 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800842a:	6a3a      	ldr	r2, [r7, #32]
 800842c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842e:	4413      	add	r3, r2
 8008430:	623b      	str	r3, [r7, #32]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843a:	441a      	add	r2, r3
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008448:	441a      	add	r2, r3
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	601a      	str	r2, [r3, #0]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2b00      	cmp	r3, #0
 800845a:	f47f aed2 	bne.w	8008202 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 800845e:	2300      	movs	r3, #0
}
 8008460:	4618      	mov	r0, r3
 8008462:	3730      	adds	r7, #48	; 0x30
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f7ff fb99 	bl	8007ba8 <validate>
 8008476:	4603      	mov	r3, r0
 8008478:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800847a:	7dfb      	ldrb	r3, [r7, #23]
 800847c:	2b00      	cmp	r3, #0
 800847e:	f040 80a8 	bne.w	80085d2 <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008488:	f003 0320 	and.w	r3, r3, #32
 800848c:	2b00      	cmp	r3, #0
 800848e:	f000 80a0 	beq.w	80085d2 <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8008498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800849c:	2b00      	cmp	r3, #0
 800849e:	d019      	beq.n	80084d4 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80084a6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80084aa:	6879      	ldr	r1, [r7, #4]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80084b2:	2301      	movs	r3, #1
 80084b4:	f7fd fd82 	bl	8005fbc <disk_write>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d001      	beq.n	80084c2 <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80084be:	2301      	movs	r3, #1
 80084c0:	e088      	b.n	80085d4 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80084c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084cc:	b2da      	uxtb	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80084e0:	4619      	mov	r1, r3
 80084e2:	4610      	mov	r0, r2
 80084e4:	f7fe f81d 	bl	8006522 <move_window>
 80084e8:	4603      	mov	r3, r0
 80084ea:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d16f      	bne.n	80085d2 <f_sync+0x16a>
				dir = fp->dir_ptr;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80084f8:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	330b      	adds	r3, #11
 80084fe:	781a      	ldrb	r2, [r3, #0]
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	330b      	adds	r3, #11
 8008504:	f042 0220 	orr.w	r2, r2, #32
 8008508:	b2d2      	uxtb	r2, r2
 800850a:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	331c      	adds	r3, #28
 8008516:	b2d2      	uxtb	r2, r2
 8008518:	701a      	strb	r2, [r3, #0]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008520:	b29b      	uxth	r3, r3
 8008522:	0a1b      	lsrs	r3, r3, #8
 8008524:	b29a      	uxth	r2, r3
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	331d      	adds	r3, #29
 800852a:	b2d2      	uxtb	r2, r2
 800852c:	701a      	strb	r2, [r3, #0]
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008534:	0c1a      	lsrs	r2, r3, #16
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	331e      	adds	r3, #30
 800853a:	b2d2      	uxtb	r2, r2
 800853c:	701a      	strb	r2, [r3, #0]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008544:	0e1a      	lsrs	r2, r3, #24
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	331f      	adds	r3, #31
 800854a:	b2d2      	uxtb	r2, r2
 800854c:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008554:	4619      	mov	r1, r3
 8008556:	6938      	ldr	r0, [r7, #16]
 8008558:	f7fe fdd4 	bl	8007104 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800855c:	f7fd fc2c 	bl	8005db8 <get_fattime>
 8008560:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	3316      	adds	r3, #22
 8008566:	68fa      	ldr	r2, [r7, #12]
 8008568:	b2d2      	uxtb	r2, r2
 800856a:	701a      	strb	r2, [r3, #0]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	b29b      	uxth	r3, r3
 8008570:	0a1b      	lsrs	r3, r3, #8
 8008572:	b29a      	uxth	r2, r3
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	3317      	adds	r3, #23
 8008578:	b2d2      	uxtb	r2, r2
 800857a:	701a      	strb	r2, [r3, #0]
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	0c1a      	lsrs	r2, r3, #16
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	3318      	adds	r3, #24
 8008584:	b2d2      	uxtb	r2, r2
 8008586:	701a      	strb	r2, [r3, #0]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	0e1a      	lsrs	r2, r3, #24
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	3319      	adds	r3, #25
 8008590:	b2d2      	uxtb	r2, r2
 8008592:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	3312      	adds	r3, #18
 8008598:	2200      	movs	r2, #0
 800859a:	701a      	strb	r2, [r3, #0]
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	3313      	adds	r3, #19
 80085a0:	2200      	movs	r2, #0
 80085a2:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80085aa:	f023 0320 	bic.w	r3, r3, #32
 80085ae:	b2da      	uxtb	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80085bc:	2201      	movs	r2, #1
 80085be:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7fd ffd8 	bl	800657e <sync_fs>
 80085ce:	4603      	mov	r3, r0
 80085d0:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 80085d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3718      	adds	r7, #24
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7ff ff3f 	bl	8008468 <f_sync>
 80085ea:	4603      	mov	r3, r0
 80085ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80085ee:	7bfb      	ldrb	r3, [r7, #15]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d116      	bne.n	8008622 <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7ff fad7 	bl	8007ba8 <validate>
 80085fa:	4603      	mov	r3, r0
 80085fc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10e      	bne.n	8008622 <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800860a:	4618      	mov	r0, r3
 800860c:	f7fd fed2 	bl	80063b4 <dec_lock>
 8008610:	4603      	mov	r3, r0
 8008612:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008614:	7bfb      	ldrb	r3, [r7, #15]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d103      	bne.n	8008622 <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008622:	7bfb      	ldrb	r3, [r7, #15]
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800862c:	b480      	push	{r7}
 800862e:	b087      	sub	sp, #28
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	4613      	mov	r3, r2
 8008638:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800863a:	2301      	movs	r3, #1
 800863c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800863e:	2300      	movs	r3, #0
 8008640:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8008642:	4b1e      	ldr	r3, [pc, #120]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 8008644:	7a5b      	ldrb	r3, [r3, #9]
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b01      	cmp	r3, #1
 800864a:	d831      	bhi.n	80086b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800864c:	4b1b      	ldr	r3, [pc, #108]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 800864e:	7a5b      	ldrb	r3, [r3, #9]
 8008650:	b2db      	uxtb	r3, r3
 8008652:	461a      	mov	r2, r3
 8008654:	4b19      	ldr	r3, [pc, #100]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 8008656:	2100      	movs	r1, #0
 8008658:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800865a:	4b18      	ldr	r3, [pc, #96]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 800865c:	7a5b      	ldrb	r3, [r3, #9]
 800865e:	b2db      	uxtb	r3, r3
 8008660:	4a16      	ldr	r2, [pc, #88]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4413      	add	r3, r2
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800866a:	4b14      	ldr	r3, [pc, #80]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 800866c:	7a5b      	ldrb	r3, [r3, #9]
 800866e:	b2db      	uxtb	r3, r3
 8008670:	461a      	mov	r2, r3
 8008672:	4b12      	ldr	r3, [pc, #72]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 8008674:	4413      	add	r3, r2
 8008676:	79fa      	ldrb	r2, [r7, #7]
 8008678:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800867a:	4b10      	ldr	r3, [pc, #64]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 800867c:	7a5b      	ldrb	r3, [r3, #9]
 800867e:	b2db      	uxtb	r3, r3
 8008680:	1c5a      	adds	r2, r3, #1
 8008682:	b2d1      	uxtb	r1, r2
 8008684:	4a0d      	ldr	r2, [pc, #52]	; (80086bc <FATFS_LinkDriverEx+0x90>)
 8008686:	7251      	strb	r1, [r2, #9]
 8008688:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800868a:	7dbb      	ldrb	r3, [r7, #22]
 800868c:	3330      	adds	r3, #48	; 0x30
 800868e:	b2da      	uxtb	r2, r3
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	3301      	adds	r3, #1
 8008698:	223a      	movs	r2, #58	; 0x3a
 800869a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	3302      	adds	r3, #2
 80086a0:	222f      	movs	r2, #47	; 0x2f
 80086a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	3303      	adds	r3, #3
 80086a8:	2200      	movs	r2, #0
 80086aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80086ac:	2300      	movs	r3, #0
 80086ae:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80086b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	371c      	adds	r7, #28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bc80      	pop	{r7}
 80086ba:	4770      	bx	lr
 80086bc:	200043f4 	.word	0x200043f4

080086c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80086ca:	2200      	movs	r2, #0
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7ff ffac 	bl	800862c <FATFS_LinkDriverEx>
 80086d4:	4603      	mov	r3, r0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3708      	adds	r7, #8
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
	...

080086e0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b082      	sub	sp, #8
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	4603      	mov	r3, r0
 80086e8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80086ea:	4b0b      	ldr	r3, [pc, #44]	; (8008718 <SD_initialize+0x38>)
 80086ec:	2201      	movs	r2, #1
 80086ee:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80086f0:	f7fd fb6a 	bl	8005dc8 <BSP_SD_Init>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d107      	bne.n	800870a <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80086fa:	4b07      	ldr	r3, [pc, #28]	; (8008718 <SD_initialize+0x38>)
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	f023 0301 	bic.w	r3, r3, #1
 8008704:	b2da      	uxtb	r2, r3
 8008706:	4b04      	ldr	r3, [pc, #16]	; (8008718 <SD_initialize+0x38>)
 8008708:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800870a:	4b03      	ldr	r3, [pc, #12]	; (8008718 <SD_initialize+0x38>)
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	b2db      	uxtb	r3, r3
}
 8008710:	4618      	mov	r0, r3
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	20000031 	.word	0x20000031

0800871c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	4603      	mov	r3, r0
 8008724:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008726:	4b0b      	ldr	r3, [pc, #44]	; (8008754 <SD_status+0x38>)
 8008728:	2201      	movs	r2, #1
 800872a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800872c:	f7fd fba0 	bl	8005e70 <BSP_SD_GetCardState>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d107      	bne.n	8008746 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008736:	4b07      	ldr	r3, [pc, #28]	; (8008754 <SD_status+0x38>)
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	b2db      	uxtb	r3, r3
 800873c:	f023 0301 	bic.w	r3, r3, #1
 8008740:	b2da      	uxtb	r2, r3
 8008742:	4b04      	ldr	r3, [pc, #16]	; (8008754 <SD_status+0x38>)
 8008744:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8008746:	4b03      	ldr	r3, [pc, #12]	; (8008754 <SD_status+0x38>)
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	b2db      	uxtb	r3, r3
}
 800874c:	4618      	mov	r0, r3
 800874e:	3708      	adds	r7, #8
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	20000031 	.word	0x20000031

08008758 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b086      	sub	sp, #24
 800875c:	af00      	add	r7, sp, #0
 800875e:	60b9      	str	r1, [r7, #8]
 8008760:	607a      	str	r2, [r7, #4]
 8008762:	603b      	str	r3, [r7, #0]
 8008764:	4603      	mov	r3, r0
 8008766:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800876c:	4b0f      	ldr	r3, [pc, #60]	; (80087ac <SD_read+0x54>)
 800876e:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 8008770:	4b0f      	ldr	r3, [pc, #60]	; (80087b0 <SD_read+0x58>)
 8008772:	683a      	ldr	r2, [r7, #0]
 8008774:	6879      	ldr	r1, [r7, #4]
 8008776:	68b8      	ldr	r0, [r7, #8]
 8008778:	f7fd fb3e 	bl	8005df8 <BSP_SD_ReadBlocks>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10e      	bne.n	80087a0 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008782:	e006      	b.n	8008792 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	1e5a      	subs	r2, r3, #1
 8008788:	613a      	str	r2, [r7, #16]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <SD_read+0x3a>
      {
        return RES_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e007      	b.n	80087a2 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008792:	f7fd fb6d 	bl	8005e70 <BSP_SD_GetCardState>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1f3      	bne.n	8008784 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80087a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3718      	adds	r7, #24
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	000186a0 	.word	0x000186a0
 80087b0:	05f5e100 	.word	0x05f5e100

080087b4 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b086      	sub	sp, #24
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60b9      	str	r1, [r7, #8]
 80087bc:	607a      	str	r2, [r7, #4]
 80087be:	603b      	str	r3, [r7, #0]
 80087c0:	4603      	mov	r3, r0
 80087c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 80087c8:	4b0f      	ldr	r3, [pc, #60]	; (8008808 <SD_write+0x54>)
 80087ca:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80087cc:	4b0f      	ldr	r3, [pc, #60]	; (800880c <SD_write+0x58>)
 80087ce:	683a      	ldr	r2, [r7, #0]
 80087d0:	6879      	ldr	r1, [r7, #4]
 80087d2:	68b8      	ldr	r0, [r7, #8]
 80087d4:	f7fd fb2e 	bl	8005e34 <BSP_SD_WriteBlocks>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10e      	bne.n	80087fc <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80087de:	e006      	b.n	80087ee <SD_write+0x3a>
    {
      if (timeout-- == 0)
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	1e5a      	subs	r2, r3, #1
 80087e4:	613a      	str	r2, [r7, #16]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <SD_write+0x3a>
      {
        return RES_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	e007      	b.n	80087fe <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 80087ee:	f7fd fb3f 	bl	8005e70 <BSP_SD_GetCardState>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d1f3      	bne.n	80087e0 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 80087f8:	2300      	movs	r3, #0
 80087fa:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80087fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3718      	adds	r7, #24
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	000186a0 	.word	0x000186a0
 800880c:	05f5e100 	.word	0x05f5e100

08008810 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b08c      	sub	sp, #48	; 0x30
 8008814:	af00      	add	r7, sp, #0
 8008816:	4603      	mov	r3, r0
 8008818:	603a      	str	r2, [r7, #0]
 800881a:	71fb      	strb	r3, [r7, #7]
 800881c:	460b      	mov	r3, r1
 800881e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008826:	4b24      	ldr	r3, [pc, #144]	; (80088b8 <SD_ioctl+0xa8>)
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	b2db      	uxtb	r3, r3
 800882c:	f003 0301 	and.w	r3, r3, #1
 8008830:	2b00      	cmp	r3, #0
 8008832:	d001      	beq.n	8008838 <SD_ioctl+0x28>
 8008834:	2303      	movs	r3, #3
 8008836:	e03b      	b.n	80088b0 <SD_ioctl+0xa0>
  
  switch (cmd)
 8008838:	79bb      	ldrb	r3, [r7, #6]
 800883a:	2b03      	cmp	r3, #3
 800883c:	d833      	bhi.n	80088a6 <SD_ioctl+0x96>
 800883e:	a201      	add	r2, pc, #4	; (adr r2, 8008844 <SD_ioctl+0x34>)
 8008840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008844:	08008855 	.word	0x08008855
 8008848:	0800885d 	.word	0x0800885d
 800884c:	08008875 	.word	0x08008875
 8008850:	0800888f 	.word	0x0800888f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008854:	2300      	movs	r3, #0
 8008856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800885a:	e027      	b.n	80088ac <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800885c:	f107 030c 	add.w	r3, r7, #12
 8008860:	4618      	mov	r0, r3
 8008862:	f7fd fb15 	bl	8005e90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800886c:	2300      	movs	r3, #0
 800886e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008872:	e01b      	b.n	80088ac <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008874:	f107 030c 	add.w	r3, r7, #12
 8008878:	4618      	mov	r0, r3
 800887a:	f7fd fb09 	bl	8005e90 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800887e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008880:	b29a      	uxth	r2, r3
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008886:	2300      	movs	r3, #0
 8008888:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800888c:	e00e      	b.n	80088ac <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800888e:	f107 030c 	add.w	r3, r7, #12
 8008892:	4618      	mov	r0, r3
 8008894:	f7fd fafc 	bl	8005e90 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8008898:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800889e:	2300      	movs	r3, #0
 80088a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80088a4:	e002      	b.n	80088ac <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 80088a6:	2304      	movs	r3, #4
 80088a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 80088ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3730      	adds	r7, #48	; 0x30
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20000031 	.word	0x20000031

080088bc <__libc_init_array>:
 80088bc:	b570      	push	{r4, r5, r6, lr}
 80088be:	2600      	movs	r6, #0
 80088c0:	4d0c      	ldr	r5, [pc, #48]	; (80088f4 <__libc_init_array+0x38>)
 80088c2:	4c0d      	ldr	r4, [pc, #52]	; (80088f8 <__libc_init_array+0x3c>)
 80088c4:	1b64      	subs	r4, r4, r5
 80088c6:	10a4      	asrs	r4, r4, #2
 80088c8:	42a6      	cmp	r6, r4
 80088ca:	d109      	bne.n	80088e0 <__libc_init_array+0x24>
 80088cc:	f000 f832 	bl	8008934 <_init>
 80088d0:	2600      	movs	r6, #0
 80088d2:	4d0a      	ldr	r5, [pc, #40]	; (80088fc <__libc_init_array+0x40>)
 80088d4:	4c0a      	ldr	r4, [pc, #40]	; (8008900 <__libc_init_array+0x44>)
 80088d6:	1b64      	subs	r4, r4, r5
 80088d8:	10a4      	asrs	r4, r4, #2
 80088da:	42a6      	cmp	r6, r4
 80088dc:	d105      	bne.n	80088ea <__libc_init_array+0x2e>
 80088de:	bd70      	pop	{r4, r5, r6, pc}
 80088e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80088e4:	4798      	blx	r3
 80088e6:	3601      	adds	r6, #1
 80088e8:	e7ee      	b.n	80088c8 <__libc_init_array+0xc>
 80088ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80088ee:	4798      	blx	r3
 80088f0:	3601      	adds	r6, #1
 80088f2:	e7f2      	b.n	80088da <__libc_init_array+0x1e>
 80088f4:	08008b14 	.word	0x08008b14
 80088f8:	08008b14 	.word	0x08008b14
 80088fc:	08008b14 	.word	0x08008b14
 8008900:	08008b18 	.word	0x08008b18

08008904 <memcmp>:
 8008904:	b510      	push	{r4, lr}
 8008906:	3901      	subs	r1, #1
 8008908:	4402      	add	r2, r0
 800890a:	4290      	cmp	r0, r2
 800890c:	d101      	bne.n	8008912 <memcmp+0xe>
 800890e:	2000      	movs	r0, #0
 8008910:	e005      	b.n	800891e <memcmp+0x1a>
 8008912:	7803      	ldrb	r3, [r0, #0]
 8008914:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008918:	42a3      	cmp	r3, r4
 800891a:	d001      	beq.n	8008920 <memcmp+0x1c>
 800891c:	1b18      	subs	r0, r3, r4
 800891e:	bd10      	pop	{r4, pc}
 8008920:	3001      	adds	r0, #1
 8008922:	e7f2      	b.n	800890a <memcmp+0x6>

08008924 <memset>:
 8008924:	4603      	mov	r3, r0
 8008926:	4402      	add	r2, r0
 8008928:	4293      	cmp	r3, r2
 800892a:	d100      	bne.n	800892e <memset+0xa>
 800892c:	4770      	bx	lr
 800892e:	f803 1b01 	strb.w	r1, [r3], #1
 8008932:	e7f9      	b.n	8008928 <memset+0x4>

08008934 <_init>:
 8008934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008936:	bf00      	nop
 8008938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893a:	bc08      	pop	{r3}
 800893c:	469e      	mov	lr, r3
 800893e:	4770      	bx	lr

08008940 <_fini>:
 8008940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008942:	bf00      	nop
 8008944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008946:	bc08      	pop	{r3}
 8008948:	469e      	mov	lr, r3
 800894a:	4770      	bx	lr
