Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fibsim_behav xil_defaultlib.fibsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port fclk_only [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:67]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port D0 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ld [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:91]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port D [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:92]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 14 for port cnt1 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:98]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 7 for port cnt2 [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port valid [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dp_en [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_2n_div_test
Compiling module xil_defaultlib.reg_nb(n=10)
Compiling module xil_defaultlib.rca_nb(n=10)
Compiling module xil_defaultlib.mux_2t1_nb(n=10)
Compiling module xil_defaultlib.ram_single_port(n=4,m=10)
Compiling module xil_defaultlib.cntr_up_clr_nb
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.fibonacci_fsm
Compiling module xil_defaultlib.fibonacci_seq_gen
Compiling module xil_defaultlib.fibsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fibsim_behav
