Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 25 21:40:23 2023
| Host         : DESKTOP-3HOO1AQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.551        0.000                      0                  997        0.150        0.000                      0                  997        4.500        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.551        0.000                      0                  997        0.150        0.000                      0                  997        4.500        0.000                       0                   475  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.585ns (47.011%)  route 2.914ns (52.989%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.143 r  btn_db0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    btn_db0/counter_reg[12]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  btn_db0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    btn_db0/counter_reg[16]_i_1_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.583 r  btn_db0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.583    btn_db0/counter_reg[20]_i_1_n_6
    SLICE_X38Y74         FDRE                                         r  btn_db0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.415    14.786    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  btn_db0/counter_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.109    15.134    btn_db0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 2.481ns (45.989%)  route 2.914ns (54.011%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.143 r  btn_db0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    btn_db0/counter_reg[12]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.260 r  btn_db0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    btn_db0/counter_reg[16]_i_1_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.479 r  btn_db0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.479    btn_db0/counter_reg[20]_i_1_n_7
    SLICE_X38Y74         FDRE                                         r  btn_db0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.415    14.786    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  btn_db0/counter_reg[20]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.109    15.134    btn_db0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.468ns (45.859%)  route 2.914ns (54.141%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.143 r  btn_db0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    btn_db0/counter_reg[12]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.466 r  btn_db0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.466    btn_db0/counter_reg[16]_i_1_n_6
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.417    14.788    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[17]/C
                         clock pessimism              0.296    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)        0.109    15.158    btn_db0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.460ns (45.778%)  route 2.914ns (54.222%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.143 r  btn_db0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    btn_db0/counter_reg[12]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.458 r  btn_db0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.458    btn_db0/counter_reg[16]_i_1_n_4
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.417    14.788    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[19]/C
                         clock pessimism              0.296    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)        0.109    15.158    btn_db0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.384ns (45.000%)  route 2.914ns (55.000%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.143 r  btn_db0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    btn_db0/counter_reg[12]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.382 r  btn_db0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.382    btn_db0/counter_reg[16]_i_1_n_5
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.417    14.788    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
                         clock pessimism              0.296    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)        0.109    15.158    btn_db0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.351ns (44.656%)  route 2.914ns (55.344%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.349 r  btn_db0/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.349    btn_db0/counter_reg[12]_i_1_n_6
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.418    14.789    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.109    15.137    btn_db0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 2.343ns (44.571%)  route 2.914ns (55.429%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.341 r  btn_db0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.341    btn_db0/counter_reg[12]_i_1_n_4
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.418    14.789    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.109    15.137    btn_db0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 2.364ns (44.792%)  route 2.914ns (55.208%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.143 r  btn_db0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.143    btn_db0/counter_reg[12]_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.362 r  btn_db0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.362    btn_db0/counter_reg[16]_i_1_n_7
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.417    14.788    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[16]/C
                         clock pessimism              0.296    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)        0.109    15.158    btn_db0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.267ns (43.758%)  route 2.914ns (56.242%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.265 r  btn_db0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.265    btn_db0/counter_reg[12]_i_1_n_5
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.418    14.789    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[14]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.109    15.137    btn_db0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.247ns (43.540%)  route 2.914ns (56.460%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.533     5.084    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  btn_db0/counter_reg[18]/Q
                         net (fo=3, routed)           0.820     6.423    btn_db0/counter_reg[18]
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.547 r  btn_db0/counter[0]_i_6/O
                         net (fo=2, routed)           0.818     7.365    btn_db0/counter[0]_i_6_n_0
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.152     7.517 r  btn_db0/prev_btn_level_i_5/O
                         net (fo=1, routed)           0.436     7.953    btn_db0/prev_btn_level_i_5_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.326     8.279 r  btn_db0/prev_btn_level_i_3/O
                         net (fo=2, routed)           0.441     8.720    btn_db0/prev_btn_level_i_3_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.844 r  btn_db0/counter[0]_i_3/O
                         net (fo=1, routed)           0.398     9.242    btn_db0/in
    SLICE_X38Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.792 r  btn_db0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.792    btn_db0/counter_reg[0]_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.026 r  btn_db0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    btn_db0/counter_reg[8]_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.245 r  btn_db0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.245    btn_db0/counter_reg[12]_i_1_n_7
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.418    14.789    btn_db0/clk_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  btn_db0/counter_reg[12]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.109    15.137    btn_db0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.283%)  route 0.118ns (38.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X49Y68         FDRE                                         r  sd_card0/block_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  sd_card0/block_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.118     2.236    sd_card0/block_addr_reg[4]
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.281 r  sd_card0/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.281    sd_card0/cmd_out[12]_i_1_n_0
    SLICE_X50Y69         FDSE                                         r  sd_card0/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.620    sd_card0/CLK
    SLICE_X50Y69         FDSE                                         r  sd_card0/cmd_out_reg[12]/C
                         clock pessimism             -0.609     2.011    
    SLICE_X50Y69         FDSE (Hold_fdse_C_D)         0.120     2.131    sd_card0/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 str_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            str_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.718%)  route 0.073ns (36.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.546     1.459    clk_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  str_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  str_reg[32]/Q
                         net (fo=3, routed)           0.073     1.660    str[32]
    SLICE_X41Y74         FDRE                                         r  str_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.813     1.971    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  str_reg[40]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.022     1.494    str_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     1.467    lcd0/clk_IBUF_BUFG
    SLICE_X37Y66         FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.110     1.718    lcd0/icode_reg_n_0_[0]
    SLICE_X37Y65         FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.822     1.980    lcd0/clk_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.497     1.482    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.070     1.552    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 str_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            str_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  str_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  str_reg[49]/Q
                         net (fo=2, routed)           0.074     1.665    str__0[49]
    SLICE_X41Y72         FDRE                                         r  str_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.816     1.974    clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  str_reg[57]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.022     1.497    str_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 str_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            str_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  str_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  str_reg[50]/Q
                         net (fo=2, routed)           0.101     1.704    str__0[50]
    SLICE_X42Y72         FDRE                                         r  str_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.816     1.974    clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  str_reg[58]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.059     1.534    str_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sd_card0/byte_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/byte_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.554     1.974    sd_card0/CLK
    SLICE_X55Y72         FDRE                                         r  sd_card0/byte_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  sd_card0/byte_counter_reg[6]/Q
                         net (fo=4, routed)           0.120     2.236    sd_card0/byte_counter[6]
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.281 r  sd_card0/byte_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.281    sd_card0/byte_counter[7]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  sd_card0/byte_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.821     2.617    sd_card0/CLK
    SLICE_X54Y72         FDRE                                         r  sd_card0/byte_counter_reg[7]/C
                         clock pessimism             -0.630     1.987    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.120     2.107    sd_card0/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.470%)  route 0.094ns (33.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.557     1.470    clk_divider0/clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_divider0/counter_reg[0]/Q
                         net (fo=8, routed)           0.094     1.705    clk_divider0/counter_reg[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.750 r  clk_divider0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    clk_divider0/p_0_in[5]
    SLICE_X40Y61         FDRE                                         r  clk_divider0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.827     1.985    clk_divider0/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  clk_divider0/counter_reg[5]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.575    clk_divider0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.466    lcd0/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  lcd0/init_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  lcd0/init_count_reg[21]/Q
                         net (fo=2, routed)           0.118     1.725    lcd0/p_1_in__0
    SLICE_X37Y67         FDRE                                         r  lcd0/init_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.819     1.978    lcd0/clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  lcd0/init_e_reg/C
                         clock pessimism             -0.498     1.479    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.070     1.549    lcd0/init_e_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sd_card0/byte_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.554     1.974    sd_card0/CLK
    SLICE_X55Y72         FDRE                                         r  sd_card0/byte_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  sd_card0/byte_counter_reg[6]/Q
                         net (fo=4, routed)           0.124     2.240    sd_card0/byte_counter[6]
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.285 r  sd_card0/byte_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     2.285    sd_card0/byte_counter[8]_i_2_n_0
    SLICE_X54Y72         FDRE                                         r  sd_card0/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.821     2.617    sd_card0/CLK
    SLICE_X54Y72         FDRE                                         r  sd_card0/byte_counter_reg[8]/C
                         clock pessimism             -0.630     1.987    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.121     2.108    sd_card0/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.554     1.974    sd_card0/CLK
    SLICE_X45Y69         FDRE                                         r  sd_card0/block_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  sd_card0/block_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.097     2.212    sd_card0/block_addr_reg[11]
    SLICE_X44Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.257 r  sd_card0/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.257    sd_card0/cmd_out[19]_i_1_n_0
    SLICE_X44Y69         FDSE                                         r  sd_card0/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.617    sd_card0/CLK
    SLICE_X44Y69         FDSE                                         r  sd_card0/cmd_out_reg[19]/C
                         clock pessimism             -0.630     1.987    
    SLICE_X44Y69         FDSE (Hold_fdse_C_D)         0.091     2.078    sd_card0/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y72    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y72    P_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    ans_cnt_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y63    ans_cnt_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y63    ans_cnt_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y64    ans_cnt_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y64    ans_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    ans_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    ans_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y63    ans_cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y63    ans_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y72    P_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    ans_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y61    ans_cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y63    ans_cnt_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y63    ans_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.429ns (46.378%)  route 5.121ns (53.622%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.543     5.094    lcd0/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.820     6.433    lcd0/init_d[3]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.152     6.585 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.301    10.885    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.759    14.645 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.645    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 4.175ns (45.085%)  route 5.086ns (54.915%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.542     5.093    lcd0/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.229     6.841    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.124     6.965 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.856    10.821    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.354 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.354    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 4.388ns (47.919%)  route 4.769ns (52.081%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.542     5.093    lcd0/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.241     6.852    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.150     7.002 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.528    10.530    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.720    14.250 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    14.250    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 4.174ns (45.782%)  route 4.943ns (54.218%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.542     5.093    lcd0/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.241     6.852    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y63         LUT3 (Prop_lut3_I1_O)        0.124     6.976 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.702    10.678    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532    14.210 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    14.210    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.178ns (46.036%)  route 4.898ns (53.964%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.543     5.094    lcd0/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  lcd0/init_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  lcd0/init_d_reg[2]/Q
                         net (fo=1, routed)           0.794     6.407    lcd0/init_d[2]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.124     6.531 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.104    10.634    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    14.171 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.171    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 4.367ns (48.214%)  route 4.690ns (51.786%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.542     5.093    lcd0/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.972     6.583    lcd0/lcd_initialized_reg_n_0
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.116     6.699 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.719    10.418    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.733    14.151 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.151    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.826ns  (logic 4.175ns (47.308%)  route 4.650ns (52.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.542     5.093    lcd0/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.972     6.583    lcd0/lcd_initialized_reg_n_0
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.124     6.707 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.679    10.386    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    13.919 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.919    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 3.998ns (57.454%)  route 2.961ns (42.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.752 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.332    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.428 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.542     5.970    sd_card0/CLK
    SLICE_X51Y72         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  sd_card0/sclk_reg_reg/Q
                         net (fo=17, routed)          2.961     9.387    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.542    12.929 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.929    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 4.135ns (61.626%)  route 2.575ns (38.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.752 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.332    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.428 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.538     5.966    sd_card0/CLK
    SLICE_X45Y72         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDSE (Prop_fdse_C_Q)         0.419     6.385 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           2.575     8.960    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.716    12.676 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.676    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 4.021ns (63.128%)  route 2.349ns (36.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.752 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.332    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.428 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.539     5.967    sd_card0/CLK
    SLICE_X51Y74         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDSE (Prop_fdse_C_Q)         0.456     6.423 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           2.349     8.771    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.565    12.336 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    12.336    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.406ns (67.946%)  route 0.664ns (32.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.551     1.971    sd_card0/CLK
    SLICE_X51Y74         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDSE (Prop_fdse_C_Q)         0.141     2.112 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           0.664     2.776    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.266     4.041 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     4.041    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.425ns (64.074%)  route 0.799ns (35.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.552     1.972    sd_card0/CLK
    SLICE_X45Y72         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDSE (Prop_fdse_C_Q)         0.128     2.100 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           0.799     2.899    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.297     4.196 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.196    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.418ns (50.493%)  route 1.391ns (49.507%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.468    lcd0/clk_IBUF_BUFG
    SLICE_X37Y63         FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDSE (Prop_fdse_C_Q)         0.141     1.609 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.156     1.766    lcd0/init_rw
    SLICE_X37Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.235     3.045    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     4.278 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.278    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.384ns (58.875%)  route 0.967ns (41.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.554     1.974    sd_card0/CLK
    SLICE_X51Y72         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  sd_card0/sclk_reg_reg/Q
                         net (fo=17, routed)          0.967     3.082    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.243     4.325 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     4.325    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.443ns (49.571%)  route 1.468ns (50.429%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.468    lcd0/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.163     1.796    lcd0/text_d[0]
    SLICE_X38Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.841 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.305     3.145    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.380 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.380    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.420ns (48.593%)  route 1.502ns (51.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.466    lcd0/clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.156     1.764    lcd0/init_e
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.346     3.155    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.389 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.389    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.489ns (49.961%)  route 1.491ns (50.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.468    lcd0/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.322     1.955    lcd0/text_rs_reg_n_0
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.044     1.999 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.169     3.168    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.281     4.448 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.448    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.506ns (49.746%)  route 1.521ns (50.254%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.554     1.467    lcd0/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.196     1.828    lcd0/init_d[1]
    SLICE_X38Y65         LUT3 (Prop_lut3_I2_O)        0.046     1.874 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.325     3.199    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.296     4.494 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.494    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.483ns (48.091%)  route 1.601ns (51.909%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.468    lcd0/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.094     1.711    lcd0/text_d[2]
    SLICE_X38Y65         LUT3 (Prop_lut3_I0_O)        0.098     1.809 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.507     3.315    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.553 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.553    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.557ns (47.481%)  route 1.722ns (52.519%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.468    lcd0/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           0.142     1.759    lcd0/text_d[3]
    SLICE_X38Y65         LUT3 (Prop_lut3_I0_O)        0.100     1.859 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.580     3.439    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.309     4.748 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.748    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           673 Endpoints
Min Delay           673 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.965ns  (logic 1.638ns (20.559%)  route 6.328ns (79.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.779     7.965    sd_card0/reset0
    SLICE_X50Y74         FDRE                                         r  sd_card0/R7_response_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.425     5.372    sd_card0/CLK
    SLICE_X50Y74         FDRE                                         r  sd_card0/R7_response_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.965ns  (logic 1.638ns (20.559%)  route 6.328ns (79.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.779     7.965    sd_card0/reset0
    SLICE_X50Y74         FDRE                                         r  sd_card0/R7_response_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.425     5.372    sd_card0/CLK
    SLICE_X50Y74         FDRE                                         r  sd_card0/R7_response_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/cs_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.965ns  (logic 1.638ns (20.559%)  route 6.328ns (79.441%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.779     7.965    sd_card0/reset0
    SLICE_X51Y74         FDSE                                         r  sd_card0/cs_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.425     5.372    sd_card0/CLK
    SLICE_X51Y74         FDSE                                         r  sd_card0/cs_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[19]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            sd_card0/R7_response_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.921ns  (logic 1.638ns (20.674%)  route 6.283ns (79.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=35, routed)          2.549     4.062    sd_card0/reset_n_IBUF
    SLICE_X37Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.186 r  sd_card0/clk_out_i_1/O
                         net (fo=270, routed)         3.734     7.921    sd_card0/reset0
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817     3.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     3.335 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     3.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.947 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.427     5.374    sd_card0/CLK
    SLICE_X50Y76         FDRE                                         r  sd_card0/R7_response_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.298ns (30.490%)  route 0.679ns (69.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.679     0.931    sd_card0/spi_miso_IBUF
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.045     0.976 r  sd_card0/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.976    sd_card0/byte_counter[5]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  sd_card0/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.618    sd_card0/CLK
    SLICE_X55Y71         FDRE                                         r  sd_card0/byte_counter_reg[5]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.298ns (27.893%)  route 0.770ns (72.107%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.770     1.022    sd_card0/spi_miso_IBUF
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.067 r  sd_card0/byte_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.067    sd_card0/byte_counter[6]_i_1_n_0
    SLICE_X55Y72         FDRE                                         r  sd_card0/byte_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.821     2.617    sd_card0/CLK
    SLICE_X55Y72         FDRE                                         r  sd_card0/byte_counter_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.326ns (29.406%)  route 0.783ns (70.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=35, routed)          0.783     1.064    reset_n_IBUF
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.109 r  row_B[0]_i_1/O
                         net (fo=1, routed)           0.000     1.109    row_B[0]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  row_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.823     1.982    clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  row_B_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/recv_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.253ns (22.698%)  route 0.861ns (77.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.861     1.113    sd_card0/spi_miso_IBUF
    SLICE_X49Y74         FDRE                                         r  sd_card0/recv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.817     2.613    sd_card0/CLK
    SLICE_X49Y74         FDRE                                         r  sd_card0/recv_data_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.297ns (26.624%)  route 0.818ns (73.376%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.818     1.070    sd_card0/spi_miso_IBUF
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.044     1.114 r  sd_card0/byte_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.114    sd_card0/byte_counter[1]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  sd_card0/byte_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.618    sd_card0/CLK
    SLICE_X55Y71         FDRE                                         r  sd_card0/byte_counter_reg[1]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.298ns (26.690%)  route 0.818ns (73.310%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.818     1.070    sd_card0/spi_miso_IBUF
    SLICE_X55Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.115 r  sd_card0/byte_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.115    sd_card0/byte_counter[0]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  sd_card0/byte_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.618    sd_card0/CLK
    SLICE_X55Y71         FDRE                                         r  sd_card0/byte_counter_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.253ns (21.885%)  route 0.902ns (78.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.902     1.155    sd_card0/spi_miso_IBUF
    SLICE_X50Y74         FDRE                                         r  sd_card0/R7_response_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.818     2.614    sd_card0/CLK
    SLICE_X50Y74         FDRE                                         r  sd_card0/R7_response_reg[0]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/byte_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.298ns (25.769%)  route 0.858ns (74.231%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.858     1.110    sd_card0/spi_miso_IBUF
    SLICE_X54Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.155 r  sd_card0/byte_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.155    sd_card0/byte_counter[7]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  sd_card0/byte_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.821     2.617    sd_card0/CLK
    SLICE_X54Y72         FDRE                                         r  sd_card0/byte_counter_reg[7]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.298ns (25.515%)  route 0.869ns (74.485%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.869     1.122    sd_card0/spi_miso_IBUF
    SLICE_X52Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.167 r  sd_card0/R7_response[34]_i_1/O
                         net (fo=1, routed)           0.000     1.167    sd_card0/R7_response[34]_i_1_n_0
    SLICE_X52Y77         FDRE                                         r  sd_card0/R7_response_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.821     2.617    sd_card0/CLK
    SLICE_X52Y77         FDRE                                         r  sd_card0/R7_response_reg[34]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.253ns (21.652%)  route 0.914ns (78.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=57, routed)          0.914     1.167    sd_card0/spi_miso_IBUF
    SLICE_X48Y74         FDRE                                         r  sd_card0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.817     2.613    sd_card0/CLK
    SLICE_X48Y74         FDRE                                         r  sd_card0/dout_reg[0]/C





