# I2C_UVM
RTL Design of I2C Master-Slave Memory and UVM based Test Bench Verification Environment for verification of I2C Protocol 
