{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603922396887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603922396889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 18:59:22 2020 " "Processing started: Wed Oct 28 18:59:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603922396889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922396889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_FPGA_RTL -c Lab1_FPGA_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922396890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603922397355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603922397356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/niosLab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosLab2/synthesis/niosLab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosLab2-rtl " "Found design unit 1: niosLab2-rtl" {  } { { "niosLab2/synthesis/niosLab2.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/niosLab2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409062 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosLab2 " "Found entity 1: niosLab2" {  } { { "niosLab2/synthesis/niosLab2.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/niosLab2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosLab2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosLab2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_irq_mapper " "Found entity 1: niosLab2_irq_mapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0 " "Found entity 1: niosLab2_mm_interconnect_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409074 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_mux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_rsp_demux " "Found entity 1: niosLab2_mm_interconnect_0_rsp_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux_002 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux_002" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_mux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_mux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_cmd_demux " "Found entity 1: niosLab2_mm_interconnect_0_cmd_demux" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_004_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_004_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409080 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_004 " "Found entity 2: niosLab2_mm_interconnect_0_router_004" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_002_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409081 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_002 " "Found entity 2: niosLab2_mm_interconnect_0_router_002" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_001_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409082 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router_001 " "Found entity 2: niosLab2_mm_interconnect_0_router_001" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosLab2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosLab2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosLab2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603922409082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_mm_interconnect_0_router_default_decode " "Found entity 1: niosLab2_mm_interconnect_0_router_default_decode" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409083 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_mm_interconnect_0_router " "Found entity 2: niosLab2_mm_interconnect_0_router" {  } { { "niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409091 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" StepMotor-MM.vhd(83) " "VHDL syntax error at StepMotor-MM.vhd(83) near text \"process\";  expecting \"if\"" {  } { { "niosLab2/synthesis/submodules/StepMotor-MM.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/StepMotor-MM.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/StepMotor-MM.vhd 0 0 " "Found 0 design units, including 0 entities, in source file niosLab2/synthesis/submodules/StepMotor-MM.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_pio_1 " "Found entity 1: niosLab2_pio_1" {  } { { "niosLab2/synthesis/submodules/niosLab2_pio_1.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_onchip_memory2_1 " "Found entity 1: niosLab2_onchip_memory2_1" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_1.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_onchip_memory2_0 " "Found entity 1: niosLab2_onchip_memory2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0 " "Found entity 1: niosLab2_nios2_gen2_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosLab2_nios2_gen2_0_cpu_test_bench" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosLab2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosLab2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosLab2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosLab2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosLab2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosLab2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosLab2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosLab2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosLab2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosLab2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosLab2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosLab2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosLab2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosLab2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosLab2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosLab2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosLab2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosLab2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosLab2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosLab2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosLab2_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosLab2_nios2_gen2_0_cpu " "Found entity 21: niosLab2_nios2_gen2_0_cpu" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosLab2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosLab2_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosLab2_jtag_uart_0_sim_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409112 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosLab2_jtag_uart_0_scfifo_w " "Found entity 2: niosLab2_jtag_uart_0_scfifo_w" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409112 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosLab2_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosLab2_jtag_uart_0_sim_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409112 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosLab2_jtag_uart_0_scfifo_r " "Found entity 4: niosLab2_jtag_uart_0_scfifo_r" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409112 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosLab2_jtag_uart_0 " "Found entity 5: niosLab2_jtag_uart_0" {  } { { "niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_FPGA_RTL-rtl " "Found design unit 1: Lab1_FPGA_RTL-rtl" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/Lab1_FPGA_RTL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409113 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_FPGA_RTL " "Found entity 1: Lab1_FPGA_RTL" {  } { { "Lab1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/Lab1_FPGA_RTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosLab2/LAB2_FPGA_NIOS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosLab2/LAB2_FPGA_NIOS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2_FPGA_NIOS-rtl " "Found design unit 1: LAB2_FPGA_NIOS-rtl" {  } { { "niosLab2/LAB2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/LAB2_FPGA_NIOS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409113 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2_FPGA_NIOS " "Found entity 1: LAB2_FPGA_NIOS" {  } { { "niosLab2/LAB2_FPGA_NIOS.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/niosLab2/LAB2_FPGA_NIOS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/StepMotor-MM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/StepMotor-MM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StepMotorMM-rtl " "Found design unit 1: StepMotorMM-rtl" {  } { { "IP/StepMotor-MM.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/IP/StepMotor-MM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409114 ""} { "Info" "ISGN_ENTITY_NAME" "1 StepMotorMM " "Found entity 1: StepMotorMM" {  } { { "IP/StepMotor-MM.vhd" "" { Text "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/IP/StepMotor-MM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603922409114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/output_files/Lab1_FPGA_RTL.map.smsg " "Generated suppressed messages file /home/labarqcomp/SoC-e-Linux-Embarcados/Entrega_3_FPGA_NIOS_IP/output_files/Lab1_FPGA_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922409177 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603922411188 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 19:00:11 2020 " "Processing ended: Wed Oct 28 19:00:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603922411188 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603922411188 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603922411188 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922411188 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603922411306 ""}
