# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do integer_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/integer_multiplier {C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:28 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/integer_multiplier" C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 22:42:28 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/integer_multiplier {C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/carry_lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:28 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/integer_multiplier" C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 22:42:28 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Repos/ECE-111/HW6/Lab6/integer_multiplier {C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:28 on Feb 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Repos/ECE-111/HW6/Lab6/integer_multiplier" C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv 
# -- Compiling module integer_multiplier
# 
# Top level modules:
# 	integer_multiplier
# End time: 22:42:28 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/carry_lookahead_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 22:42:35 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/fulladder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 22:42:35 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier.sv 
# -- Compiling module integer_multiplier
# 
# Top level modules:
# 	integer_multiplier
# End time: 22:42:35 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:35 on Feb 21,2022
# vlog -reportprogress 300 -work work C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier_testbench.sv 
# -- Compiling module integer_multiplier_testbench
# 
# Top level modules:
# 	integer_multiplier_testbench
# End time: 22:42:35 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.integer_multiplier_testbench
# vsim rtl_work.integer_multiplier_testbench 
# Start time: 22:42:38 on Feb 21,2022
# Loading sv_std.std
# Loading rtl_work.integer_multiplier_testbench
# Loading rtl_work.integer_multiplier
# Loading rtl_work.carry_lookahead_adder
# Loading rtl_work.fulladder
add wave -r sim:/integer_multiplier_testbench/design_instance/*
run -all
#  time=280000   Multiplicand=11   Multiplier=13   Product=143   Done=1  Correct Result
# 
#  time=520000   Multiplicand= 8   Multiplier= 4   Product= 32   Done=1  Correct Result
# 
#  time=780000   Multiplicand= 7   Multiplier= 9   Product= 63   Done=1  Correct Result
# 
# ** Note: $finish    : C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier_testbench.sv(99)
#    Time: 1 us  Iteration: 0  Instance: /integer_multiplier_testbench
# 1
# Break in Module integer_multiplier_testbench at C:/Repos/ECE-111/HW6/Lab6/integer_multiplier/integer_multiplier_testbench.sv line 99
# End time: 22:47:39 on Feb 21,2022, Elapsed time: 0:05:01
# Errors: 0, Warnings: 0
