{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587824206414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587824206422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 16:16:46 2020 " "Processing started: Sat Apr 25 16:16:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587824206422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824206422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROCESOR -c PROCESOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROCESOR -c PROCESOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824206422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587824206909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587824206909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ir_decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216467 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä IR.vhd(27) " "VHDL syntax error at IR.vhd(27) near text Ä" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \"then\" IR.vhd(27) " "VHDL syntax error at IR.vhd(27) near text \"Ä\";  expecting \"then\"" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ô IR.vhd(27) " "VHDL syntax error at IR.vhd(27) near text ô" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä IR.vhd(28) " "VHDL syntax error at IR.vhd(28) near text Ä" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \";\" IR.vhd(28) " "VHDL syntax error at IR.vhd(28) near text \"Ä\";  expecting \";\"" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ú IR.vhd(28) " "VHDL syntax error at IR.vhd(28) near text ú" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ù IR.vhd(28) " "VHDL syntax error at IR.vhd(28) near text ù" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä IR.vhd(29) " "VHDL syntax error at IR.vhd(29) near text Ä" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216469 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \"then\" IR.vhd(29) " "VHDL syntax error at IR.vhd(29) near text \"Ä\";  expecting \"then\"" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ô IR.vhd(29) " "VHDL syntax error at IR.vhd(29) near text ô" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement IR.vhd(32) " "VHDL syntax error at IR.vhd(32) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or \"'\", or \".\" IR.vhd(32) " "VHDL syntax error at IR.vhd(32) near text \"then\";  expecting \"(\", or \"'\", or \".\"" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä IR.vhd(36) " "VHDL syntax error at IR.vhd(36) near text Ä" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \";\" IR.vhd(36) " "VHDL syntax error at IR.vhd(36) near text \"Ä\";  expecting \";\"" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ú IR.vhd(36) " "VHDL syntax error at IR.vhd(36) near text ú" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ù IR.vhd(36) " "VHDL syntax error at IR.vhd(36) near text ù" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword) IR.vhd(38) " "VHDL syntax error at IR.vhd(38) near text \"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword)" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "arch IR.vhd(40) " "VHDL syntax error at IR.vhd(40): name used in construct must match previously specified name \"arch\"" {  } { { "IR.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/IR.vhd" 40 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ir.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216470 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \")\", or \",\" PC.vhd(26) " "VHDL syntax error at PC.vhd(26) near text \"0\";  expecting \")\", or \",\"" {  } { { "PC.vhd" "" { Text "C:/Users/bhbo9/Documents/GitHub/SYKO/PC.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587824216581 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 25 16:16:56 2020 " "Processing ended: Sat Apr 25 16:16:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587824216581 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587824216581 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587824216581 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587824216581 ""}
