Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 25 22:32:07 2025
| Host         : Parth_Legion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  4           
TIMING-20  Warning   Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_inference_0/inst/ap_CS_fsm_reg[39]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.974   -24311.822                   3417                22324        0.060        0.000                      0                22324        3.750        0.000                       0                 13032  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -12.974   -24311.822                   3417                22324        0.060        0.000                      0                22324        3.750        0.000                       0                 13032  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3417  Failing Endpoints,  Worst Slack      -12.974ns,  Total Violation   -24311.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.974ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.827ns  (logic 12.110ns (53.051%)  route 10.717ns (46.949%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[31])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[31]
                         net (fo=1, routed)           0.927    21.717    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[27]
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    21.841 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]_INST_0/O
                         net (fo=63, routed)          0.974    22.815    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/dout[27]
    SLICE_X48Y54         LUT5 (Prop_lut5_I2_O)        0.124    22.939 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/din0_buf1[27]_i_31/O
                         net (fo=1, routed)           0.463    23.403    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[27]_i_10
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.527 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[27]_i_19/O
                         net (fo=1, routed)           0.305    23.832    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[27]_i_4
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.956 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[27]_i_10/O
                         net (fo=1, routed)           0.580    24.536    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1_reg[27]
    SLICE_X44Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.660 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[27]_i_4/O
                         net (fo=1, routed)           1.006    25.666    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1_reg[27]_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[27]_i_1/O
                         net (fo=1, routed)           0.000    25.790    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[27]_0
    SLICE_X39Y49         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.496    12.675    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[27]/C
                         clock pessimism              0.264    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.031    12.816    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -25.790    
  -------------------------------------------------------------------
                         slack                                -12.974    

Slack (VIOLATED) :        -12.954ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.852ns  (logic 12.234ns (53.536%)  route 10.618ns (46.464%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[11])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[11]
                         net (fo=1, routed)           1.031    21.821    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[9]
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.945 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[9]_INST_0/O
                         net (fo=64, routed)          0.666    22.610    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/dout[9]
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.734 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[9]_i_36/O
                         net (fo=1, routed)           0.541    23.275    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[9]_i_20
    SLICE_X36Y39         LUT6 (Prop_lut6_I3_O)        0.124    23.399 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[9]_i_30/O
                         net (fo=1, routed)           0.456    23.855    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[9]_i_10_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.979 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[9]_i_20/O
                         net (fo=1, routed)           0.282    24.261    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[9]_i_20_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124    24.385 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[9]_i_10/O
                         net (fo=1, routed)           0.592    24.977    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[9]_i_10_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    25.101 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[9]_i_3/O
                         net (fo=1, routed)           0.590    25.691    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1_reg[9]
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    25.815 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[9]_i_1/O
                         net (fo=1, routed)           0.000    25.815    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[9]_0
    SLICE_X38Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.495    12.674    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[9]/C
                         clock pessimism              0.264    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.077    12.861    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -25.815    
  -------------------------------------------------------------------
                         slack                                -12.954    

Slack (VIOLATED) :        -12.918ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.651ns  (logic 12.110ns (53.463%)  route 10.541ns (46.537%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[13])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[13]
                         net (fo=1, routed)           1.088    21.878    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[11]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.002 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[11]_INST_0/O
                         net (fo=63, routed)          0.780    22.782    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/dout[11]
    SLICE_X44Y51         LUT5 (Prop_lut5_I2_O)        0.124    22.906 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[11]_i_34/O
                         net (fo=1, routed)           0.407    23.313    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[11]_i_10
    SLICE_X45Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.437 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[11]_i_22/O
                         net (fo=1, routed)           0.420    23.857    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[11]_i_3
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.981 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[11]_i_10/O
                         net (fo=1, routed)           0.723    24.703    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1_reg[11]
    SLICE_X43Y52         LUT5 (Prop_lut5_I3_O)        0.124    24.827 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[11]_i_3/O
                         net (fo=1, routed)           0.663    25.490    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1_reg[11]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.614 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/din0_buf1[11]_i_1/O
                         net (fo=1, routed)           0.000    25.614    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[11]_0
    SLICE_X42Y52         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.480    12.659    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X42Y52         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[11]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.077    12.697    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -25.614    
  -------------------------------------------------------------------
                         slack                                -12.918    

Slack (VIOLATED) :        -12.792ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.466ns  (logic 12.234ns (54.455%)  route 10.232ns (45.545%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[14])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[14]
                         net (fo=1, routed)           1.425    22.215    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[12]
    SLICE_X51Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.339 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[12]_INST_0/O
                         net (fo=62, routed)          0.489    22.828    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/dout[12]
    SLICE_X50Y53         LUT5 (Prop_lut5_I4_O)        0.124    22.952 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[12]_i_34/O
                         net (fo=1, routed)           0.395    23.347    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[12]_i_16
    SLICE_X53Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.471 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/din0_buf1[12]_i_27/O
                         net (fo=1, routed)           0.154    23.625    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.749 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_16/O
                         net (fo=1, routed)           0.623    24.373    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_16_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124    24.497 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7/O
                         net (fo=1, routed)           0.392    24.889    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_7_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    25.013 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/din0_buf1[12]_i_4/O
                         net (fo=1, routed)           0.293    25.305    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/din0_buf1_reg[12]_1
    SLICE_X53Y51         LUT6 (Prop_lut6_I3_O)        0.124    25.429 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/din0_buf1[12]_i_1/O
                         net (fo=1, routed)           0.000    25.429    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[12]_0
    SLICE_X53Y51         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.467    12.646    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[12]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.031    12.638    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -25.429    
  -------------------------------------------------------------------
                         slack                                -12.792    

Slack (VIOLATED) :        -12.776ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.593ns  (logic 12.497ns (55.315%)  route 10.096ns (44.685%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[7])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[7]
                         net (fo=1, routed)           1.013    21.803    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.927 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[5]_INST_0/O
                         net (fo=62, routed)          0.481    22.408    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/dout[5]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.532 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/din0_buf1[5]_i_36/O
                         net (fo=1, routed)           0.508    23.040    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[5]_i_23
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.164 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/din0_buf1[5]_i_32/O
                         net (fo=1, routed)           0.418    23.581    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1_reg[5]_i_10
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.124    23.705 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[5]_i_23/O
                         net (fo=1, routed)           0.000    23.705    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[5]_i_4
    SLICE_X46Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    23.919 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1_reg[5]_i_10/O
                         net (fo=1, routed)           0.611    24.530    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1_reg[5]
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.297    24.827 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[5]_i_4/O
                         net (fo=1, routed)           0.605    25.432    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1_reg[5]_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124    25.556 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[5]_i_1/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[5]_0
    SLICE_X45Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.494    12.674    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X45Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[5]/C
                         clock pessimism              0.230    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.031    12.780    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -25.556    
  -------------------------------------------------------------------
                         slack                                -12.776    

Slack (VIOLATED) :        -12.769ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.475ns  (logic 12.234ns (54.434%)  route 10.241ns (45.566%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[15])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[15]
                         net (fo=3, routed)           0.667    21.457    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[13]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.581 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]_INST_0_replica/O
                         net (fo=22, routed)          0.877    22.457    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/m_axis_result_tdata[13]_repN_alias
    SLICE_X52Y47         LUT5 (Prop_lut5_I2_O)        0.124    22.581 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/din0_buf1[13]_i_35/O
                         net (fo=1, routed)           0.452    23.033    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[13]_i_15
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.124    23.157 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[13]_i_28/O
                         net (fo=1, routed)           0.299    23.456    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[13]_i_5
    SLICE_X52Y48         LUT6 (Prop_lut6_I4_O)        0.124    23.580 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/din0_buf1[13]_i_15/O
                         net (fo=1, routed)           0.401    23.981    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_2
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.105 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5/O
                         net (fo=1, routed)           0.797    24.903    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_5_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.027 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2/O
                         net (fo=1, routed)           0.287    25.314    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_2_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.438 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[13]_i_1/O
                         net (fo=1, routed)           0.000    25.438    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[13]_0
    SLICE_X51Y48         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.483    12.663    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X51Y48         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[13]/C
                         clock pessimism              0.129    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)        0.032    12.669    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -25.438    
  -------------------------------------------------------------------
                         slack                                -12.769    

Slack (VIOLATED) :        -12.725ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.398ns  (logic 11.986ns (53.514%)  route 10.412ns (46.486%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[24])
                                                      1.991    20.790 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[24]
                         net (fo=1, routed)           1.205    21.995    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[22]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.119 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[22]_INST_0/O
                         net (fo=60, routed)          0.776    22.895    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/dout[22]
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    23.019 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/din0_buf1[22]_i_16/O
                         net (fo=1, routed)           0.424    23.443    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[22]_i_3_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.567 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[22]_i_7/O
                         net (fo=2, routed)           0.507    24.074    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[22]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.198 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/din0_buf1[22]_i_3_comp_1/O
                         net (fo=1, routed)           1.039    25.237    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/ap_CS_fsm_reg[42]_4_repN_alias
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    25.361 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[22]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.361    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[22]_0
    SLICE_X53Y50         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.467    12.646    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[22]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.029    12.636    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -25.361    
  -------------------------------------------------------------------
                         slack                                -12.725    

Slack (VIOLATED) :        -12.694ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.427ns  (logic 12.110ns (53.997%)  route 10.317ns (46.003%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[19])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[19]
                         net (fo=1, routed)           0.943    21.733    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[17]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.857 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[17]_INST_0/O
                         net (fo=62, routed)          0.591    22.448    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/dout[17]
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124    22.572 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/din0_buf1[17]_i_30/O
                         net (fo=1, routed)           0.664    23.236    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[17]_i_10
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.124    23.360 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/din0_buf1[17]_i_22/O
                         net (fo=1, routed)           0.573    23.933    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_4_2
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.057 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10/O
                         net (fo=1, routed)           0.638    24.695    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.819 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/din0_buf1[17]_i_4/O
                         net (fo=1, routed)           0.447    25.266    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1_reg[17]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.124    25.390 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/din0_buf1[17]_i_1/O
                         net (fo=1, routed)           0.000    25.390    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[17]_0
    SLICE_X36Y50         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.480    12.659    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[17]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.077    12.697    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -25.390    
  -------------------------------------------------------------------
                         slack                                -12.694    

Slack (VIOLATED) :        -12.692ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.506ns  (logic 12.110ns (53.809%)  route 10.396ns (46.191%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[23])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[23]
                         net (fo=1, routed)           1.012    21.802    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[21]
    SLICE_X50Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.926 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[21]_INST_0/O
                         net (fo=64, routed)          0.565    22.491    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/dout[21]
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.615 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[21]_i_36/O
                         net (fo=1, routed)           0.504    23.119    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[21]_i_21
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.243 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[21]_i_32/O
                         net (fo=1, routed)           0.404    23.647    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[21]_i_12
    SLICE_X55Y40         LUT5 (Prop_lut5_I4_O)        0.124    23.771 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[21]_i_21/O
                         net (fo=1, routed)           0.661    24.432    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[21]_i_5_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.556 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/din0_buf1[21]_i_12/O
                         net (fo=1, routed)           0.789    25.345    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[21]_i_12_n_0_alias
    SLICE_X49Y43         LUT6 (Prop_lut6_I4_O)        0.124    25.469 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/din0_buf1[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.469    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[21]_0
    SLICE_X49Y43         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.493    12.672    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X49Y43         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[21]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.029    12.777    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[21]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -25.469    
  -------------------------------------------------------------------
                         slack                                -12.692    

Slack (VIOLATED) :        -12.633ns  (required time - arrival time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.319ns  (logic 12.110ns (54.259%)  route 10.209ns (45.741%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.669     2.963    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/Q
                         net (fo=7, routed)           0.642     4.061    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[24]
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.152     4.213 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[1].sub_lut/O
                         net (fo=1, routed)           0.571     4.784    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[1]
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.975     5.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=20, routed)          0.896     6.655    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[3]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.307     6.962 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/i_no_versal_es1_workaround.DSP_i_65/O
                         net (fo=2, routed)           0.705     7.667    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.516 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=54, routed)          1.068    14.585    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.709 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.241 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.103    16.343    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X35Y43         LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7/O
                         net (fo=1, routed)           0.617    17.084    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.208 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    17.208    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/S[0]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.721 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.721    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.940 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.859    18.799    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_C[31]_P[32])
                                                      1.991    20.790 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[32]
                         net (fo=1, routed)           0.785    21.575    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[28]
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.699 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[28]_INST_0/O
                         net (fo=64, routed)          0.935    22.635    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/dout[28]
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.124    22.759 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/din0_buf1[28]_i_34/O
                         net (fo=1, routed)           0.701    23.460    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[28]_i_14
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124    23.584 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/din0_buf1[28]_i_24/O
                         net (fo=1, routed)           0.297    23.881    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[28]_i_4
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.005 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/din0_buf1[28]_i_14/O
                         net (fo=1, routed)           0.596    24.601    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/din0_buf1_reg[28]_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.725 f  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/din0_buf1[28]_i_4/O
                         net (fo=1, routed)           0.433    25.158    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1_reg[28]_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.282 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/din0_buf1[28]_i_1/O
                         net (fo=1, routed)           0.000    25.282    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[28]_0
    SLICE_X41Y51         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       1.480    12.659    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/ap_clk
    SLICE_X41Y51         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[28]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.029    12.649    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -25.282    
  -------------------------------------------------------------------
                         slack                                -12.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.355%)  route 0.258ns (64.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.554     0.890    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=1, routed)           0.258     1.288    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter1
    SLICE_X49Y38         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.827     1.193    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_clk
    SLICE_X49Y38         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.070     1.228    design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/mul_i1_8_reg_874_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.456%)  route 0.312ns (65.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.607     0.943    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_clk
    SLICE_X94Y95         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/mul_i1_8_reg_874_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y95         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/mul_i1_8_reg_874_reg[13]/Q
                         net (fo=1, routed)           0.312     1.419    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/grp_fu_1480_p1[13]
    SLICE_X94Y105        FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.963     1.329    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/ap_clk
    SLICE_X94Y105        FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[13]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X94Y105        FDRE (Hold_fdre_C_D)         0.059     1.353    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/mul_i1_8_reg_874_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.456%)  route 0.312ns (65.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.606     0.942    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_clk
    SLICE_X90Y95         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/mul_i1_8_reg_874_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y95         FDRE (Prop_fdre_C_Q)         0.164     1.106 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/mul_i1_8_reg_874_reg[1]/Q
                         net (fo=1, routed)           0.312     1.418    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/grp_fu_1480_p1[1]
    SLICE_X90Y105        FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.962     1.328    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/ap_clk
    SLICE_X90Y105        FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[1]/C
                         clock pessimism             -0.035     1.293    
    SLICE_X90Y105        FDRE (Hold_fdre_C_D)         0.059     1.352    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U380/din1_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/mul_i_21_reg_1762_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.124%)  route 0.260ns (64.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.551     0.887    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_clk
    SLICE_X51Y18         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/mul_i_21_reg_1762_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/mul_i_21_reg_1762_reg[5]/Q
                         net (fo=1, routed)           0.260     1.288    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[31]_0[5]
    SLICE_X44Y17         FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.821     1.187    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/ap_clk
    SLICE_X44Y17         FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/mul_i_21_reg_1762_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.376%)  route 0.224ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.551     0.887    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_clk
    SLICE_X51Y18         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/mul_i_21_reg_1762_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/mul_i_21_reg_1762_reg[6]/Q
                         net (fo=1, routed)           0.224     1.238    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[31]_0[6]
    SLICE_X44Y17         FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.821     1.187    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/ap_clk
    SLICE_X44Y17         FDRE                                         r  design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[6]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.019     1.171    design_1_i/nn_inference_0/inst/fadd_32ns_32ns_32_2_full_dsp_1_U394/din1_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/din1_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.140%)  route 0.277ns (59.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.584     0.920    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/ap_clk
    SLICE_X83Y50         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[10]/Q
                         net (fo=1, routed)           0.277     1.338    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/grp_nn_inference_Pipeline_col2_fu_898_grp_fu_1636_p_din1[10]
    SLICE_X86Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.383 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/din1_buf1[10]_i_1__21/O
                         net (fo=1, routed)           0.000     1.383    design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/din1_buf1_reg[10]_0
    SLICE_X86Y48         FDRE                                         r  design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/din1_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.859     1.225    design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/ap_clk
    SLICE_X86Y48         FDRE                                         r  design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/din1_buf1_reg[10]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X86Y48         FDRE (Hold_fdre_C_D)         0.120     1.315    design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U419/din1_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter55_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter56_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.094%)  route 0.226ns (57.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.550     0.886    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_clk
    SLICE_X46Y26         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter55_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter55_reg_reg[0]/Q
                         net (fo=28, routed)          0.226     1.275    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter55_reg_reg_n_0_[0]
    SLICE_X50Y26         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter56_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.810     1.176    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_clk
    SLICE_X50Y26         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter56_reg_reg[0]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.063     1.204    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/j_cast_reg_1276_pp0_iter56_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.871%)  route 0.258ns (61.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.550     0.886    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=1, routed)           0.258     1.308    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.855     1.221    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.236    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.969%)  route 0.222ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.546     0.882    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y73         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/Q
                         net (fo=1, routed)           0.222     1.252    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.852     1.218    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.937    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.180    design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/din1_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.068%)  route 0.288ns (55.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.580     0.916    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/ap_clk
    SLICE_X64Y99         FDRE                                         r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[8]/Q
                         net (fo=1, routed)           0.288     1.332    design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/grp_nn_inference_Pipeline_col2_fu_898_grp_fu_1600_p_din1[8]
    SLICE_X64Y100        LUT3 (Prop_lut3_I0_O)        0.099     1.431 r  design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/din1_buf1[8]_i_1__23/O
                         net (fo=1, routed)           0.000     1.431    design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/grp_fu_1600_p1[8]
    SLICE_X64Y100        FDRE                                         r  design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/din1_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13032, routed)       0.935     1.301    design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/ap_clk
    SLICE_X64Y100        FDRE                                         r  design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/din1_buf1_reg[8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.092     1.358    design_1_i/nn_inference_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U410/din1_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   design_1_i/nn_inference_0/inst/temp_output_0_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   design_1_i/nn_inference_0/inst/temp_output_0_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/layer1_weights_7_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/layer1_weights_7_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/layer1_weights_8_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/layer1_weights_8_U/q0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y90  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



