#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jun 14 12:01:54 2016
# Process ID: 3414
# Current directory: /home/node003/work/proj/spiral/dma
# Command line: vivado
# Log file: /home/node003/work/proj/spiral/dma/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/node003/work/proj/spiral/dma/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5762.762 ; gain = 88.871 ; free physical = 28270 ; free virtual = 63254
create_bd_design "design_1"
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_fft:1.0 axi_fft_0
endgroup
set_property location {1.5 303 -270} [get_bd_cells processing_system7_0]
ipx::edit_ip_in_project -upgrade true -name axi_fft_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/axi_fft_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/axi_fft_v1_0_project/axi_fft_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 14 12:32:39 2016...
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::edit_ip_in_project -upgrade true -name axi_fft_v1_0_project -directory /home/node003/work/proj/spiral/dma/project_1/project_1.tmp/axi_fft_v1_0_project /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
current_project project_1
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_MEMORY_SIZE
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_MEMORY_SIZE
create_bd_design "design_2"
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_2/design_2.bd> 
close_bd_design [get_bd_designs design_2]
remove_files /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_2/design_2.bd
file delete -force /home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_2
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
close_project
create_project managed_ip_project /home/node003/work/proj/spiral/dma/managed_ip_project -part xc7vx485tffg1157-1 -ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
set_property simulator_language Verilog [current_project]
set_property target_simulator XSim [current_project]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/managed_ip_project/managed_ip_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 14 12:45:44 2016...
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 13:16:49 2016...
