Information: Updating graph... (UID-83)
Warning: Design 'fpu_double' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:57:03 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     362      0.000000  n, u
IV_X1              spicelib       3.000000     112    336.000000  
IV_X1_LAY          spicelib      14.980000     215   3220.699902  
IV_X4              spicelib      12.000000      36    432.000000  
ND_X1              spicelib       8.000000    1071   8568.000000  
ND_X1_LAY          spicelib      21.990000      15    329.849997  
NR_X1              spicelib      10.000000     148   1480.000000  
NR_X1_LAY          spicelib      36.720001       2     73.440002  
NR_X4              spicelib      40.000000       1     40.000000  
XR_X1              spicelib      36.000000       6    216.000000  
XR_X1_LAY          spicelib     111.599998       1    111.599998  
fpu_add                       58856.189631       1  58856.189631  h, n, u
fpu_exceptions                28879.339855       1  28879.339855  h, n, u
fpu_mul                       403754.128988
                                                 1  403754.128988 h, n, u
fpu_round                     15076.639923       1  15076.639923  h, n, u
fpu_sub                       79194.819622       1  79194.819622  h, n, u
-----------------------------------------------------------------------------
Total 16 references                                 600568.707918

****************************************
Design: fpu_add 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     692      0.000000  n, u
IV_X1              spicelib       3.000000     464   1392.000000  
IV_X1_LAY          spicelib      14.980000     740  11085.199661  
IV_X4              spicelib      12.000000      76    912.000000  
ND_X1              spicelib       8.000000    2787  22296.000000  
ND_X1_LAY          spicelib      21.990000       1     21.990000  
NR_X1              spicelib      10.000000     744   7440.000000  
XR_X1              spicelib      36.000000      20    720.000000  
fpu_add_DW01_add_0            12012.239960       1  12012.239960  h
fpu_add_DW01_sub_0             1326.760010       1   1326.760010  h
fpu_add_DW01_sub_1             1185.000000       1   1185.000000  h
fpu_add_DW_cmp_2                465.000000       1    465.000000  h
-----------------------------------------------------------------------------
Total 12 references                                 58856.189631

****************************************
Design: fpu_add_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      70    210.000000  
IV_X1_LAY          spicelib      14.980000      14    209.719994  
ND_X1              spicelib       8.000000      93    744.000000  
ND_X1_LAY          spicelib      21.990000      84   1847.159981  
NR_X1              spicelib      10.000000      10    100.000000  
NR_X1_LAY          spicelib      36.720001      43   1578.960052  
XR_X1              spicelib      36.000000      67   2412.000000  
XR_X1_LAY          spicelib     111.599998      44   4910.399933  
-----------------------------------------------------------------------------
Total 8 references                                  12012.239960

****************************************
Design: fpu_add_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      21     63.000000  
ND_X1              spicelib       8.000000      30    240.000000  
NR_X1              spicelib      10.000000       1     10.000000  
NR_X1_LAY          spicelib      36.720001       8    293.760010  
XR_X1              spicelib      36.000000      20    720.000000  
-----------------------------------------------------------------------------
Total 5 references                                   1326.760010

****************************************
Design: fpu_add_DW01_sub_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      45    135.000000  
ND_X1              spicelib       8.000000      30    240.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      20    720.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1185.000000

****************************************
Design: fpu_add_DW_cmp_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      19     57.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000      16    160.000000  
-----------------------------------------------------------------------------
Total 3 references                                    465.000000

****************************************
Design: fpu_exceptions 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     562      0.000000  n, u
IV_X1              spicelib       3.000000     568   1704.000000  
IV_X1_LAY          spicelib      14.980000     351   5257.979839  
IV_X4              spicelib      12.000000      67    804.000000  
ND_X1              spicelib       8.000000    1572  12576.000000  
NR_X1              spicelib      10.000000     806   8060.000000  
NR_X1_LAY          spicelib      36.720001      13    477.360016  
-----------------------------------------------------------------------------
Total 7 references                                  28879.339855

****************************************
Design: fpu_mul 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000    1743      0.000000  n, u
IV_X1              spicelib       3.000000    1135   3405.000000  
IV_X1_LAY          spicelib      14.980000    2183  32701.339001  
IV_X4              spicelib      12.000000     259   3108.000000  
ND_X1              spicelib       8.000000   10861  86888.000000  
ND_X1_LAY          spicelib      21.990000      15    329.849997  
NR_X1              spicelib      10.000000    1261  12610.000000  
NR_X1_LAY          spicelib      36.720001       2     73.440002  
XR_X1              spicelib      36.000000      11    396.000000  
fpu_mul_DW01_add_0             2779.000000       1   2779.000000  h
fpu_mul_DW01_add_1             3737.000000       1   3737.000000  h
fpu_mul_DW01_add_2             2768.000000       1   2768.000000  h
fpu_mul_DW01_add_3             3033.000000       1   3033.000000  h
fpu_mul_DW01_add_4             4079.980000       1   4079.980000  h
fpu_mul_DW01_add_5             3619.000000       1   3619.000000  h
fpu_mul_DW01_add_6             3684.000000       1   3684.000000  h
fpu_mul_DW01_add_7             4022.000000       1   4022.000000  h
fpu_mul_DW01_add_8             3541.000000       1   3541.000000  h
fpu_mul_DW01_add_9             1288.000000       1   1288.000000  h
fpu_mul_DW01_add_10             610.000000       1    610.000000  h
fpu_mul_DW01_sub_0              832.000000       1    832.000000  h
fpu_mul_DW01_sub_2              357.000000       1    357.000000  h
fpu_mul_DW_mult_uns_0         31555.990000       1  31555.990000  h
fpu_mul_DW_mult_uns_1         31555.990000       1  31555.990000  h
fpu_mul_DW_mult_uns_2         31555.990000       1  31555.990000  h
fpu_mul_DW_mult_uns_3         21798.000000       1  21798.000000  h
fpu_mul_DW_mult_uns_4         19430.000000       1  19430.000000  h
fpu_mul_DW_mult_uns_5         19430.000000       1  19430.000000  h
fpu_mul_DW_mult_uns_6         25501.849997       1  25501.849997  h
fpu_mul_DW_mult_uns_7         23182.849997       1  23182.849997  h
fpu_mul_DW_mult_uns_8         23182.849997       1  23182.849997  h
fpu_mul_DW_mult_uns_9          2699.000000       1   2699.000000  h
-----------------------------------------------------------------------------
Total 32 references                                 403754.128988

****************************************
Design: fpu_mul_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      79    237.000000  
ND_X1              spicelib       8.000000      64    512.000000  
NR_X1              spicelib      10.000000      23    230.000000  
XR_X1              spicelib      36.000000      50   1800.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2779.000000

****************************************
Design: fpu_mul_DW01_add_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     117    351.000000  
ND_X1              spicelib       8.000000      92    736.000000  
NR_X1              spicelib      10.000000      31    310.000000  
XR_X1              spicelib      36.000000      65   2340.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3737.000000

****************************************
Design: fpu_mul_DW01_add_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      82    246.000000  
ND_X1              spicelib       8.000000      66    528.000000  
NR_X1              spicelib      10.000000      23    230.000000  
XR_X1              spicelib      36.000000      49   1764.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2768.000000

****************************************
Design: fpu_mul_DW01_add_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      99    297.000000  
ND_X1              spicelib       8.000000      78    624.000000  
NR_X1              spicelib      10.000000      24    240.000000  
XR_X1              spicelib      36.000000      52   1872.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3033.000000

****************************************
Design: fpu_mul_DW01_add_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     121    363.000000  
IV_X1_LAY          spicelib      14.980000       1     14.980000  
ND_X1              spicelib       8.000000      99    792.000000  
ND_X4              spicelib      32.000000       3     96.000000  
NR_X1              spicelib      10.000000      33    330.000000  
XR_X1              spicelib      36.000000      69   2484.000000  
-----------------------------------------------------------------------------
Total 6 references                                   4079.980000

****************************************
Design: fpu_mul_DW01_add_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     113    339.000000  
ND_X1              spicelib       8.000000      89    712.000000  
NR_X1              spicelib      10.000000      30    300.000000  
XR_X1              spicelib      36.000000      63   2268.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3619.000000

****************************************
Design: fpu_mul_DW01_add_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     106    318.000000  
ND_X1              spicelib       8.000000      85    680.000000  
NR_X1              spicelib      10.000000      31    310.000000  
XR_X1              spicelib      36.000000      66   2376.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3684.000000

****************************************
Design: fpu_mul_DW01_add_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     122    366.000000  
ND_X1              spicelib       8.000000      99    792.000000  
ND_X4              spicelib      32.000000       3     96.000000  
NR_X1              spicelib      10.000000      32    320.000000  
XR_X1              spicelib      36.000000      68   2448.000000  
-----------------------------------------------------------------------------
Total 5 references                                   4022.000000

****************************************
Design: fpu_mul_DW01_add_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      99    297.000000  
ND_X1              spicelib       8.000000      80    640.000000  
NR_X1              spicelib      10.000000      30    300.000000  
XR_X1              spicelib      36.000000      64   2304.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3541.000000

****************************************
Design: fpu_mul_DW01_add_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      38    114.000000  
ND_X1              spicelib       8.000000      32    256.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      23    828.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1288.000000

****************************************
Design: fpu_mul_DW01_add_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000       6     18.000000  
ND_X1              spicelib       8.000000       8     64.000000  
NR_X1              spicelib      10.000000       6     60.000000  
XR_X1              spicelib      36.000000      13    468.000000  
-----------------------------------------------------------------------------
Total 4 references                                    610.000000

****************************************
Design: fpu_mul_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      32     96.000000  
ND_X1              spicelib       8.000000      28    224.000000  
NR_X1              spicelib      10.000000       8     80.000000  
XR_X1              spicelib      36.000000      12    432.000000  
-----------------------------------------------------------------------------
Total 4 references                                    832.000000

****************************************
Design: fpu_mul_DW01_sub_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      17     51.000000  
ND_X1              spicelib       8.000000      23    184.000000  
NR_X1              spicelib      10.000000       5     50.000000  
XR_X1              spicelib      36.000000       2     72.000000  
-----------------------------------------------------------------------------
Total 4 references                                    357.000000

****************************************
Design: fpu_mul_DW_mult_uns_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     176    528.000000  
IV_X4              spicelib      12.000000     112   1344.000000  
ND_X1              spicelib       8.000000    1351  10808.000000  
ND_X1_LAY          spicelib      21.990000       1     21.990000  
NR_X1              spicelib      10.000000     179   1790.000000  
XR_X1              spicelib      36.000000     474  17064.000000  
-----------------------------------------------------------------------------
Total 6 references                                  31555.990000

****************************************
Design: fpu_mul_DW_mult_uns_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     176    528.000000  
IV_X4              spicelib      12.000000     112   1344.000000  
ND_X1              spicelib       8.000000    1351  10808.000000  
ND_X1_LAY          spicelib      21.990000       1     21.990000  
NR_X1              spicelib      10.000000     179   1790.000000  
XR_X1              spicelib      36.000000     474  17064.000000  
-----------------------------------------------------------------------------
Total 6 references                                  31555.990000

****************************************
Design: fpu_mul_DW_mult_uns_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     176    528.000000  
IV_X4              spicelib      12.000000     112   1344.000000  
ND_X1              spicelib       8.000000    1351  10808.000000  
ND_X1_LAY          spicelib      21.990000       1     21.990000  
NR_X1              spicelib      10.000000     179   1790.000000  
XR_X1              spicelib      36.000000     474  17064.000000  
-----------------------------------------------------------------------------
Total 6 references                                  31555.990000

****************************************
Design: fpu_mul_DW_mult_uns_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     140    420.000000  
ND_X1              spicelib       8.000000     751   6008.000000  
NR_X1              spicelib      10.000000      79    790.000000  
XR_X1              spicelib      36.000000     405  14580.000000  
-----------------------------------------------------------------------------
Total 4 references                                  21798.000000

****************************************
Design: fpu_mul_DW_mult_uns_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     124    372.000000  
ND_X1              spicelib       8.000000     669   5352.000000  
NR_X1              spicelib      10.000000      71    710.000000  
XR_X1              spicelib      36.000000     361  12996.000000  
-----------------------------------------------------------------------------
Total 4 references                                  19430.000000

****************************************
Design: fpu_mul_DW_mult_uns_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     124    372.000000  
ND_X1              spicelib       8.000000     669   5352.000000  
NR_X1              spicelib      10.000000      71    710.000000  
XR_X1              spicelib      36.000000     361  12996.000000  
-----------------------------------------------------------------------------
Total 4 references                                  19430.000000

****************************************
Design: fpu_mul_DW_mult_uns_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     122    366.000000  
IV_X4              spicelib      12.000000      60    720.000000  
ND_X1              spicelib       8.000000    1069   8552.000000  
ND_X1_LAY          spicelib      21.990000      15    329.849997  
NR_X1              spicelib      10.000000     145   1450.000000  
NR_X4              spicelib      40.000000       2     80.000000  
XR_X1              spicelib      36.000000     389  14004.000000  
-----------------------------------------------------------------------------
Total 7 references                                  25501.849997

****************************************
Design: fpu_mul_DW_mult_uns_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     109    327.000000  
IV_X4              spicelib      12.000000      54    648.000000  
ND_X1              spicelib       8.000000     961   7688.000000  
ND_X1_LAY          spicelib      21.990000      15    329.849997  
NR_X1              spicelib      10.000000     133   1330.000000  
NR_X4              spicelib      40.000000       2     80.000000  
XR_X1              spicelib      36.000000     355  12780.000000  
-----------------------------------------------------------------------------
Total 7 references                                  23182.849997

****************************************
Design: fpu_mul_DW_mult_uns_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     109    327.000000  
IV_X4              spicelib      12.000000      54    648.000000  
ND_X1              spicelib       8.000000     961   7688.000000  
ND_X1_LAY          spicelib      21.990000      15    329.849997  
NR_X1              spicelib      10.000000     133   1330.000000  
NR_X4              spicelib      40.000000       2     80.000000  
XR_X1              spicelib      36.000000     355  12780.000000  
-----------------------------------------------------------------------------
Total 7 references                                  23182.849997

****************************************
Design: fpu_mul_DW_mult_uns_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      25     75.000000  
ND_X1              spicelib       8.000000      91    728.000000  
NR_X1              spicelib      10.000000      24    240.000000  
XR_X1              spicelib      36.000000      46   1656.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2699.000000

****************************************
Design: fpu_round 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     258      0.000000  n, u
IV_X1              spicelib       3.000000     151    453.000000  
IV_X1_LAY          spicelib      14.980000     168   2516.639923  
IV_X4              spicelib      12.000000      37    444.000000  
ND_X1              spicelib       8.000000     822   6576.000000  
NR_X1              spicelib      10.000000     209   2090.000000  
XR_X1              spicelib      36.000000       1     36.000000  
fpu_round_DW01_add_0           2457.000000       1   2457.000000  h
fpu_round_DW01_inc_0            504.000000       1    504.000000  h
-----------------------------------------------------------------------------
Total 9 references                                  15076.639923

****************************************
Design: fpu_round_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      27     81.000000  
ND_X1              spicelib       8.000000      26    208.000000  
NR_X1              spicelib      10.000000      26    260.000000  
XR_X1              spicelib      36.000000      53   1908.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2457.000000

****************************************
Design: fpu_round_DW01_inc_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000       6     18.000000  
ND_X1              spicelib       8.000000       5     40.000000  
NR_X1              spicelib      10.000000       5     50.000000  
XR_X1              spicelib      36.000000      11    396.000000  
-----------------------------------------------------------------------------
Total 4 references                                    504.000000

****************************************
Design: fpu_sub 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     694      0.000000  n, u
IV_X1              spicelib       3.000000     694   2082.000000  
IV_X1_LAY          spicelib      14.980000     732  10965.359665  
IV_X4              spicelib      12.000000     143   1716.000000  
ND_X1              spicelib       8.000000    4588  36704.000000  
ND_X1_LAY          spicelib      21.990000       1     21.990000  
NR_X1              spicelib      10.000000     992   9920.000000  
XR_X1              spicelib      36.000000       1     36.000000  
fpu_sub_DW01_cmp6_0             532.000000       1    532.000000  h
fpu_sub_DW01_sub_0              793.000000       1    793.000000  h
fpu_sub_DW01_sub_1            12693.469957       1  12693.469957  h
fpu_sub_DW01_sub_2             1277.000000       1   1277.000000  h
fpu_sub_DW_cmp_3               2454.000000       1   2454.000000  h
-----------------------------------------------------------------------------
Total 13 references                                 79194.819622

****************************************
Design: fpu_sub_DW01_cmp6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      18     54.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000      23    230.000000  
-----------------------------------------------------------------------------
Total 3 references                                    532.000000

****************************************
Design: fpu_sub_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      27     81.000000  
ND_X1              spicelib       8.000000      25    200.000000  
NR_X1              spicelib      10.000000       8     80.000000  
XR_X1              spicelib      36.000000      12    432.000000  
-----------------------------------------------------------------------------
Total 4 references                                    793.000000

****************************************
Design: fpu_sub_DW01_sub_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     139    417.000000  
IV_X1_LAY          spicelib      14.980000       9    134.819996  
ND_X1              spicelib       8.000000      75    600.000000  
ND_X1_LAY          spicelib      21.990000     107   2352.929976  
ND_X4              spicelib      32.000000       2     64.000000  
NR_X1              spicelib      10.000000       7     70.000000  
NR_X1_LAY          spicelib      36.720001      46   1689.120056  
XR_X1              spicelib      36.000000      62   2232.000000  
XR_X1_LAY          spicelib     111.599998      46   5133.599930  
-----------------------------------------------------------------------------
Total 9 references                                  12693.469957

****************************************
Design: fpu_sub_DW01_sub_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      49    147.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      36.000000      22    792.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1277.000000

****************************************
Design: fpu_sub_DW_cmp_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      86    258.000000  
ND_X1              spicelib       8.000000     152   1216.000000  
NR_X1              spicelib      10.000000      98    980.000000  
-----------------------------------------------------------------------------
Total 3 references                                   2454.000000
1
Information: Updating design information... (UID-85)
Warning: Design 'fpu_double' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:57:04 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1.05V_125C   Library: spicelib
Wire Load Model Mode: top

  Startpoint: i_fpu_add/small_shift_3_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: i_fpu_add/sum_reg[55]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_fpu_add/small_shift_3_reg[0]/clocked_on (**FFGEN**)
                                                          0.00      0.00 #     0.00 r
  i_fpu_add/small_shift_3_reg[0]/Q (**FFGEN**)
                                               20.00      0.00      0.00       0.00 r
  i_fpu_add/add_168/B[0] (fpu_add_DW01_add_0)                       0.00       0.00 r
  i_fpu_add/add_168/U424/Z (ND_X1)              9.60      0.10      0.31       0.31 f
  i_fpu_add/add_168/U122/Z (IV_X1_LAY)          2.10      0.07      0.23       0.54 r
  i_fpu_add/add_168/U120/Z (ND_X1_LAY)          4.10      0.05      0.14       0.68 f
  i_fpu_add/add_168/U421/Z (ND_X1)             10.60      0.43      0.38       1.06 r
  i_fpu_add/add_168/U202/Z (NR_X1_LAY)          3.10      0.10      0.23       1.29 f
  i_fpu_add/add_168/U420/Z (IV_X1)              4.10      0.13      0.28       1.57 r
  i_fpu_add/add_168/U419/Z (ND_X1)              2.10      0.12      0.16       1.73 f
  i_fpu_add/add_168/U219/Z (ND_X1_LAY)          7.60      0.10      0.21       1.94 r
  i_fpu_add/add_168/U218/Z (NR_X1_LAY)          3.10      0.05      0.19       2.12 f
  i_fpu_add/add_168/U418/Z (IV_X1)              4.10      0.12      0.27       2.39 r
  i_fpu_add/add_168/U417/Z (ND_X1)              4.10      0.12      0.17       2.56 f
  i_fpu_add/add_168/U416/Z (ND_X1)             18.60      0.73      0.28       2.84 r
  i_fpu_add/add_168/U66/Z (NR_X1_LAY)           3.10      0.13      0.26       3.10 f
  i_fpu_add/add_168/U414/Z (IV_X1)              4.10      0.13      0.28       3.38 r
  i_fpu_add/add_168/U413/Z (ND_X1)              4.10      0.12      0.17       3.55 f
  i_fpu_add/add_168/U412/Z (ND_X1)              3.10      0.17      0.21       3.76 r
  i_fpu_add/add_168/U63/Z (IV_X1)               6.10      0.15      0.24       4.00 f
  i_fpu_add/add_168/U64/Z (IV_X1)               9.10      0.34      0.36       4.36 r
  i_fpu_add/add_168/U410/Z (NR_X1)              3.10      0.10      0.28       4.64 f
  i_fpu_add/add_168/U409/Z (IV_X1)              4.10      0.13      0.28       4.92 r
  i_fpu_add/add_168/U408/Z (ND_X1)              4.10      0.12      0.17       5.09 f
  i_fpu_add/add_168/U407/Z (ND_X1)              3.10      0.17      0.21       5.30 r
  i_fpu_add/add_168/U60/Z (IV_X1)               6.10      0.15      0.24       5.54 f
  i_fpu_add/add_168/U61/Z (IV_X1)               9.10      0.34      0.36       5.89 r
  i_fpu_add/add_168/U405/Z (NR_X1)              3.10      0.10      0.28       6.18 f
  i_fpu_add/add_168/U404/Z (IV_X1)              4.10      0.13      0.28       6.45 r
  i_fpu_add/add_168/U403/Z (ND_X1)              4.10      0.12      0.17       6.62 f
  i_fpu_add/add_168/U402/Z (ND_X1)              3.10      0.17      0.21       6.83 r
  i_fpu_add/add_168/U57/Z (IV_X1)               6.10      0.15      0.24       7.07 f
  i_fpu_add/add_168/U58/Z (IV_X1)               9.10      0.34      0.36       7.43 r
  i_fpu_add/add_168/U400/Z (NR_X1)              1.60      0.11      0.27       7.70 f
  i_fpu_add/add_168/U119/Z (IV_X1_LAY)          4.10      0.07      0.25       7.95 r
  i_fpu_add/add_168/U17/Z (ND_X1)               6.10      0.11      0.17       8.12 f
  i_fpu_add/add_168/U217/Z (ND_X1_LAY)          2.60      0.07      0.18       8.30 r
  i_fpu_add/add_168/U216/Z (NR_X1_LAY)          3.10      0.05      0.18       8.48 f
  i_fpu_add/add_168/U399/Z (IV_X1)              4.10      0.12      0.27       8.75 r
  i_fpu_add/add_168/U398/Z (ND_X1)              4.10      0.12      0.17       8.92 f
  i_fpu_add/add_168/U397/Z (ND_X1)             19.10      0.75      0.28       9.20 r
  i_fpu_add/add_168/U396/Z (NR_X1)              3.10      0.17      0.33       9.53 f
  i_fpu_add/add_168/U395/Z (IV_X1)              4.10      0.14      0.29       9.82 r
  i_fpu_add/add_168/U394/Z (ND_X1)              4.10      0.12      0.17       9.99 f
  i_fpu_add/add_168/U393/Z (ND_X1)             19.10      0.75      0.28      10.27 r
  i_fpu_add/add_168/U390/Z (NR_X1)              1.60      0.14      0.31      10.58 f
  i_fpu_add/add_168/U118/Z (IV_X1_LAY)          2.10      0.08      0.23      10.81 r
  i_fpu_add/add_168/U242/Z (ND_X1_LAY)          4.10      0.05      0.14      10.96 f
  i_fpu_add/add_168/U48/Z (ND_X1)              15.10      0.60      0.25      11.21 r
  i_fpu_add/add_168/U46/Z (NR_X1)               3.10      0.14      0.32      11.52 f
  i_fpu_add/add_168/U388/Z (IV_X1)              4.10      0.14      0.28      11.81 r
  i_fpu_add/add_168/U387/Z (ND_X1)              4.10      0.12      0.17      11.98 f
  i_fpu_add/add_168/U386/Z (ND_X1)             10.60      0.44      0.24      12.22 r
  i_fpu_add/add_168/U198/Z (NR_X1_LAY)          3.10      0.10      0.23      12.45 f
  i_fpu_add/add_168/U384/Z (IV_X1)              2.10      0.05      0.25      12.70 r
  i_fpu_add/add_168/U241/Z (ND_X1_LAY)          2.10      0.05      0.13      12.83 f
  i_fpu_add/add_168/U215/Z (ND_X1_LAY)          7.60      0.10      0.20      13.03 r
  i_fpu_add/add_168/U214/Z (NR_X1_LAY)          3.10      0.05      0.19      13.21 f
  i_fpu_add/add_168/U382/Z (IV_X1)              4.10      0.12      0.27      13.48 r
  i_fpu_add/add_168/U381/Z (ND_X1)              4.10      0.12      0.17      13.65 f
  i_fpu_add/add_168/U380/Z (ND_X1)             10.60      0.43      0.24      13.90 r
  i_fpu_add/add_168/U117/Z (NR_X1_LAY)          1.60      0.08      0.22      14.11 f
  i_fpu_add/add_168/U115/Z (IV_X1_LAY)          4.10      0.07      0.25      14.36 r
  i_fpu_add/add_168/U378/Z (ND_X1)              4.10      0.12      0.16      14.52 f
  i_fpu_add/add_168/U377/Z (ND_X1)             10.60      0.44      0.24      14.76 r
  i_fpu_add/add_168/U114/Z (NR_X1_LAY)          1.60      0.08      0.22      14.98 f
  i_fpu_add/add_168/U113/Z (IV_X1_LAY)          4.10      0.07      0.25      15.23 r
  i_fpu_add/add_168/U36/Z (ND_X1)               6.10      0.11      0.17      15.40 f
  i_fpu_add/add_168/U240/Z (ND_X1_LAY)          2.60      0.07      0.18      15.58 r
  i_fpu_add/add_168/U195/Z (NR_X1_LAY)          3.10      0.05      0.18      15.76 f
  i_fpu_add/add_168/U374/Z (IV_X1)              4.10      0.12      0.27      16.03 r
  i_fpu_add/add_168/U373/Z (ND_X1)              4.10      0.12      0.17      16.20 f
  i_fpu_add/add_168/U372/Z (ND_X1)             10.60      0.43      0.24      16.44 r
  i_fpu_add/add_168/U193/Z (NR_X1_LAY)          3.10      0.10      0.23      16.67 f
  i_fpu_add/add_168/U370/Z (IV_X1)              2.10      0.05      0.25      16.92 r
  i_fpu_add/add_168/U239/Z (ND_X1_LAY)          8.10      0.09      0.15      17.07 f
  i_fpu_add/add_168/U13/Z (ND_X1)               2.60      0.14      0.21      17.27 r
  i_fpu_add/add_168/U213/Z (NR_X1_LAY)          3.10      0.06      0.19      17.47 f
  i_fpu_add/add_168/U368/Z (IV_X1)              4.10      0.12      0.27      17.74 r
  i_fpu_add/add_168/U367/Z (ND_X1)              4.10      0.12      0.17      17.90 f
  i_fpu_add/add_168/U366/Z (ND_X1)             19.10      0.75      0.28      18.19 r
  i_fpu_add/add_168/U362/Z (NR_X1)              3.10      0.17      0.33      18.52 f
  i_fpu_add/add_168/U361/Z (IV_X1)              4.10      0.14      0.29      18.81 r
  i_fpu_add/add_168/U360/Z (ND_X1)              4.10      0.12      0.17      18.98 f
  i_fpu_add/add_168/U359/Z (ND_X1)             10.60      0.44      0.24      19.22 r
  i_fpu_add/add_168/U111/Z (NR_X1_LAY)          1.60      0.08      0.22      19.44 f
  i_fpu_add/add_168/U110/Z (IV_X1_LAY)          2.10      0.07      0.23      19.66 r
  i_fpu_add/add_168/U238/Z (ND_X1_LAY)          2.10      0.05      0.14      19.80 f
  i_fpu_add/add_168/U237/Z (ND_X1_LAY)          7.60      0.10      0.20      20.00 r
  i_fpu_add/add_168/U190/Z (NR_X1_LAY)          3.10      0.05      0.19      20.18 f
  i_fpu_add/add_168/U356/Z (IV_X1)              4.10      0.12      0.27      20.45 r
  i_fpu_add/add_168/U355/Z (ND_X1)              2.10      0.12      0.16      20.61 f
  i_fpu_add/add_168/U108/Z (ND_X1_LAY)          7.60      0.09      0.21      20.82 r
  i_fpu_add/add_168/U188/Z (NR_X1_LAY)          3.10      0.05      0.19      21.00 f
  i_fpu_add/add_168/U353/Z (IV_X1)              2.10      0.04      0.24      21.25 r
  i_fpu_add/add_168/U236/Z (ND_X1_LAY)          4.10      0.05      0.14      21.39 f
  i_fpu_add/add_168/U212/Z (ND_X1_LAY)          8.60      0.10      0.20      21.59 r
  i_fpu_add/add_168/U211/Z (NR_X1_LAY)          3.10      0.06      0.19      21.78 f
  i_fpu_add/add_168/U351/Z (IV_X1)              2.10      0.04      0.25      22.02 r
  i_fpu_add/add_168/U107/Z (ND_X1_LAY)          4.10      0.05      0.14      22.16 f
  i_fpu_add/add_168/U350/Z (ND_X1)             19.10      0.75      0.27      22.43 r
  i_fpu_add/add_168/U347/Z (NR_X1)              3.10      0.17      0.33      22.76 f
  i_fpu_add/add_168/U346/Z (IV_X1)              4.10      0.14      0.29      23.05 r
  i_fpu_add/add_168/U345/Z (ND_X1)              4.10      0.12      0.17      23.22 f
  i_fpu_add/add_168/U344/Z (ND_X1)             10.60      0.44      0.24      23.46 r
  i_fpu_add/add_168/U106/Z (NR_X1_LAY)          1.60      0.08      0.22      23.68 f
  i_fpu_add/add_168/U105/Z (IV_X1_LAY)          4.10      0.07      0.25      23.93 r
  i_fpu_add/add_168/U32/Z (ND_X1)               6.10      0.11      0.17      24.10 f
  i_fpu_add/add_168/U235/Z (ND_X1_LAY)          2.60      0.07      0.18      24.28 r
  i_fpu_add/add_168/U185/Z (NR_X1_LAY)          3.10      0.05      0.18      24.46 f
  i_fpu_add/add_168/U341/Z (IV_X1)              4.10      0.12      0.27      24.73 r
  i_fpu_add/add_168/U340/Z (ND_X1)              4.10      0.12      0.17      24.90 f
  i_fpu_add/add_168/U339/Z (ND_X1)             10.60      0.43      0.24      25.14 r
  i_fpu_add/add_168/U183/Z (NR_X1_LAY)          3.10      0.10      0.23      25.37 f
  i_fpu_add/add_168/U337/Z (IV_X1)              2.10      0.05      0.25      25.62 r
  i_fpu_add/add_168/U234/Z (ND_X1_LAY)          8.10      0.09      0.15      25.77 f
  i_fpu_add/add_168/U10/Z (ND_X1)               2.60      0.14      0.21      25.97 r
  i_fpu_add/add_168/U210/Z (NR_X1_LAY)          3.10      0.06      0.19      26.17 f
  i_fpu_add/add_168/U335/Z (IV_X1)              4.10      0.12      0.27      26.44 r
  i_fpu_add/add_168/U334/Z (ND_X1)              4.10      0.12      0.17      26.60 f
  i_fpu_add/add_168/U333/Z (ND_X1)             10.60      0.43      0.24      26.85 r
  i_fpu_add/add_168/U103/Z (NR_X1_LAY)          1.60      0.08      0.22      27.06 f
  i_fpu_add/add_168/U101/Z (IV_X1_LAY)          4.10      0.07      0.25      27.31 r
  i_fpu_add/add_168/U330/Z (ND_X1)              4.10      0.12      0.16      27.47 f
  i_fpu_add/add_168/U329/Z (ND_X1)             10.60      0.44      0.24      27.72 r
  i_fpu_add/add_168/U100/Z (NR_X1_LAY)          1.60      0.08      0.22      27.93 f
  i_fpu_add/add_168/U99/Z (IV_X1_LAY)           2.10      0.07      0.23      28.16 r
  i_fpu_add/add_168/U233/Z (ND_X1_LAY)          4.10      0.05      0.14      28.30 f
  i_fpu_add/add_168/U232/Z (ND_X1_LAY)          8.60      0.11      0.20      28.50 r
  i_fpu_add/add_168/U180/Z (NR_X1_LAY)          3.10      0.06      0.19      28.69 f
  i_fpu_add/add_168/U326/Z (IV_X1)              4.10      0.12      0.27      28.96 r
  i_fpu_add/add_168/U325/Z (ND_X1)              4.10      0.12      0.17      29.13 f
  i_fpu_add/add_168/U324/Z (ND_X1)             10.60      0.43      0.24      29.37 r
  i_fpu_add/add_168/U178/Z (NR_X1_LAY)          3.10      0.10      0.23      29.60 f
  i_fpu_add/add_168/U322/Z (IV_X1)              2.10      0.05      0.25      29.85 r
  i_fpu_add/add_168/U231/Z (ND_X1_LAY)          2.10      0.05      0.13      29.98 f
  i_fpu_add/add_168/U209/Z (ND_X1_LAY)          7.60      0.10      0.20      30.18 r
  i_fpu_add/add_168/U208/Z (NR_X1_LAY)          3.10      0.05      0.19      30.36 f
  i_fpu_add/add_168/U320/Z (IV_X1)              4.10      0.12      0.27      30.63 r
  i_fpu_add/add_168/U319/Z (ND_X1)              4.10      0.12      0.17      30.80 f
  i_fpu_add/add_168/U318/Z (ND_X1)             19.10      0.75      0.28      31.08 r
  i_fpu_add/add_168/U315/Z (NR_X1)              3.10      0.17      0.33      31.42 f
  i_fpu_add/add_168/U314/Z (IV_X1)              4.10      0.14      0.29      31.70 r
  i_fpu_add/add_168/U313/Z (ND_X1)              4.10      0.12      0.17      31.88 f
  i_fpu_add/add_168/U312/Z (ND_X1)             10.60      0.44      0.24      32.12 r
  i_fpu_add/add_168/U97/Z (NR_X1_LAY)           1.60      0.08      0.22      32.34 f
  i_fpu_add/add_168/U96/Z (IV_X1_LAY)           4.10      0.07      0.25      32.58 r
  i_fpu_add/add_168/U29/Z (ND_X1)               6.10      0.11      0.17      32.75 f
  i_fpu_add/add_168/U230/Z (ND_X1_LAY)          2.60      0.07      0.18      32.93 r
  i_fpu_add/add_168/U175/Z (NR_X1_LAY)          3.10      0.05      0.18      33.11 f
  i_fpu_add/add_168/U309/Z (IV_X1)              4.10      0.12      0.27      33.38 r
  i_fpu_add/add_168/U308/Z (ND_X1)              8.10      0.11      0.18      33.57 f
  i_fpu_add/add_168/U40/Z (ND_X1)               2.60      0.14      0.21      33.77 r
  i_fpu_add/add_168/U173/Z (NR_X1_LAY)          3.10      0.06      0.19      33.96 f
  i_fpu_add/add_168/U306/Z (IV_X1)              2.10      0.04      0.25      34.21 r
  i_fpu_add/add_168/U229/Z (ND_X1_LAY)          8.10      0.09      0.15      34.36 f
  i_fpu_add/add_168/U6/Z (ND_X1)                2.60      0.14      0.21      34.57 r
  i_fpu_add/add_168/U207/Z (NR_X1_LAY)          3.10      0.06      0.19      34.76 f
  i_fpu_add/add_168/U304/Z (IV_X1)              4.10      0.12      0.27      35.03 r
  i_fpu_add/add_168/U303/Z (ND_X1)              4.10      0.12      0.17      35.20 f
  i_fpu_add/add_168/U302/Z (ND_X1)             19.10      0.75      0.28      35.48 r
  i_fpu_add/add_168/U298/Z (NR_X1)              3.10      0.17      0.33      35.81 f
  i_fpu_add/add_168/U297/Z (IV_X1)              4.10      0.14      0.29      36.10 r
  i_fpu_add/add_168/U296/Z (ND_X1)              4.10      0.12      0.17      36.27 f
  i_fpu_add/add_168/U295/Z (ND_X1)             10.60      0.44      0.24      36.51 r
  i_fpu_add/add_168/U94/Z (NR_X1_LAY)           1.60      0.08      0.22      36.73 f
  i_fpu_add/add_168/U93/Z (IV_X1_LAY)           2.10      0.07      0.23      36.96 r
  i_fpu_add/add_168/U228/Z (ND_X1_LAY)          2.10      0.05      0.14      37.09 f
  i_fpu_add/add_168/U227/Z (ND_X1_LAY)          7.60      0.10      0.20      37.29 r
  i_fpu_add/add_168/U170/Z (NR_X1_LAY)          3.10      0.05      0.19      37.47 f
  i_fpu_add/add_168/U292/Z (IV_X1)              4.10      0.12      0.27      37.74 r
  i_fpu_add/add_168/U291/Z (ND_X1)              4.10      0.12      0.17      37.91 f
  i_fpu_add/add_168/U290/Z (ND_X1)             10.60      0.43      0.24      38.16 r
  i_fpu_add/add_168/U168/Z (NR_X1_LAY)          3.10      0.10      0.23      38.38 f
  i_fpu_add/add_168/U288/Z (IV_X1)              2.10      0.05      0.25      38.63 r
  i_fpu_add/add_168/U226/Z (ND_X1_LAY)          2.10      0.05      0.13      38.77 f
  i_fpu_add/add_168/U206/Z (ND_X1_LAY)          7.60      0.10      0.20      38.96 r
  i_fpu_add/add_168/U205/Z (NR_X1_LAY)          3.10      0.05      0.19      39.15 f
  i_fpu_add/add_168/U286/Z (IV_X1)              4.10      0.12      0.27      39.42 r
  i_fpu_add/add_168/U285/Z (ND_X1)              4.10      0.12      0.17      39.59 f
  i_fpu_add/add_168/U284/Z (ND_X1)             10.60      0.43      0.24      39.83 r
  i_fpu_add/add_168/U91/Z (NR_X1_LAY)           3.10      0.10      0.23      40.06 f
  i_fpu_add/add_168/U282/Z (IV_X1)              4.10      0.13      0.28      40.33 r
  i_fpu_add/add_168/U281/Z (ND_X1)              4.10      0.12      0.17      40.50 f
  i_fpu_add/add_168/U280/Z (ND_X1)             10.60      0.44      0.24      40.75 r
  i_fpu_add/add_168/U89/Z (NR_X1_LAY)           1.60      0.08      0.22      40.96 f
  i_fpu_add/add_168/U88/Z (IV_X1_LAY)           4.10      0.07      0.25      41.21 r
  i_fpu_add/add_168/U25/Z (ND_X1)               6.10      0.11      0.17      41.38 f
  i_fpu_add/add_168/U225/Z (ND_X1_LAY)          2.60      0.07      0.18      41.56 r
  i_fpu_add/add_168/U165/Z (NR_X1_LAY)          3.10      0.05      0.18      41.74 f
  i_fpu_add/add_168/U277/Z (IV_X1)              4.10      0.12      0.27      42.01 r
  i_fpu_add/add_168/U276/Z (ND_X1)              4.10      0.12      0.17      42.18 f
  i_fpu_add/add_168/U275/Z (ND_X1)             10.60      0.43      0.24      42.42 r
  i_fpu_add/add_168/U163/Z (NR_X1_LAY)          3.10      0.10      0.23      42.65 f
  i_fpu_add/add_168/U273/Z (IV_X1)              2.10      0.05      0.25      42.90 r
  i_fpu_add/add_168/U224/Z (ND_X1_LAY)          8.10      0.09      0.15      43.05 f
  i_fpu_add/add_168/U2/Z (ND_X1)                2.60      0.14      0.21      43.26 r
  i_fpu_add/add_168/U204/Z (NR_X1_LAY)          3.10      0.06      0.19      43.45 f
  i_fpu_add/add_168/U271/Z (IV_X1)              4.10      0.12      0.27      43.72 r
  i_fpu_add/add_168/U270/Z (ND_X1)              4.10      0.12      0.17      43.89 f
  i_fpu_add/add_168/U269/Z (ND_X1)             10.60      0.43      0.24      44.13 r
  i_fpu_add/add_168/U86/Z (NR_X1_LAY)           1.60      0.08      0.22      44.35 f
  i_fpu_add/add_168/U85/Z (IV_X1_LAY)           4.10      0.07      0.25      44.59 r
  i_fpu_add/add_168/U265/Z (ND_X1)              4.10      0.12      0.16      44.76 f
  i_fpu_add/add_168/U264/Z (ND_X1)             10.60      0.44      0.24      45.00 r
  i_fpu_add/add_168/U160/Z (NR_X1_LAY)          3.10      0.10      0.23      45.23 f
  i_fpu_add/add_168/U262/Z (IV_X1)              2.10      0.05      0.25      45.48 r
  i_fpu_add/add_168/U223/Z (ND_X1_LAY)          2.10      0.05      0.13      45.61 f
  i_fpu_add/add_168/U222/Z (ND_X1_LAY)          7.60      0.10      0.20      45.81 r
  i_fpu_add/add_168/U158/Z (NR_X1_LAY)          3.10      0.05      0.19      45.99 f
  i_fpu_add/add_168/U260/Z (IV_X1)              4.10      0.12      0.27      46.26 r
  i_fpu_add/add_168/U259/Z (ND_X1)              2.10      0.12      0.16      46.42 f
  i_fpu_add/add_168/U83/Z (ND_X1_LAY)           7.60      0.09      0.21      46.63 r
  i_fpu_add/add_168/U156/Z (NR_X1_LAY)          3.10      0.05      0.19      46.82 f
  i_fpu_add/add_168/U257/Z (IV_X1)              2.10      0.04      0.24      47.06 r
  i_fpu_add/add_168/U221/Z (ND_X1_LAY)          4.10      0.05      0.14      47.20 f
  i_fpu_add/add_168/U45/Z (ND_X1)               7.60      0.32      0.22      47.42 r
  i_fpu_add/add_168/U203/Z (NR_X1_LAY)          1.60      0.06      0.20      47.62 f
  i_fpu_add/add_168/U82/Z (IV_X1_LAY)           4.10      0.06      0.25      47.87 r
  i_fpu_add/add_168/U21/Z (ND_X1)               6.10      0.11      0.17      48.04 f
  i_fpu_add/add_168/U220/Z (ND_X1_LAY)          2.60      0.07      0.18      48.22 r
  i_fpu_add/add_168/U81/Z (NR_X1_LAY)           3.10      0.05      0.18      48.40 f
  i_fpu_add/add_168/U254/Z (IV_X1)              4.10      0.12      0.27      48.67 r
  i_fpu_add/add_168/U56/Z (ND_X1)               4.10      0.12      0.17      48.84 f
  i_fpu_add/add_168/U55/Z (ND_X1)              12.10      0.49      0.25      49.09 r
  i_fpu_add/add_168/U252/Z (XR_X1)              2.10      0.24      0.51      49.60 r
  i_fpu_add/add_168/SUM[55] (fpu_add_DW01_add_0)                    0.00      49.60 r
  i_fpu_add/U3009/Z (ND_X1_LAY)                 4.10      0.07      0.20      49.80 f
  i_fpu_add/U26/Z (ND_X1)                       0.10      0.06      0.19      49.99 r
  i_fpu_add/sum_reg[55]/next_state (**FFGEN**)            0.06      0.00      49.99 r
  data arrival time                                                           49.99

  clock CLK (rise edge)                                            50.00      50.00
  clock network delay (ideal)                                       0.00      50.00
  i_fpu_add/sum_reg[55]/clocked_on (**FFGEN**)                      0.00      50.00 r
  library setup time                                                0.00      50.00
  data required time                                                          50.00
  ------------------------------------------------------------------------------------
  data required time                                                          50.00
  data arrival time                                                          -49.99
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.01


1
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:57:06 2021
****************************************


Library(s) Used:

    spicelib (File: /local-scratch/localhome/escmc38/Desktop/ensc450/HSPICE/lab2/spicelib_180_ss_105_125C_X1_X4_lab3_combined.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: ss_1.05V_125C   Library: spicelib
Wire Load Model Mode: top


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   0.0000 uW    (0%)
  Net Switching Power  =  52.3750 uW  (100%)
                         ---------
Total Dynamic Power    =  52.3750 uW  (100%)

Cell Leakage Power     =  18.8239 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            6.1972            0.0000            6.1972  (  11.83%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.0000           46.1767        1.8824e+04           46.1956  (  88.17%)
--------------------------------------------------------------------------------------------------
Total              0.0000 uW        52.3740 uW     1.8824e+04 pW        52.3928 uW
1
 
****************************************
Report : clocks
Design : fpu_double
Version: O-2018.06-SP5
Date   : Sun Mar 14 16:57:06 2021
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLK             50.00   {0 25}              d         {clk}
--------------------------------------------------------------------------------
1
