#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 16 13:43:28 2017
# Process ID: 9816
# Current directory: F:/image_filter_with_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9740 F:\image_filter_with_vga\image_filter_test_bench.xpr
# Log file: F:/image_filter_with_vga/vivado.log
# Journal file: F:/image_filter_with_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/image_filter_with_vga/image_filter_test_bench.xpr
INFO: [Project 1-313] Project file moved from 'F:/image_filter_current' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/test_cam'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/image_filter'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/image_filter' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'f:/image_filter_with_vga'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/ECE532/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1055.852 ; gain = 377.461
update_compile_order -fileset sources_1
open_bd_design {F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding cell -- xilinx.com:user:image_filter_final:1.0 - image_filter_v2_0_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_1/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_0/Data_MM2S>
Successfully read diagram <design_1> from BD file <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.852 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv user:user:vga640x480:1.0 vga640x480_0
endgroup
set_property location {5.5 2364 1657} [get_bd_cells vga640x480_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_vdma_2
endgroup
set_property location {4 1827 1657} [get_bd_cells axi_vdma_2]
set_property location {5.5 2568 1659} [get_bd_cells vga640x480_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
set_property location {5 2242 1664} [get_bd_cells axis_data_fifo_0]
set_property location {6 2497 1643} [get_bd_cells vga640x480_0]
set_property location {5 2230 1642} [get_bd_cells axis_data_fifo_0]
set_property location {6 2539 1661} [get_bd_cells vga640x480_0]
set_property location {5 2178 1646} [get_bd_cells axis_data_fifo_0]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {512} CONFIG.IS_ACLK_ASYNC {1}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_num_fstores {1} CONFIG.c_use_mm2s_fsync {1} CONFIG.c_mm2s_max_burst_length {256} CONFIG.c_include_s2mm {0} CONFIG.c_s2mm_genlock_mode {0}] [get_bd_cells axi_vdma_2]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_vdma_2/S_AXI_LITE]
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </axi_vdma_0/Data_MM2S> at <0x44A30000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_2/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_0/Data_MM2S>
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </axi_vdma_1/Data_S2MM> at <0x44A30000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_2/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_1/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_1/Data_S2MM>
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </microblaze_0/Data> at <0x44A30000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/mig_7series_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins axi_vdma_2/M_AXI_MM2S]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_2/Data_MM2S> at <0x80000000 [ 128M ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </axi_vdma_2/Data_MM2S> at <0x40000000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_gpio_0/S_AXI/Reg> does not match the usage <memory> of master </axi_vdma_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_vdma_2/Data_MM2S>
</axi_vdma_0/S_AXI_LITE/Reg> is being mapped into </axi_vdma_2/Data_MM2S> at <0x44A10000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_0/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_0/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
</axi_vdma_1/S_AXI_LITE/Reg> is being mapped into </axi_vdma_2/Data_MM2S> at <0x44A20000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_1/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_1/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </axi_vdma_2/Data_MM2S> at <0x44A30000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vdma_2/S_AXI_LITE/Reg> does not match the usage <memory> of master </axi_vdma_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vdma_2/S_AXI_LITE/Reg> from </axi_vdma_2/Data_MM2S>
</image_filter_v2_0_0/s00_axi/reg0> is being mapped into </axi_vdma_2/Data_MM2S> at <0x44A00000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </image_filter_v2_0_0/s00_axi/reg0> does not match the usage <memory> of master </axi_vdma_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </image_filter_v2_0_0/s00_axi/reg0> from </axi_vdma_2/Data_MM2S>
endgroup
connect_bd_net [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_2/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
set_property location {5 2257 1691} [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins vga640x480_0/clk25] [get_bd_pins axis_data_fifo_0/m_axis_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_pins vga640x480_0/pixel_data]
WARNING: [BD 41-1306] The connection to interface pin /axis_data_fifo_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins vga640x480_0/tvalid] [get_bd_pins axis_data_fifo_0/m_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axis_data_fifo_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tready] [get_bd_pins vga640x480_0/tready]
WARNING: [BD 41-1306] The connection to interface pin /axis_data_fifo_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins vga640x480_0/fsync] [get_bd_pins axi_vdma_2/mm2s_fsync]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axi_vdma_2/axi_resetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins vga640x480_0/aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aresetn] [get_bd_pins vga640x480_0/aresetn]
startgroup
create_bd_port -dir O -from 3 -to 0 green_1
connect_bd_net [get_bd_pins /vga640x480_0/green] [get_bd_ports green_1]
create_bd_port -dir O vsync_1
connect_bd_net [get_bd_pins /vga640x480_0/vsync] [get_bd_ports vsync_1]
create_bd_port -dir O hsync_1
connect_bd_net [get_bd_pins /vga640x480_0/hsync] [get_bd_ports hsync_1]
create_bd_port -dir O -from 3 -to 0 red_1
connect_bd_net [get_bd_pins /vga640x480_0/red] [get_bd_ports red_1]
create_bd_port -dir O -from 3 -to 0 blue_1
connect_bd_net [get_bd_pins /vga640x480_0/blue] [get_bd_ports blue_1]
endgroup
set_property location {5 2259 1673} [get_bd_cells axis_data_fifo_0]
validate_bd_design
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
validate_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1418.434 ; gain = 226.684
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {axis_data_fifo_0_m_axis_tvalid }]
true
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_tready }]
true
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_fsync }]
true
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {vga640x480_0_vsync vga640x480_0_green vga640x480_0_hsync vga640x480_0_red vga640x480_0_blue }]
true
make_wrapper -files [get_files F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1472.816 ; gain = 17.395
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_filter_v2_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
Exporting to file F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Mar 16 14:03:37 2017] Launched synth_1...
Run output will be captured here: F:/image_filter_with_vga/image_filter_test_bench.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1505.129 ; gain = 32.313
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1400 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.180 ; gain = 494.824
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [F:/image_filter_with_vga/pin_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[9]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[10]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[11]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[12]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[13]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[14]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[15]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[16]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[17]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[18]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[19]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[20]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[21]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[22]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[23]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[24]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[25]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[26]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[27]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[28]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[29]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[30]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[31]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[9]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[10]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[11]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[12]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[13]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[14]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[15]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[16]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[17]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[18]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[19]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[20]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[21]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[22]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[23]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[24]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[25]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[26]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[27]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[28]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[29]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[30]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[31]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[9]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[10]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[11]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[12]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[13]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[14]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[15]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[16]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[17]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[18]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[19]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[20]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[21]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[22]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[23]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tvalid'. [F:/image_filter_with_vga/pin_constraints.xdc:151]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:151]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/image_filter_0_tready'. [F:/image_filter_with_vga/pin_constraints.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:153]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/image_filter_top_0_tlast'. [F:/image_filter_with_vga/pin_constraints.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/image_filter_with_vga/pin_constraints.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:160]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:161]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:165]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:173]
Finished Parsing XDC File [F:/image_filter_with_vga/pin_constraints.xdc]
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m04_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m05_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 378 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 255 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2263.352 ; gain = 689.508
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[0]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[1]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[2]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[3]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[4]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[5]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[6]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[7]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[8]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[9]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[10]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[11]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[12]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[13]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[14]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[15]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[16]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[17]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[18]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[19]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[20]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[21]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[22]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[23]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[24]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[25]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[26]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[27]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[28]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[29]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[30]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/image_filter_v2_0_0_pixel_out[0]} {design_1_i/image_filter_v2_0_0_pixel_out[1]} {design_1_i/image_filter_v2_0_0_pixel_out[2]} {design_1_i/image_filter_v2_0_0_pixel_out[3]} {design_1_i/image_filter_v2_0_0_pixel_out[4]} {design_1_i/image_filter_v2_0_0_pixel_out[5]} {design_1_i/image_filter_v2_0_0_pixel_out[6]} {design_1_i/image_filter_v2_0_0_pixel_out[7]} {design_1_i/image_filter_v2_0_0_pixel_out[8]} {design_1_i/image_filter_v2_0_0_pixel_out[9]} {design_1_i/image_filter_v2_0_0_pixel_out[10]} {design_1_i/image_filter_v2_0_0_pixel_out[11]} {design_1_i/image_filter_v2_0_0_pixel_out[12]} {design_1_i/image_filter_v2_0_0_pixel_out[13]} {design_1_i/image_filter_v2_0_0_pixel_out[14]} {design_1_i/image_filter_v2_0_0_pixel_out[15]} {design_1_i/image_filter_v2_0_0_pixel_out[16]} {design_1_i/image_filter_v2_0_0_pixel_out[17]} {design_1_i/image_filter_v2_0_0_pixel_out[18]} {design_1_i/image_filter_v2_0_0_pixel_out[19]} {design_1_i/image_filter_v2_0_0_pixel_out[20]} {design_1_i/image_filter_v2_0_0_pixel_out[21]} {design_1_i/image_filter_v2_0_0_pixel_out[22]} {design_1_i/image_filter_v2_0_0_pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axi_vdma_0_m_axis_mm2s_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/axi_vdma_1_s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/image_filter_top_0_fsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/image_filter_v2_0_0_m_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/image_filter_v2_0_0_pixel_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/image_filter_v2_0_0_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/m_axis_mm2s_tlast ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/vga640x480_0_blue[0]} {design_1_i/vga640x480_0_blue[1]} {design_1_i/vga640x480_0_blue[2]} {design_1_i/vga640x480_0_blue[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/vga640x480_0_green[0]} {design_1_i/vga640x480_0_green[1]} {design_1_i/vga640x480_0_green[2]} {design_1_i/vga640x480_0_green[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/vga640x480_0_red[0]} {design_1_i/vga640x480_0_red[1]} {design_1_i/vga640x480_0_red[2]} {design_1_i/vga640x480_0_red[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/axis_data_fifo_0_m_axis_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/vga640x480_0_fsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/vga640x480_0_hsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/vga640x480_0_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/vga640x480_0_vsync ]]
save_constraints
open_bd_design {F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports hsync]
delete_bd_objs [get_bd_ports vsync]
delete_bd_objs [get_bd_ports red]
delete_bd_objs [get_bd_ports green]
delete_bd_objs [get_bd_ports blue]
save_bd_design
Wrote  : <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
delete_bd_objs [get_bd_nets vga640x480_0_hsync] [get_bd_ports hsync_1]
delete_bd_objs [get_bd_nets vga640x480_0_vsync] [get_bd_ports vsync_1]
delete_bd_objs [get_bd_nets vga640x480_0_red] [get_bd_ports red_1]
delete_bd_objs [get_bd_nets vga640x480_0_green] [get_bd_ports green_1]
delete_bd_objs [get_bd_nets vga640x480_0_blue] [get_bd_ports blue_1]
startgroup
create_bd_port -dir O -from 3 -to 0 green
connect_bd_net [get_bd_pins /vga640x480_0/green] [get_bd_ports green]
create_bd_port -dir O vsync
connect_bd_net [get_bd_pins /vga640x480_0/vsync] [get_bd_ports vsync]
create_bd_port -dir O hsync
connect_bd_net [get_bd_pins /vga640x480_0/hsync] [get_bd_ports hsync]
create_bd_port -dir O -from 3 -to 0 red
connect_bd_net [get_bd_pins /vga640x480_0/red] [get_bd_ports red]
create_bd_port -dir O -from 3 -to 0 blue
connect_bd_net [get_bd_pins /vga640x480_0/blue] [get_bd_ports blue]
endgroup
save_bd_design
Wrote  : <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper -files [get_files F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-1634] Updates have been made to one or more nets marked for debug. It is required to open the synthesized design and use the Set Up Debug wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow. 
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2285.637 ; gain = 14.090
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_filter_v2_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga640x480_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m04_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m05_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
Exporting to file F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [F:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu Mar 16 15:01:08 2017] Launched synth_1...
Run output will be captured here: F:/image_filter_with_vga/image_filter_test_bench.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:21 . Memory (MB): peak = 2312.723 ; gain = 27.086
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 10 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[0]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[1]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[2]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[3]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[4]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[5]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[6]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[7]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[8]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[9]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[10]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[11]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[12]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[13]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[14]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[15]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[16]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[17]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[18]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[19]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[20]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[21]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[22]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[23]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[24]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[25]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[26]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[27]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[28]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[29]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[30]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/image_filter_v2_0_0_pixel_out[0]} {design_1_i/image_filter_v2_0_0_pixel_out[1]} {design_1_i/image_filter_v2_0_0_pixel_out[2]} {design_1_i/image_filter_v2_0_0_pixel_out[3]} {design_1_i/image_filter_v2_0_0_pixel_out[4]} {design_1_i/image_filter_v2_0_0_pixel_out[5]} {design_1_i/image_filter_v2_0_0_pixel_out[6]} {design_1_i/image_filter_v2_0_0_pixel_out[7]} {design_1_i/image_filter_v2_0_0_pixel_out[8]} {design_1_i/image_filter_v2_0_0_pixel_out[9]} {design_1_i/image_filter_v2_0_0_pixel_out[10]} {design_1_i/image_filter_v2_0_0_pixel_out[11]} {design_1_i/image_filter_v2_0_0_pixel_out[12]} {design_1_i/image_filter_v2_0_0_pixel_out[13]} {design_1_i/image_filter_v2_0_0_pixel_out[14]} {design_1_i/image_filter_v2_0_0_pixel_out[15]} {design_1_i/image_filter_v2_0_0_pixel_out[16]} {design_1_i/image_filter_v2_0_0_pixel_out[17]} {design_1_i/image_filter_v2_0_0_pixel_out[18]} {design_1_i/image_filter_v2_0_0_pixel_out[19]} {design_1_i/image_filter_v2_0_0_pixel_out[20]} {design_1_i/image_filter_v2_0_0_pixel_out[21]} {design_1_i/image_filter_v2_0_0_pixel_out[22]} {design_1_i/image_filter_v2_0_0_pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axi_vdma_0_m_axis_mm2s_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/axi_vdma_1_s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/image_filter_top_0_fsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/image_filter_v2_0_0_m_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/image_filter_v2_0_0_pixel_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/image_filter_v2_0_0_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/m_axis_mm2s_tlast ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/vga640x480_0_blue[0]} {design_1_i/vga640x480_0_blue[1]} {design_1_i/vga640x480_0_blue[2]} {design_1_i/vga640x480_0_blue[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/vga640x480_0_green[0]} {design_1_i/vga640x480_0_green[1]} {design_1_i/vga640x480_0_green[2]} {design_1_i/vga640x480_0_green[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/vga640x480_0_red[0]} {design_1_i/vga640x480_0_red[1]} {design_1_i/vga640x480_0_red[2]} {design_1_i/vga640x480_0_red[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/axis_data_fifo_0_m_axis_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/vga640x480_0_fsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/vga640x480_0_hsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/vga640x480_0_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/vga640x480_0_vsync ]]
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1400 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [F:/image_filter_with_vga/pin_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[9]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[10]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[11]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[12]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[13]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[14]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[15]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[16]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[17]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[18]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[19]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[20]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[21]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[22]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[23]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[24]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[25]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[26]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[27]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[28]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[29]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[30]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_2_m_axis_tdata[31]'. [F:/image_filter_with_vga/pin_constraints.xdc:148]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:148]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[9]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[10]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[11]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[12]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[13]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[14]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[15]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[16]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[17]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[18]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[19]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[20]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[21]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[22]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[23]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[24]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[25]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[26]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[27]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[28]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[29]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[30]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tdata[31]'. [F:/image_filter_with_vga/pin_constraints.xdc:149]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:149]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[9]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[10]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[11]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[12]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[13]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[14]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[15]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[16]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[17]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[18]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[19]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[20]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[21]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[22]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/pixel_out[23]'. [F:/image_filter_with_vga/pin_constraints.xdc:150]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:150]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axis_data_fifo_1_m_axis_tvalid'. [F:/image_filter_with_vga/pin_constraints.xdc:151]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:151]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/image_filter_0_tready'. [F:/image_filter_with_vga/pin_constraints.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:152]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:153]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/image_filter_top_0_tlast'. [F:/image_filter_with_vga/pin_constraints.xdc:155]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:155]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[0]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[1]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[2]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[3]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[4]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[5]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[6]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[7]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/axi_vdma_0_M_AXIS_MM2S_TDATA[8]'. [F:/image_filter_with_vga/pin_constraints.xdc:159]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/image_filter_with_vga/pin_constraints.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:159]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:160]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:161]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:162]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:163]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:164]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:165]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:166]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:167]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:168]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:169]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:170]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:171]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:172]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [F:/image_filter_with_vga/pin_constraints.xdc:173]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/image_filter_with_vga/pin_constraints.xdc:203]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/image_filter_with_vga/pin_constraints.xdc:307]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/image_filter_with_vga/pin_constraints.xdc:311]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/image_filter_with_vga/pin_constraints.xdc:323]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [F:/image_filter_with_vga/pin_constraints.xdc:331]
Finished Parsing XDC File [F:/image_filter_with_vga/pin_constraints.xdc]
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m04_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/m05_couplers/auto_ds/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: f:/image_filter_with_vga/image_filter_test_bench.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 378 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 255 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2405.605 ; gain = 92.883
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out3 ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/write_index[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/vc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[2]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[3]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[4]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[5]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[6]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[7]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[8]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/hc[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[0]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[1]} {design_1_i/image_filter_v2_0_0/inst/filter_inst/mst_exec_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/image_filter_v2_0_0_pixel_out[0]} {design_1_i/image_filter_v2_0_0_pixel_out[1]} {design_1_i/image_filter_v2_0_0_pixel_out[2]} {design_1_i/image_filter_v2_0_0_pixel_out[3]} {design_1_i/image_filter_v2_0_0_pixel_out[4]} {design_1_i/image_filter_v2_0_0_pixel_out[5]} {design_1_i/image_filter_v2_0_0_pixel_out[6]} {design_1_i/image_filter_v2_0_0_pixel_out[7]} {design_1_i/image_filter_v2_0_0_pixel_out[8]} {design_1_i/image_filter_v2_0_0_pixel_out[9]} {design_1_i/image_filter_v2_0_0_pixel_out[10]} {design_1_i/image_filter_v2_0_0_pixel_out[11]} {design_1_i/image_filter_v2_0_0_pixel_out[12]} {design_1_i/image_filter_v2_0_0_pixel_out[13]} {design_1_i/image_filter_v2_0_0_pixel_out[14]} {design_1_i/image_filter_v2_0_0_pixel_out[15]} {design_1_i/image_filter_v2_0_0_pixel_out[16]} {design_1_i/image_filter_v2_0_0_pixel_out[17]} {design_1_i/image_filter_v2_0_0_pixel_out[18]} {design_1_i/image_filter_v2_0_0_pixel_out[19]} {design_1_i/image_filter_v2_0_0_pixel_out[20]} {design_1_i/image_filter_v2_0_0_pixel_out[21]} {design_1_i/image_filter_v2_0_0_pixel_out[22]} {design_1_i/image_filter_v2_0_0_pixel_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_BRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWLEN[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[0]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[1]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[2]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[3]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[4]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[5]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[6]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[7]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[8]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[9]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[10]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[11]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[12]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[13]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[14]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[15]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[16]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[17]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[18]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[19]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[20]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[21]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[22]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[23]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[24]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[25]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[26]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[27]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[28]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[29]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[30]} {design_1_i/axi_vdma_1_M_AXI_S2MM_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[0]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[1]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[2]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[3]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[4]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[5]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[6]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[7]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[8]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[9]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[10]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[11]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[12]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[13]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[14]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[15]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[16]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[17]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[18]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[19]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[20]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[21]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[22]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[23]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[24]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[25]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[26]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[27]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[28]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[29]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[30]} {design_1_i/axi_vdma_0_m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axi_vdma_0_m_axis_mm2s_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axi_vdma_1_M_AXI_S2MM_WVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/axi_vdma_1_s_axis_s2mm_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/image_filter_top_0_fsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/image_filter_v2_0_0_m_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/image_filter_v2_0_0_pixel_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/image_filter_v2_0_0_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/m_axis_mm2s_tlast ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list design_1_i/axis_data_fifo_0_m_axis_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/vga640x480_0_fsync ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list design_1_i/vga640x480_0_tready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.491 . Memory (MB): peak = 2405.605 ; gain = 0.000
[Thu Mar 16 16:12:18 2017] Launched impl_1...
Run output will be captured here: F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2405.605 ; gain = 0.000
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace F:/image_filter_with_vga/image_filter_test_bench.sdk -hwspec F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/image_filter_with_vga/image_filter_test_bench.sdk -hwspec F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf

file copy -force F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf

file copy -force F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.sysdef F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/image_filter_with_vga/image_filter_test_bench.sdk -hwspec F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/image_filter_with_vga/image_filter_test_bench.sdk -hwspec F:/image_filter_with_vga/image_filter_test_bench.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645057A
set_property PROGRAM.FILE {F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {F:/image_filter_with_vga/image_filter_test_bench.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object u_ila_0_axi_vdma_1_M_AXI_S2MM_BVALID was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
WARNING: Simulation object design_1_i/axis_data_fifo_2_m_axis_tdata was not found in the design.
set_property CONTROL.TSM_FILE F:/vga_side_trigger_fsm.tsm [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property CONTROL.TSM_FILE F:/vga_side_trigger.tsm [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
set_property CONTROL.TSM_FILE {} [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645057A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645057A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292645057A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645057A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645057A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292645057A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645057A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645057A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292645057A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645057A
