V 000039 56 240 1265381966704 AND2HV15
(_unit AND2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265383545272 AND2HV33
(_unit AND2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381967735 AND2LV15
(_unit AND2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265383546459 AND2LV33
(_unit AND2LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381968626 AND2SV15
(_unit AND2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265383547619 AND2SV33
(_unit AND2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381969589 AND2V15
(_unit AND2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265384851365 AND2V15MC
(_unit AND2V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265383548822 AND2V33
(_unit AND2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381970667 AND2X3V15
(_unit AND2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265383550022 AND2X3V33
(_unit AND2X3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265381971562 AND3HV15
(_unit AND3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265383551349 AND3HV33
(_unit AND3HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265381972559 AND3LV15
(_unit AND3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265383552572 AND3LV33
(_unit AND3LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265381973501 AND3SV15
(_unit AND3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265383553787 AND3SV33
(_unit AND3SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381974512 AND3V15
(_unit AND3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265383555010 AND3V33
(_unit AND3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265381975511 AND4HV15
(_unit AND4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265383556183 AND4HV33
(_unit AND4HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265381976502 AND4LV15
(_unit AND4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265383557447 AND4LV33
(_unit AND4LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265381977558 AND4SV15
(_unit AND4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265383558650 AND4SV33
(_unit AND4SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381978528 AND4V15
(_unit AND4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265383559807 AND4V33
(_unit AND4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 462 1265381979501 AND5HV15
(_unit AND5HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000039 56 462 1265383561025 AND5HV33
(_unit AND5HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000039 56 462 1265381980407 AND5SV15
(_unit AND5SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000039 56 462 1265383562287 AND5SV33
(_unit AND5SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265381981297 AND5V15
(_unit AND5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265383563525 AND5V33
(_unit AND5V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265381982344 AO2111HV15
(_unit AO2111HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265383564744 AO2111HV33
(_unit AO2111HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265381983262 AO2111LV15
(_unit AO2111LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265383565947 AO2111LV33
(_unit AO2111LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265381984205 AO2111SV15
(_unit AO2111SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265383567135 AO2111SV33
(_unit AO2111SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 465 1265381985167 AO2111V15
(_unit AO2111V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 465 1265383568541 AO2111V33
(_unit AO2111V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381986157 AO211HV15
(_unit AO211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265383569772 AO211HV33
(_unit AO211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381987064 AO211LV15
(_unit AO211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265383571084 AO211LV33
(_unit AO211LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381988079 AO211SV15
(_unit AO211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265383572385 AO211SV33
(_unit AO211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 390 1265381989063 AO211V15
(_unit AO211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 390 1265383573679 AO211V33
(_unit AO211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381989955 AO21HV15
(_unit AO21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265383574882 AO21HV33
(_unit AO21HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381990861 AO21LV15
(_unit AO21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265383576135 AO21LV33
(_unit AO21LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381991840 AO21SV15
(_unit AO21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265383577321 AO21SV33
(_unit AO21SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 315 1265381992809 AO21V15
(_unit AO21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 315 1265383578507 AO21V33
(_unit AO21V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265381993839 AO2211HV15
(_unit AO2211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265383579744 AO2211HV33
(_unit AO2211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265381994794 AO2211LV15
(_unit AO2211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265383580943 AO2211LV33
(_unit AO2211LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265381995731 AO2211SV15
(_unit AO2211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265383582213 AO2211SV33
(_unit AO2211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 541 1265381996747 AO2211V15
(_unit AO2211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 541 1265383583521 AO2211V33
(_unit AO2211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381997731 AO221HV15
(_unit AO221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383584979 AO221HV33
(_unit AO221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381998668 AO221LV15
(_unit AO221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383586194 AO221LV33
(_unit AO221LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381999657 AO221SV15
(_unit AO221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383587459 AO221SV33
(_unit AO221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382000658 AO221V15
(_unit AO221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265383588619 AO221V33
(_unit AO221V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382001637 AO2221HV15
(_unit AO2221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265383589792 AO2221HV33
(_unit AO2221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382002642 AO2221LV15
(_unit AO2221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265383591025 AO2221LV33
(_unit AO2221LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382003533 AO2221SV15
(_unit AO2221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265383592260 AO2221SV33
(_unit AO2221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382004544 AO2221V15
(_unit AO2221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265383593479 AO2221V33
(_unit AO2221V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382005455 AO2222HV15
(_unit AO2222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265383594693 AO2222HV33
(_unit AO2222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382006403 AO2222LV15
(_unit AO2222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265383595886 AO2222LV33
(_unit AO2222LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382007376 AO2222SV15
(_unit AO2222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265383597178 AO2222SV33
(_unit AO2222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382008278 AO2222V15
(_unit AO2222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383598510 AO2222V33
(_unit AO2222V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382009183 AO222HV15
(_unit AO222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383599760 AO222HV33
(_unit AO222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382010137 AO222LV15
(_unit AO222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383600932 AO222LV33
(_unit AO222LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382011095 AO222SV15
(_unit AO222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383602148 AO222SV33
(_unit AO222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382012017 AO222V15
(_unit AO222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383603385 AO222V33
(_unit AO222V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382012924 AO22HV15
(_unit AO22HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265383604635 AO22HV33
(_unit AO22HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382013887 AO22LV15
(_unit AO22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265383605882 AO22LV33
(_unit AO22LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382014793 AO22SV15
(_unit AO22SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265383607116 AO22SV33
(_unit AO22SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 391 1265382015752 AO22V15
(_unit AO22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 391 1265383608321 AO22V33
(_unit AO22V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382016752 AO311HV15
(_unit AO311HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265383609479 AO311HV33
(_unit AO311HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382017752 AO311LV15
(_unit AO311LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265383610683 AO311LV33
(_unit AO311LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382018840 AO311SV15
(_unit AO311SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265383611932 AO311SV33
(_unit AO311SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 465 1265382019746 AO311V15
(_unit AO311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 465 1265383613119 AO311V33
(_unit AO311V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382020656 AO31HV15
(_unit AO31HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265383614307 AO31HV33
(_unit AO31HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382021562 AO31LV15
(_unit AO31LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265383615495 AO31LV33
(_unit AO31LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382022466 AO31SV15
(_unit AO31SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265383616663 AO31SV33
(_unit AO31SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 390 1265382023376 AO31V15
(_unit AO31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 390 1265383617850 AO31V33
(_unit AO31V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382024341 AO321HV15
(_unit AO321HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265383619085 AO321HV33
(_unit AO321HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382025282 AO321LV15
(_unit AO321LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265383620261 AO321LV33
(_unit AO321LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382026216 AO321SV15
(_unit AO321SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265383621494 AO321SV33
(_unit AO321SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 541 1265382027189 AO321V15
(_unit AO321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 541 1265383622709 AO321V33
(_unit AO321V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382028137 AO322HV15
(_unit AO322HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383623916 AO322HV33
(_unit AO322HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382029126 AO322LV15
(_unit AO322LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383625101 AO322LV33
(_unit AO322LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382030121 AO322SV15
(_unit AO322SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383626402 AO322SV33
(_unit AO322SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265382031002 AO322V15
(_unit AO322V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265383627631 AO322V33
(_unit AO322V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382032058 AO32HV15
(_unit AO32HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265383628820 AO32HV33
(_unit AO32HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382033063 AO32LV15
(_unit AO32LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265383630023 AO32LV33
(_unit AO32LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382034091 AO32SV15
(_unit AO32SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265383631198 AO32SV33
(_unit AO32SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 466 1265382035079 AO32V15
(_unit AO32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 466 1265383632448 AO32V33
(_unit AO32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382036059 AO331HV15
(_unit AO331HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265383633620 AO331HV33
(_unit AO331HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382037027 AO331LV15
(_unit AO331LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265383634932 AO331LV33
(_unit AO331LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382037954 AO331SV15
(_unit AO331SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265383636148 AO331SV33
(_unit AO331SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 616 1265382038861 AO331V15
(_unit AO331V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 616 1265383637448 AO331V33
(_unit AO331V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382039798 AO332HV15
(_unit AO332HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383638698 AO332HV33
(_unit AO332HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382040798 AO332LV15
(_unit AO332LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383639916 AO332LV33
(_unit AO332LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382041824 AO332SV15
(_unit AO332SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383641099 AO332SV33
(_unit AO332SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382042907 AO332V15
(_unit AO332V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265383642385 AO332V33
(_unit AO332V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382043966 AO333HV15
(_unit AO333HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265383643698 AO333HV33
(_unit AO333HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382044907 AO333LV15
(_unit AO333LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265383644931 AO333LV33
(_unit AO333LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382045825 AO333SV15
(_unit AO333SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265383646242 AO333SV33
(_unit AO333SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000039 56 767 1265382046824 AO333V15
(_unit AO333V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000039 56 767 1265383647460 AO333V33
(_unit AO333V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382047824 AO33HV15
(_unit AO33HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383648742 AO33HV33
(_unit AO33HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382048856 AO33SV15
(_unit AO33SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383649944 AO33SV33
(_unit AO33SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265382049777 AO33V15
(_unit AO33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265383651151 AO33V33
(_unit AO33V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382050778 AO41HV15
(_unit AO41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265383652381 AO41HV33
(_unit AO41HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382051747 AO41LV15
(_unit AO41LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265383653573 AO41LV33
(_unit AO41LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382052643 AO41SV15
(_unit AO41SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265383654820 AO41SV33
(_unit AO41SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 465 1265382053736 AO41V15
(_unit AO41V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 465 1265383656114 AO41V33
(_unit AO41V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382054689 AO42HV15
(_unit AO42HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383657304 AO42HV33
(_unit AO42HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382055658 AO42LV15
(_unit AO42LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383658605 AO42LV33
(_unit AO42LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382056578 AO42SV15
(_unit AO42SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383659897 AO42SV33
(_unit AO42SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265382057468 AO42V15
(_unit AO42V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265383661210 AO42V33
(_unit AO42V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265382058527 AO43HV15
(_unit AO43HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265383662506 AO43HV33
(_unit AO43HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265382059500 AO43SV15
(_unit AO43SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265383663741 AO43SV33
(_unit AO43SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000038 56 616 1265382060497 AO43V15
(_unit AO43V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000038 56 616 1265383664960 AO43V33
(_unit AO43V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382061438 AO44HV15
(_unit AO44HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265383666183 AO44HV33
(_unit AO44HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382062449 AO44LV15
(_unit AO44LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265383667506 AO44LV33
(_unit AO44LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382063435 AO44SV15
(_unit AO44SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265383668651 AO44SV33
(_unit AO44SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000038 56 691 1265382064408 AO44V15
(_unit AO44V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000038 56 691 1265383669898 AO44V33
(_unit AO44V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265382065454 AOI2111BV15
(_unit AOI2111BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265383671073 AOI2111BV33
(_unit AOI2111BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265382066480 AOI2111HV15
(_unit AOI2111HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265383672306 AOI2111HV33
(_unit AOI2111HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265382067480 AOI2111SV15
(_unit AOI2111SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265383673511 AOI2111SV33
(_unit AOI2111SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265382068496 AOI211BV15
(_unit AOI211BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265383674777 AOI211BV33
(_unit AOI211BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265382069485 AOI211HV15
(_unit AOI211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265383676135 AOI211HV33
(_unit AOI211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265382070481 AOI211SV15
(_unit AOI211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265383677370 AOI211SV33
(_unit AOI211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265382071531 AOI211V15
(_unit AOI211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265383678652 AOI211V33
(_unit AOI211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382072496 AOI21BV15
(_unit AOI21BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265383679948 AOI21BV33
(_unit AOI21BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382073591 AOI21FV15
(_unit AOI21FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265383681152 AOI21FV33
(_unit AOI21FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382074595 AOI21HV15
(_unit AOI21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265383682432 AOI21HV33
(_unit AOI21HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382075732 AOI21LV15
(_unit AOI21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265383683678 AOI21LV33
(_unit AOI21LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382076720 AOI21SV15
(_unit AOI21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265383685089 AOI21SV33
(_unit AOI21SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265382077719 AOI21V15
(_unit AOI21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 318 1265384850655 AOI21V15MC
(_unit AOI21V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265383686276 AOI21V33
(_unit AOI21V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265382078746 AOI2211BV15
(_unit AOI2211BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265383687495 AOI2211BV33
(_unit AOI2211BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265382079704 AOI2211HV15
(_unit AOI2211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265383688679 AOI2211HV33
(_unit AOI2211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265382080622 AOI2211SV15
(_unit AOI2211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265383689913 AOI2211SV33
(_unit AOI2211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265382081578 AOI221BV15
(_unit AOI221BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265383691133 AOI221BV33
(_unit AOI221BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265382082531 AOI221HV15
(_unit AOI221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265383692229 AOI221HV33
(_unit AOI221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265382083372 AOI221SV15
(_unit AOI221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265383693511 AOI221SV33
(_unit AOI221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382084376 AOI221V15
(_unit AOI221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383694901 AOI221V33
(_unit AOI221V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265382085345 AOI2221BV15
(_unit AOI2221BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265383696133 AOI2221BV33
(_unit AOI2221BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265382086189 AOI2221HV15
(_unit AOI2221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265383697381 AOI2221HV33
(_unit AOI2221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265382087189 AOI2221SV15
(_unit AOI2221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265383698637 AOI2221SV33
(_unit AOI2221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265382088216 AOI2222BV15
(_unit AOI2222BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265383699886 AOI2222BV33
(_unit AOI2222BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265382089204 AOI2222HV15
(_unit AOI2222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265383701198 AOI2222HV33
(_unit AOI2222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265382090247 AOI2222SV15
(_unit AOI2222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265383702448 AOI2222SV33
(_unit AOI2222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265382091216 AOI222BV15
(_unit AOI222BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265383703773 AOI222BV33
(_unit AOI222BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265382092325 AOI222HV15
(_unit AOI222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265383704964 AOI222HV33
(_unit AOI222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265382093328 AOI222SV15
(_unit AOI222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265383706261 AOI222SV33
(_unit AOI222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382094298 AOI222V15
(_unit AOI222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383707647 AOI222V33
(_unit AOI222V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382095309 AOI22BV15
(_unit AOI22BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265383709011 AOI22BV33
(_unit AOI22BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382096231 AOI22FV15
(_unit AOI22FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265383710229 AOI22FV33
(_unit AOI22FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382097340 AOI22HV15
(_unit AOI22HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265383711434 AOI22HV33
(_unit AOI22HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382098340 AOI22LV15
(_unit AOI22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265383712698 AOI22LV33
(_unit AOI22LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382099261 AOI22SV15
(_unit AOI22SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265383713933 AOI22SV33
(_unit AOI22SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382100266 AOI22V15
(_unit AOI22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265383715137 AOI22V33
(_unit AOI22V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265382101233 AOI2R2HV15
(_unit AOI2R2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265383716386 AOI2R2HV33
(_unit AOI2R2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265382102266 AOI2R2SV15
(_unit AOI2R2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265383717601 AOI2R2SV33
(_unit AOI2R2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382103251 AOI2R2V15
(_unit AOI2R2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265383718884 AOI2R2V33
(_unit AOI2R2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265382104154 AOI311BV15
(_unit AOI311BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265383720117 AOI311BV33
(_unit AOI311BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265382105158 AOI311HV15
(_unit AOI311HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265383721387 AOI311HV33
(_unit AOI311HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265382106065 AOI311SV15
(_unit AOI311SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265383722647 AOI311SV33
(_unit AOI311SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382107013 AOI311V15
(_unit AOI311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265383724058 AOI311V33
(_unit AOI311V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265382108000 AOI31BV15
(_unit AOI31BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265383725413 AOI31BV33
(_unit AOI31BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265382109000 AOI31HV15
(_unit AOI31HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265383726651 AOI31HV33
(_unit AOI31HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265382109986 AOI31SV15
(_unit AOI31SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265383727808 AOI31SV33
(_unit AOI31SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382110892 AOI31V15
(_unit AOI31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265383729059 AOI31V33
(_unit AOI31V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265382111799 AOI321BV15
(_unit AOI321BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265383730273 AOI321BV33
(_unit AOI321BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265382112716 AOI321HV15
(_unit AOI321HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265383731558 AOI321HV33
(_unit AOI321HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265382113793 AOI321SV15
(_unit AOI321SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265383732819 AOI321SV33
(_unit AOI321SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382114715 AOI321V15
(_unit AOI321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265383734073 AOI321V33
(_unit AOI321V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265382115684 AOI322BV15
(_unit AOI322BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265383735352 AOI322BV33
(_unit AOI322BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265382116721 AOI322HV15
(_unit AOI322HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265383736601 AOI322HV33
(_unit AOI322HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265382117672 AOI322SV15
(_unit AOI322SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265383737835 AOI322SV33
(_unit AOI322SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382118579 AOI322V15
(_unit AOI322V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383739120 AOI322V33
(_unit AOI322V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265382119654 AOI32BV15
(_unit AOI32BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265383740339 AOI32BV33
(_unit AOI32BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265382120547 AOI32HV15
(_unit AOI32HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265383741742 AOI32HV33
(_unit AOI32HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265382121469 AOI32SV15
(_unit AOI32SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265383743180 AOI32SV33
(_unit AOI32SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382122559 AOI32V15
(_unit AOI32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265383744558 AOI32V33
(_unit AOI32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382123516 AOI331BV15
(_unit AOI331BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265383745945 AOI331BV33
(_unit AOI331BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382124513 AOI331HV15
(_unit AOI331HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265383747195 AOI331HV33
(_unit AOI331HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382125481 AOI331SV15
(_unit AOI331SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265383748476 AOI331SV33
(_unit AOI331SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382126388 AOI331V15
(_unit AOI331V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265383749866 AOI331V33
(_unit AOI331V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382127340 AOI332BV15
(_unit AOI332BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265383751012 AOI332BV33
(_unit AOI332BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382128326 AOI332HV15
(_unit AOI332HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265383752257 AOI332HV33
(_unit AOI332HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382129326 AOI332SV15
(_unit AOI332SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265383753569 AOI332SV33
(_unit AOI332SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382130345 AOI332V15
(_unit AOI332V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383754819 AOI332V33
(_unit AOI332V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265382131373 AOI333BV15
(_unit AOI333BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265383756086 AOI333BV33
(_unit AOI333BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265382132361 AOI333HV15
(_unit AOI333HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265383757355 AOI333HV33
(_unit AOI333HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265382133372 AOI333SV15
(_unit AOI333SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265383758632 AOI333SV33
(_unit AOI333SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382134466 AOI333V15
(_unit AOI333V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265383760007 AOI333V33
(_unit AOI333V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382135637 AOI33BV15
(_unit AOI33BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383761227 AOI33BV33
(_unit AOI33BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382136605 AOI33HV15
(_unit AOI33HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383762636 AOI33HV33
(_unit AOI33HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382137548 AOI33SV15
(_unit AOI33SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383763809 AOI33SV33
(_unit AOI33SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382138658 AOI33V15
(_unit AOI33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265383765073 AOI33V33
(_unit AOI33V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382139576 AOI41BV15
(_unit AOI41BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383766231 AOI41BV33
(_unit AOI41BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382140580 AOI41HV15
(_unit AOI41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383767616 AOI41HV33
(_unit AOI41HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382141611 AOI41SV15
(_unit AOI41SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265383768914 AOI41SV33
(_unit AOI41SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382142622 AOI42BV15
(_unit AOI42BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383770214 AOI42BV33
(_unit AOI42BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382143626 AOI42HV15
(_unit AOI42HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383771495 AOI42HV33
(_unit AOI42HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382144653 AOI42SV15
(_unit AOI42SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265383772683 AOI42SV33
(_unit AOI42SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382145643 AOI43BV15
(_unit AOI43BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383774245 AOI43BV33
(_unit AOI43BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382146752 AOI43HV15
(_unit AOI43HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383775527 AOI43HV33
(_unit AOI43HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382147753 AOI43SV15
(_unit AOI43SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265383777039 AOI43SV33
(_unit AOI43SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265382148763 AOI43V15
(_unit AOI43V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265383778386 AOI43V33
(_unit AOI43V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382149736 AOI44BV15
(_unit AOI44BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383779714 AOI44BV33
(_unit AOI44BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382150752 AOI44HV15
(_unit AOI44HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383780949 AOI44HV33
(_unit AOI44HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382151778 AOI44SV15
(_unit AOI44SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265383782196 AOI44SV33
(_unit AOI44SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000042 56 253 1265384637622 ASGEN2HV33C
(_unit ASGEN2HV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port NREF in )
			(_port REF1 out )
		)
		(_modpath parallel negative 0 29
			(_port EN in )
			(_port REF1 out )
		)
	)
)
V 000042 56 570 1265384639404 ASGEN3NIV33
(_unit ASGEN3NIV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 34
			(_port REF1 in )
			(_port EN12 out )
		)
		(_modpath parallel negative 0 35
			(_port PD in )
			(_port EN12 out )
		)
		(_modpath parallel positive 0 36
			(_port EN in )
			(_port EN12 out )
		)
		(_modpath parallel positive 0 37
			(_port REF1 in )
			(_port EN12B out )
		)
		(_modpath parallel positive 0 38
			(_port PD in )
			(_port EN12B out )
		)
		(_modpath parallel negative 0 39
			(_port EN in )
			(_port EN12B out )
		)
	)
)
V 000038 56 182 1265382809959 ATDCV15
(_unit ATDCV15
	(_specify
		(_modpath parallel positive 0 20
			(_port D in )
			(_port XRBL out )
		)
		(_modpath parallel positive 0 21
			(_port D in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384640751 BA02Z10FV33C
(_unit BA02Z10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384642155 BA02Z16FV33C
(_unit BA02Z16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384643545 BA02Z24FV33C
(_unit BA02Z24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384645048 BA02Z6FV33C
(_unit BA02Z6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384646343 BAOZ10FV33C
(_unit BAOZ10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384647673 BAOZ16FV33C
(_unit BAOZ16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384649060 BAOZ24FV33C
(_unit BAOZ24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384650639 BAOZ6FV33C
(_unit BAOZ6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384652173 BC02Z32TV33C
(_unit BC02Z32TV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384653548 BC02Z50FV33C
(_unit BC02Z50FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384654873 BC02Z50TV33C
(_unit BC02Z50TV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384656267 BC02ZCTV33C
(_unit BC02ZCTV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384657685 BCOZ32TV33C
(_unit BCOZ32TV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384659170 BCOZ50FV33C
(_unit BCOZ50FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384660454 BCOZ50TV33C
(_unit BCOZ50TV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384661763 BCOZCTV33C
(_unit BCOZCTV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384664407 BFIN01GV33C
(_unit BFIN01GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384665673 BFIN02GV33C
(_unit BFIN02GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384666970 BFIN06GV33C
(_unit BFIN06GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384668376 BFIN10GV33C
(_unit BFIN10GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384669686 BFIN15GV33C
(_unit BFIN15GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 170 1265384671017 BFIST02GV33C
(_unit BFIST02GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384672564 BFN2P10GV33C
(_unit BFN2P10GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384674138 BFN2P2GV33C
(_unit BFN2P2GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384675486 BFN2P4GV33C
(_unit BFN2P4GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384677013 BFN2P6GV33C
(_unit BFN2P6GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384678498 BFN6P10GV33C
(_unit BFN6P10GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384679794 BFN6P14GV33C
(_unit BFN6P14GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384681186 BFN6P2GV33C
(_unit BFN6P2GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384682544 BFN6P4GV33C
(_unit BFN6P4GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384683967 BFN6P6GV33C
(_unit BFN6P6GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384685376 BFOZ10GV33C
(_unit BFOZ10GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 28
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384686861 BFOZ14GV33C
(_unit BFOZ14GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 28
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384688267 BFOZ2GV33C
(_unit BFOZ2GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 28
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384689794 BFOZ4GV33C
(_unit BFOZ4GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 28
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384691264 BFOZ6GV33C
(_unit BFOZ6GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 28
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384692767 BFS2P10GV33C
(_unit BFS2P10GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384694189 BFS2P2GV33C
(_unit BFS2P2GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384695611 BFS2P4GV33C
(_unit BFS2P4GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384697030 BFS2P6GV33C
(_unit BFS2P6GV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 34
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 35
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000041 56 244 1265384698408 BGI03HV33C
(_unit BGI03HV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port LPN in )
			(_port Z out )
		)
	)
)
V 000042 56 319 1265384699857 BGID03HV33C
(_unit BGID03HV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port LPN in )
			(_port Z out )
		)
	)
)
V 000042 56 399 1265384701204 BGN3A3HV33C
(_unit BGN3A3HV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port LPN in )
			(_port Z out )
		)
	)
)
V 000042 56 399 1265384702626 BGN3A4HV33C
(_unit BGN3A4HV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 37
			(_port PAD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_port LPN in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383431959 BH01P10AV15C
(_unit BH01P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384497887 BH01P10FV33C
(_unit BH01P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383433150 BH01P16AV15C
(_unit BH01P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384499230 BH01P16FV33C
(_unit BH01P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384500621 BH01P24FV33C
(_unit BH01P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383434338 BH01P6AV15C
(_unit BH01P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384502031 BH01P6FV33C
(_unit BH01P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383435571 BH01Q10AV15C
(_unit BH01Q10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384503450 BH01Q10FV33C
(_unit BH01Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383436897 BH01Q16AV15C
(_unit BH01Q16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384504887 BH01Q16FV33C
(_unit BH01Q16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384506250 BH01Q24FV33C
(_unit BH01Q24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265383438150 BH01Q6AV15C
(_unit BH01Q6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265384507625 BH01Q6FV33C
(_unit BH01Q6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383439353 BH10P10AV15C
(_unit BH10P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384508981 BH10P10FV33C
(_unit BH10P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384510387 BH10P24FV33C
(_unit BH10P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383440709 BH10P4AV15C
(_unit BH10P4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384511766 BH10P4FV33C
(_unit BH10P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383441975 BH10Q10AV15C
(_unit BH10Q10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384513125 BH10Q10FV33C
(_unit BH10Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384514513 BH10Q24FV33C
(_unit BH10Q24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265383443193 BH10Q4AV15C
(_unit BH10Q4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265384515918 BH10Q4FV33C
(_unit BH10Q4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383444400 BH15P16AV15C
(_unit BH15P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384517406 BH15P16FV33C
(_unit BH15P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383445618 BH15P2AV15C
(_unit BH15P2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384518828 BH15P2FV33C
(_unit BH15P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383446806 BH15P6AV15C
(_unit BH15P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384520297 BH15P6FV33C
(_unit BH15P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383448071 BH15Q16AV15C
(_unit BH15Q16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384521699 BH15Q16FV33C
(_unit BH15Q16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265383449212 BH15Q2AV15C
(_unit BH15Q2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265384523138 BH15Q2FV33C
(_unit BH15Q2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265383450459 BH15Q6AV15C
(_unit BH15Q6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 247 1265384524469 BH15Q6FV33C
(_unit BH15Q6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384704095 BIB03FV33C
(_unit BIB03FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port N in )
			(_port Z out )
		)
	)
)
V 000042 56 318 1265384705454 BIEDZ1FV33C
(_unit BIEDZ1FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 34
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel negative 0 36
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 318 1265384706827 BIEDZ2VV33C
(_unit BIEDZ2VV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 34
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel negative 0 36
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 244 1265384708220 BIESZ2VV33C
(_unit BIESZ2VV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383451646 BIH01AV15C
(_unit BIH01AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384525813 BIH01FV33C
(_unit BIH01FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383452849 BIH10AV15C
(_unit BIH10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384527172 BIH10FV33C
(_unit BIH10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383454165 BIH15AV15C
(_unit BIH15AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384528527 BIH15FV33C
(_unit BIH15FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383455475 BIM01AV15C
(_unit BIM01AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384529891 BIM01FV33C
(_unit BIM01FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383456758 BIM02AV15C
(_unit BIM02AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384531266 BIM02FV33C
(_unit BIM02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383458025 BIM05AV15C
(_unit BIM05AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384533059 BIM05FV33C
(_unit BIM05FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383459287 BIM10AV15C
(_unit BIM10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384534422 BIM10FV33C
(_unit BIM10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383460510 BIM15AV15C
(_unit BIM15AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384535703 BIM15FV33C
(_unit BIM15FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383461728 BIN01AV15C
(_unit BIN01AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384537032 BIN01FV33C
(_unit BIN01FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383462931 BIN02AV15C
(_unit BIN02AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384538371 BIN02FV33C
(_unit BIN02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383464131 BIN06AV15C
(_unit BIN06AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384539828 BIN06FV33C
(_unit BIN06FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383465353 BIN10AV15C
(_unit BIN10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384541168 BIN10FV33C
(_unit BIN10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383466603 BIN15AV15C
(_unit BIN15AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384542497 BIN15FV33C
(_unit BIN15FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383467759 BIP02AV15C
(_unit BIP02AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384543919 BIP02FV33C
(_unit BIP02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 170 1265384711076 BISCN02FV33C
(_unit BISCN02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 170 1265384712470 BISTN02FV33C
(_unit BISTN02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383469025 BM01P16AV15C
(_unit BM01P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383470287 BM01P6AV15C
(_unit BM01P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383471600 BM02P16AV15C
(_unit BM02P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383472880 BM02P4AV15C
(_unit BM02P4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383474083 BM05P10AV15C
(_unit BM05P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383475290 BM05P6AV15C
(_unit BM05P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383476569 BM10P10AV15C
(_unit BM10P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383477728 BM10P4AV15C
(_unit BM10P4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383478962 BM15P2AV15C
(_unit BM15P2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383480178 BM15P6AV15C
(_unit BM15P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383481416 BN01P10AV15C
(_unit BN01P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384545360 BN01P10FV33C
(_unit BN01P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384546703 BN01P24FV33C
(_unit BN01P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383482634 BN01P4AV15C
(_unit BN01P4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384548122 BN01P4FV33C
(_unit BN01P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383483806 BN02P10AV15C
(_unit BN02P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384549465 BN02P10FV33C
(_unit BN02P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383485134 BN02P16AV15C
(_unit BN02P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384550813 BN02P16FV33C
(_unit BN02P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384552232 BN02P24FV33C
(_unit BN02P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383486412 BN02P6AV15C
(_unit BN02P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384553625 BN02P6FV33C
(_unit BN02P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383487599 BN06P16AV15C
(_unit BN06P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384555032 BN06P16FV33C
(_unit BN06P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384556344 BN06P24FV33C
(_unit BN06P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383488759 BN06P2AV15C
(_unit BN06P2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384557653 BN06P2FV33C
(_unit BN06P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383489994 BN06P6AV15C
(_unit BN06P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384559188 BN06P6FV33C
(_unit BN06P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383491162 BN10P10AV15C
(_unit BN10P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384560610 BN10P10FV33C
(_unit BN10P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384561982 BN10P24FV33C
(_unit BN10P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383492462 BN10P4AV15C
(_unit BN10P4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384563360 BN10P4FV33C
(_unit BN10P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383493603 BN15P16AV15C
(_unit BN15P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384564672 BN15P16FV33C
(_unit BN15P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383494791 BN15P2AV15C
(_unit BN15P2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384566121 BN15P2FV33C
(_unit BN15P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265383495979 BN15P6AV15C
(_unit BN15P6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384567500 BN15P6FV33C
(_unit BN15P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384713783 BOBZ03FV33C
(_unit BOBZ03FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383497228 BOC10AV15C
(_unit BOC10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384568813 BOC10FV33C
(_unit BOC10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383498521 BOC16AV15C
(_unit BOC16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384570172 BOC16FV33C
(_unit BOC16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384571657 BOC24FV33C
(_unit BOC24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383499728 BOC2AV15C
(_unit BOC2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384573154 BOC2FV33C
(_unit BOC2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383500947 BOC4AV15C
(_unit BOC4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384574360 BOC4FV33C
(_unit BOC4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383502288 BOC6AV15C
(_unit BOC6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384575716 BOC6FV33C
(_unit BOC6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 244 1265384715158 BOED2AVV33C
(_unit BOED2AVV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 30
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port A in )
			(_port ZN out )
		)
	)
)
V 000042 56 169 1265384716560 BOES2AVV33C
(_unit BOES2AVV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383503509 BON10AV15C
(_unit BON10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384577107 BON10FV33C
(_unit BON10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383504697 BON16AV15C
(_unit BON16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384578560 BON16FV33C
(_unit BON16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384579891 BON24FV33C
(_unit BON24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383505869 BON2AV15C
(_unit BON2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384581204 BON2FV33C
(_unit BON2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383507208 BON4AV15C
(_unit BON4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384582575 BON4FV33C
(_unit BON4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383508447 BON6AV15C
(_unit BON6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384583907 BON6FV33C
(_unit BON6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265383509650 BOZ10AV15C
(_unit BOZ10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384585376 BOZ10FV33C
(_unit BOZ10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265383510802 BOZ16AV15C
(_unit BOZ16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384586704 BOZ16FV33C
(_unit BOZ16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384588106 BOZ24FV33C
(_unit BOZ24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265383512025 BOZ2AV15C
(_unit BOZ2AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265384589485 BOZ2FV33C
(_unit BOZ2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265383513337 BOZ4AV15C
(_unit BOZ4AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265384590904 BOZ4FV33C
(_unit BOZ4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265383514525 BOZ6AV15C
(_unit BOZ6AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265384592251 BOZ6FV33C
(_unit BOZ6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384717908 BQIN02FV33C
(_unit BQIN02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384719295 BQIN06FV33C
(_unit BQIN06FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 170 1265384720767 BQIST02FV33C
(_unit BQIST02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384722076 BQN2P10FV33C
(_unit BQN2P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384723608 BQN2P2FV33C
(_unit BQN2P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384725014 BQN2P4FV33C
(_unit BQN2P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384726377 BQN2P6FV33C
(_unit BQN2P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384727783 BQN2Q10FV33C
(_unit BQN2Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384729236 BQN2Q24FV33C
(_unit BQN2Q24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384730611 BQN6P10FV33C
(_unit BQN6P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384732045 BQN6P2FV33C
(_unit BQN6P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384733592 BQN6P4FV33C
(_unit BQN6P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384734967 BQN6P6FV33C
(_unit BQN6P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384736314 BQN6Q10FV33C
(_unit BQN6Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384737779 BQOC10FV33C
(_unit BQOC10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384739158 BQOZ10FV33C
(_unit BQOZ10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 27
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384740609 BQOZ2FV33C
(_unit BQOZ2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 27
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384741970 BQOZ4FV33C
(_unit BQOZ4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 27
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384743408 BQOZ6FV33C
(_unit BQOZ6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 27
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384744767 BQS2P10FV33C
(_unit BQS2P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384746220 BQS2P2FV33C
(_unit BQS2P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384747642 BQS2P4FV33C
(_unit BQS2P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384749030 BQS2P6FV33C
(_unit BQS2P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000041 56 966 1265382152873 BS1S3AQV15
(_unit BS1S3AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port SO out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port SI in )
			(_port SO out )
		)
		(_modpath parallel unknown 0 55
			(_code  3 SI)
			(_port SE in )
			(_port SO out )
		)
		(_modpath parallel unknown 0 56
			(_code  4 NT*SI)
			(_port SE in )
			(_port SO out )
		)
	)
)
V 000041 56 966 1265383783491 BS1S3AQV33
(_unit BS1S3AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port SO out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port SI in )
			(_port SO out )
		)
		(_modpath parallel unknown 0 55
			(_code  3 SI)
			(_port SE in )
			(_port SO out )
		)
		(_modpath parallel unknown 0 56
			(_code  4 NT*SI)
			(_port SE in )
			(_port SO out )
		)
	)
)
V 000043 56 324 1265384750674 BSB2P10FV33C
(_unit BSB2P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 31
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384752014 BSB6P10FV33C
(_unit BSB6P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 31
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384753342 BSIN01FV33C
(_unit BSIN01FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384754732 BSIN02FV33C
(_unit BSIN02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384756127 BSIN06FV33C
(_unit BSIN06FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384757439 BSIN10FV33C
(_unit BSIN10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384758779 BSIN15FV33C
(_unit BSIN15FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 170 1265384760220 BSIST02FV33C
(_unit BSIST02FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384761607 BSN2P10FV33C
(_unit BSN2P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384762983 BSN2P2FV33C
(_unit BSN2P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384764345 BSN2P4FV33C
(_unit BSN2P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384765811 BSN2P6FV33C
(_unit BSN2P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384767248 BSN2Q10FV33C
(_unit BSN2Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384768639 BSN6P10FV33C
(_unit BSN6P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384770185 BSN6P2FV33C
(_unit BSN6P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384771702 BSN6P4FV33C
(_unit BSN6P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384773186 BSN6P6FV33C
(_unit BSN6P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384774642 BSN6Q10FV33C
(_unit BSN6Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384776108 BSOB10FV33C
(_unit BSOB10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 27
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 169 1265384777389 BSOC10FV33C
(_unit BSOC10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 243 1265384778799 BSOZ10FV33C
(_unit BSOZ10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384780205 BSOZ2FV33C
(_unit BSOZ2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384781623 BSOZ4FV33C
(_unit BSOZ4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384783096 BSOZ6FV33C
(_unit BSOZ6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384784439 BSS2P10FV33C
(_unit BSS2P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384785889 BSS2P2FV33C
(_unit BSS2P2FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384787283 BSS2P4FV33C
(_unit BSS2P4FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384788658 BSS2P6FV33C
(_unit BSS2P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 2061 1265384790093 BUSB5AUV33C
(_unit BUSB5AUV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 53
			(_port SUSPND in )
			(_port RCV out )
		)
		(_modpath parallel positive 0 54
			(_port DP in )
			(_port RCV out )
		)
		(_modpath parallel positive 0 55
			(_port DP in )
			(_port VP out )
		)
		(_modpath parallel negative 0 56
			(_port DM in )
			(_port RCV out )
		)
		(_modpath parallel positive 0 57
			(_port DM in )
			(_port VM out )
		)
		(_modpath parallel positive 0 59
			(_code  1 NT*SPEED)
			(_port A in )
			(_port DP out )
		)
		(_modpath parallel negative 0 61
			(_code  2 NT*SPEED)
			(_port A in )
			(_port DM out )
		)
		(_modpath parallel negative 0 63
			(_code  3 NT*SPEED)
			(_port SE0 in )
			(_port DP out )
		)
		(_modpath parallel negative 0 65
			(_code  4 NT*SPEED)
			(_port SE0 in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 67
			(_code  5 NT*SPEED)
			(_port SUSPND in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 69
			(_code  6 NT*SPEED)
			(_port SUSPND in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 71
			(_code  7 NT*SPEED)
			(_port OEN in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 73
			(_code  8 NT*SPEED)
			(_port OEN in )
			(_port DM out )
		)
		(_modpath parallel positive 0 75
			(_code  9 SPEED)
			(_port A in )
			(_port DP out )
		)
		(_modpath parallel negative 0 77
			(_code  10 SPEED)
			(_port A in )
			(_port DM out )
		)
		(_modpath parallel negative 0 79
			(_code  11 SPEED)
			(_port SE0 in )
			(_port DP out )
		)
		(_modpath parallel negative 0 81
			(_code  12 SPEED)
			(_port SE0 in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 83
			(_code  13 SPEED)
			(_port SUSPND in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 85
			(_code  14 SPEED)
			(_port SUSPND in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 87
			(_code  15 SPEED)
			(_port OEN in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 89
			(_code  16 SPEED)
			(_port OEN in )
			(_port DM out )
		)
	)
)
V 000043 56 2061 1265384791514 BUSB6AUV33C
(_unit BUSB6AUV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 53
			(_port SUSPND in )
			(_port RCV out )
		)
		(_modpath parallel positive 0 54
			(_port DP in )
			(_port RCV out )
		)
		(_modpath parallel positive 0 55
			(_port DP in )
			(_port VP out )
		)
		(_modpath parallel negative 0 56
			(_port DM in )
			(_port RCV out )
		)
		(_modpath parallel positive 0 57
			(_port DM in )
			(_port VM out )
		)
		(_modpath parallel positive 0 59
			(_code  1 NT*SPEED)
			(_port A in )
			(_port DP out )
		)
		(_modpath parallel negative 0 61
			(_code  2 NT*SPEED)
			(_port A in )
			(_port DM out )
		)
		(_modpath parallel negative 0 63
			(_code  3 NT*SPEED)
			(_port SE0 in )
			(_port DP out )
		)
		(_modpath parallel negative 0 65
			(_code  4 NT*SPEED)
			(_port SE0 in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 67
			(_code  5 NT*SPEED)
			(_port SUSPND in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 69
			(_code  6 NT*SPEED)
			(_port SUSPND in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 71
			(_code  7 NT*SPEED)
			(_port OEN in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 73
			(_code  8 NT*SPEED)
			(_port OEN in )
			(_port DM out )
		)
		(_modpath parallel positive 0 75
			(_code  9 SPEED)
			(_port A in )
			(_port DP out )
		)
		(_modpath parallel negative 0 77
			(_code  10 SPEED)
			(_port A in )
			(_port DM out )
		)
		(_modpath parallel negative 0 79
			(_code  11 SPEED)
			(_port SE0 in )
			(_port DP out )
		)
		(_modpath parallel negative 0 81
			(_code  12 SPEED)
			(_port SE0 in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 83
			(_code  13 SPEED)
			(_port SUSPND in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 85
			(_code  14 SPEED)
			(_port SUSPND in )
			(_port DM out )
		)
		(_modpath parallel unknown 0 87
			(_code  15 SPEED)
			(_port OEN in )
			(_port DP out )
		)
		(_modpath parallel unknown 0 89
			(_code  16 SPEED)
			(_port OEN in )
			(_port DM out )
		)
	)
)
V 000041 56 168 1265382154841 CBI11M4V15
(_unit CBI11M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383785964 CBI11M4V33
(_unit CBI11M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382155766 CBI21M4V15
(_unit CBI21M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383787196 CBI21M4V33
(_unit CBI21M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382156684 CBI22M4V15
(_unit CBI22M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383788430 CBI22M4V33
(_unit CBI22M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382157670 CBI31M4V15
(_unit CBI31M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383789699 CBI31M4V33
(_unit CBI31M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382158641 CBI32M4V15
(_unit CBI32M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383790917 CBI32M4V33
(_unit CBI32M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382159611 CBI33M4V15
(_unit CBI33M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383792199 CBI33M4V33
(_unit CBI33M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382160637 CBI41M4V15
(_unit CBI41M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383793417 CBI41M4V33
(_unit CBI41M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382161622 CBI42M4V15
(_unit CBI42M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383794617 CBI42M4V33
(_unit CBI42M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382162627 CBI43M4V15
(_unit CBI43M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383795917 CBI43M4V33
(_unit CBI43M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382163596 CBI44M4V15
(_unit CBI44M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383797183 CBI44M4V33
(_unit CBI44M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382164532 CBI51M4V15
(_unit CBI51M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383798496 CBI51M4V33
(_unit CBI51M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382165559 CBI52M4V15
(_unit CBI52M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383799758 CBI52M4V33
(_unit CBI52M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382166575 CBI53M4V15
(_unit CBI53M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383800960 CBI53M4V33
(_unit CBI53M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382167579 CBI54M4V15
(_unit CBI54M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383802258 CBI54M4V33
(_unit CBI54M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382168653 CBI55M4V15
(_unit CBI55M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383803449 CBI55M4V33
(_unit CBI55M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382169652 CBN11M4V15
(_unit CBN11M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383804710 CBN11M4V33
(_unit CBN11M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382170653 CBN21M4V15
(_unit CBN21M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383805886 CBN21M4V33
(_unit CBN21M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382171658 CBN22M4V15
(_unit CBN22M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383807102 CBN22M4V33
(_unit CBN22M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382172767 CBN31M4V15
(_unit CBN31M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383808355 CBN31M4V33
(_unit CBN31M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382173810 CBN32M4V15
(_unit CBN32M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383809648 CBN32M4V33
(_unit CBN32M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382174810 CBN33M4V15
(_unit CBN33M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383810903 CBN33M4V33
(_unit CBN33M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382175782 CBN41M4V15
(_unit CBN41M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383812121 CBN41M4V33
(_unit CBN41M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382176688 CBN42M4V15
(_unit CBN42M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383813367 CBN42M4V33
(_unit CBN42M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382177596 CBN43M4V15
(_unit CBN43M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383814621 CBN43M4V33
(_unit CBN43M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382178622 CBN44M4V15
(_unit CBN44M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383815915 CBN44M4V33
(_unit CBN44M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382179642 CBN51M4V15
(_unit CBN51M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383817242 CBN51M4V33
(_unit CBN51M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382180627 CBN52M4V15
(_unit CBN52M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383818555 CBN52M4V33
(_unit CBN52M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382181654 CBN53M4V15
(_unit CBN53M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383819805 CBN53M4V33
(_unit CBN53M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382182658 CBN54M4V15
(_unit CBN54M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383821074 CBN54M4V33
(_unit CBN54M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382183674 CBN55M4V15
(_unit CBN55M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383822308 CBN55M4V33
(_unit CBN55M4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 318 1265384792877 CPNA05FV33C
(_unit CPNA05FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 34
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel negative 0 36
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 318 1265384794342 CPNA40FV33C
(_unit CPNA40FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 34
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel negative 0 36
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 318 1265384795623 CPPA04FV33C
(_unit CPPA04FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 318 1265384796998 CPPA35FV33C
(_unit CPPA35FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 33
			(_port P in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port N in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382185954 CTI12V15
(_unit CTI12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383824868 CTI12V33
(_unit CTI12V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382186997 CTI2V15
(_unit CTI2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383826085 CTI2V33
(_unit CTI2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382187985 CTI4V15
(_unit CTI4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383827355 CTI4V33
(_unit CTI4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382189107 CTI8V15
(_unit CTI8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383828621 CTI8V33
(_unit CTI8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265382190111 CTIV15
(_unit CTIV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265383830058 CTIV33
(_unit CTIV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382191121 CTN12V15
(_unit CTN12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383831257 CTN12V33
(_unit CTN12V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382192112 CTN16V15
(_unit CTN16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383832461 CTN16V33
(_unit CTN16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382193097 CTN2V15
(_unit CTN2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383833695 CTN2V33
(_unit CTN2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382194153 CTN3V15
(_unit CTN3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383834980 CTN3V33
(_unit CTN3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382195157 CTN4V15
(_unit CTN4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383836196 CTN4V33
(_unit CTN4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382196169 CTN6V15
(_unit CTN6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383837371 CTN6V33
(_unit CTN6V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382197139 CTN8V15
(_unit CTN8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383838602 CTN8V33
(_unit CTN8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265382198126 CTNV15
(_unit CTNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265383839790 CTNV33
(_unit CTNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382199123 DELC0P5V15
(_unit DELC0P5V15
	(_specify
		(_specparam rdly real 0.50)
		(_specparam fdly real 0.50)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383841199 DELC0P5V33
(_unit DELC0P5V33
	(_specify
		(_specparam rdly real 0.50)
		(_specparam fdly real 0.50)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 169 1265382200169 DELC10V15
(_unit DELC10V15
	(_specify
		(_specparam rdly real 10.00)
		(_specparam fdly real 10.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 169 1265383842570 DELC10V33
(_unit DELC10V33
	(_specify
		(_specparam rdly real 10.00)
		(_specparam fdly real 10.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382201268 DELC1V15
(_unit DELC1V15
	(_specify
		(_specparam rdly real 1.00)
		(_specparam fdly real 1.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383843930 DELC1V33
(_unit DELC1V33
	(_specify
		(_specparam rdly real 1.00)
		(_specparam fdly real 1.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382202435 DELC2V15
(_unit DELC2V15
	(_specify
		(_specparam rdly real 2.00)
		(_specparam fdly real 2.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383845400 DELC2V33
(_unit DELC2V33
	(_specify
		(_specparam rdly real 2.00)
		(_specparam fdly real 2.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382203438 DELC3V15
(_unit DELC3V15
	(_specify
		(_specparam rdly real 3.00)
		(_specparam fdly real 3.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383846837 DELC3V33
(_unit DELC3V33
	(_specify
		(_specparam rdly real 3.00)
		(_specparam fdly real 3.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382204392 DELC4V15
(_unit DELC4V15
	(_specify
		(_specparam rdly real 4.00)
		(_specparam fdly real 4.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383848121 DELC4V33
(_unit DELC4V33
	(_specify
		(_specparam rdly real 4.00)
		(_specparam fdly real 4.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382205393 DELC5V15
(_unit DELC5V15
	(_specify
		(_specparam rdly real 5.00)
		(_specparam fdly real 5.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383849371 DELC5V33
(_unit DELC5V33
	(_specify
		(_specparam rdly real 5.00)
		(_specparam fdly real 5.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382206439 DELC6V15
(_unit DELC6V15
	(_specify
		(_specparam rdly real 6.00)
		(_specparam fdly real 6.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383850558 DELC6V33
(_unit DELC6V33
	(_specify
		(_specparam rdly real 6.00)
		(_specparam fdly real 6.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382207436 DELC7V15
(_unit DELC7V15
	(_specify
		(_specparam rdly real 7.00)
		(_specparam fdly real 7.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383851789 DELC7V33
(_unit DELC7V33
	(_specify
		(_specparam rdly real 7.00)
		(_specparam fdly real 7.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382208393 DELC8V15
(_unit DELC8V15
	(_specify
		(_specparam rdly real 8.00)
		(_specparam fdly real 8.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383853105 DELC8V33
(_unit DELC8V33
	(_specify
		(_specparam rdly real 8.00)
		(_specparam fdly real 8.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382209436 DELC9V15
(_unit DELC9V15
	(_specify
		(_specparam rdly real 9.00)
		(_specparam fdly real 9.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383854493 DELC9V33
(_unit DELC9V33
	(_specify
		(_specparam rdly real 9.00)
		(_specparam fdly real 9.00)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383515713 DH01P10AV15C
(_unit DH01P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384593590 DH01P10FV33C
(_unit DH01P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383516975 DH01P16AV15C
(_unit DH01P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384594985 DH01P16FV33C
(_unit DH01P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384596345 DH01P24FV33C
(_unit DH01P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383518166 DH01Q10AV15C
(_unit DH01Q10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384597669 DH01Q10FV33C
(_unit DH01Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383519397 DH01Q16AV15C
(_unit DH01Q16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384599060 DH01Q16FV33C
(_unit DH01Q16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384600407 DH01Q24FV33C
(_unit DH01Q24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383520599 DH10P10AV15C
(_unit DH10P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384601719 DH10P10FV33C
(_unit DH10P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384603044 DH10P24FV33C
(_unit DH10P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383521771 DH10Q10AV15C
(_unit DH10Q10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384604465 DH10Q10FV33C
(_unit DH10Q10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384605919 DH10Q24FV33C
(_unit DH10Q24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383523009 DH15P16AV15C
(_unit DH15P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384607266 DH15P16FV33C
(_unit DH15P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265383524259 DH15Q16AV15C
(_unit DH15Q16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 248 1265384608579 DH15Q16FV33C
(_unit DH15Q16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 32
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383525604 DM01P16AV15C
(_unit DM01P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383526791 DM02P16AV15C
(_unit DM02P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383527991 DM05P10AV15C
(_unit DM05P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383529209 DM10P10AV15C
(_unit DM10P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383530397 DN01P10AV15C
(_unit DN01P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384609997 DN01P10FV33C
(_unit DN01P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384611423 DN01P24FV33C
(_unit DN01P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383531619 DN02P10AV15C
(_unit DN02P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384612762 DN02P10FV33C
(_unit DN02P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383532822 DN02P16AV15C
(_unit DN02P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384614123 DN02P16FV33C
(_unit DN02P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384615501 DN02P24FV33C
(_unit DN02P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383534053 DN06P16AV15C
(_unit DN06P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384616766 DN06P16FV33C
(_unit DN06P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384618173 DN06P24FV33C
(_unit DN06P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383535322 DN10P10AV15C
(_unit DN10P10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384619641 DN10P10FV33C
(_unit DN10P10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384621107 DN10P24FV33C
(_unit DN10P24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265383536569 DN15P16AV15C
(_unit DN15P16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000043 56 324 1265384622454 DN15P16FV33C
(_unit DN15P16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 31
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 33
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383537776 DOC10AV15C
(_unit DOC10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384623938 DOC10FV33C
(_unit DOC10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383538974 DOC16AV15C
(_unit DOC16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384625375 DOC16FV33C
(_unit DOC16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384626735 DOC24FV33C
(_unit DOC24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383540291 DON10AV15C
(_unit DON10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384628092 DON10FV33C
(_unit DON10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383541646 DON16AV15C
(_unit DON16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384629548 DON16FV33C
(_unit DON16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384630892 DON24FV33C
(_unit DON24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265383542788 DOZ10AV15C
(_unit DOZ10AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384632248 DOZ10FV33C
(_unit DOZ10FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265383544007 DOZ16AV15C
(_unit DOZ16AV15C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384633563 DOZ16FV33C
(_unit DOZ16FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384634919 DOZ24FV33C
(_unit DOZ24FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 29
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel unknown 0 30
			(_port EN in )
			(_port Z out )
		)
	)
)
V 000042 56 323 1265384801205 DQN2P6FV33C
(_unit DQN2P6FV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 34
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000038 56 1685 1265382211420 FAHV15
(_unit FAHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel positive 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
	)
)
V 000038 56 1685 1265383856946 FAHV33
(_unit FAHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel positive 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
	)
)
V 000039 56 1670 1265382212409 FARHV15
(_unit FARHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000039 56 1670 1265383858246 FARHV33
(_unit FARHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000042 56 1689 1265382213436 FARICNHV15
(_unit FARICNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 36
			(_port CN in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 38
			(_code  1 NT*B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 40
			(_code  2 B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 42
			(_code  3 NT*A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 44
			(_code  4 A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 46
			(_code  5 B*AN*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 48
			(_code  6 B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 50
			(_code  7 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 52
			(_code  8 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 54
			(_code  9 A*AN*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 56
			(_code  10 A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 58
			(_code  11 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 60
			(_code  12 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 62
			(_code  13 NT*A*AN*NT*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 64
			(_code  14 A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 66
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
	)
)
V 000042 56 1689 1265383859540 FARICNHV33
(_unit FARICNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 36
			(_port CN in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 38
			(_code  1 NT*B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 40
			(_code  2 B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 42
			(_code  3 NT*A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 44
			(_code  4 A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 46
			(_code  5 B*AN*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 48
			(_code  6 B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 50
			(_code  7 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 52
			(_code  8 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 54
			(_code  9 A*AN*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 56
			(_code  10 A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 58
			(_code  11 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 60
			(_code  12 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 62
			(_code  13 NT*A*AN*NT*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 64
			(_code  14 A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 66
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
	)
)
V 000042 56 1689 1265382214481 FARICNSV15
(_unit FARICNSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 36
			(_port CN in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 38
			(_code  1 NT*B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 40
			(_code  2 B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 42
			(_code  3 NT*A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 44
			(_code  4 A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 46
			(_code  5 B*AN*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 48
			(_code  6 B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 50
			(_code  7 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 52
			(_code  8 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 54
			(_code  9 A*AN*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 56
			(_code  10 A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 58
			(_code  11 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 60
			(_code  12 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 62
			(_code  13 NT*A*AN*NT*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 64
			(_code  14 A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 66
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
	)
)
V 000042 56 1689 1265383860855 FARICNSV33
(_unit FARICNSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 36
			(_port CN in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 38
			(_code  1 NT*B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 40
			(_code  2 B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 42
			(_code  3 NT*A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 44
			(_code  4 A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 46
			(_code  5 B*AN*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 48
			(_code  6 B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 50
			(_code  7 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 52
			(_code  8 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 54
			(_code  9 A*AN*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 56
			(_code  10 A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 58
			(_code  11 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 60
			(_code  12 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 62
			(_code  13 NT*A*AN*NT*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 64
			(_code  14 A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 66
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
	)
)
V 000041 56 1688 1265382215471 FARICNV15
(_unit FARICNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 36
			(_port CN in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 38
			(_code  1 NT*B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 40
			(_code  2 B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 42
			(_code  3 NT*A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 44
			(_code  4 A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 46
			(_code  5 B*AN*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 48
			(_code  6 B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 50
			(_code  7 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 52
			(_code  8 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 54
			(_code  9 A*AN*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 56
			(_code  10 A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 58
			(_code  11 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 60
			(_code  12 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 62
			(_code  13 NT*A*AN*NT*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 64
			(_code  14 A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 66
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
	)
)
V 000041 56 1688 1265383862183 FARICNV33
(_unit FARICNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 36
			(_port CN in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 38
			(_code  1 NT*B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 40
			(_code  2 B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 42
			(_code  3 NT*A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 44
			(_code  4 A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 46
			(_code  5 B*AN*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 48
			(_code  6 B*AN*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 50
			(_code  7 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 52
			(_code  8 NT*B*AN*NT*CN)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 54
			(_code  9 A*AN*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 56
			(_code  10 A*AN*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 58
			(_code  11 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 60
			(_code  12 NT*A*AN*NT*CN)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 62
			(_code  13 NT*A*AN*NT*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 64
			(_code  14 A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 66
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port CN in )
			(_port ZS out )
		)
	)
)
V 000042 56 1678 1265382216482 FAROCNHV15
(_unit FAROCNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000042 56 1678 1265383863605 FAROCNHV33
(_unit FAROCNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000042 56 1678 1265382217798 FAROCNSV15
(_unit FAROCNSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000042 56 1678 1265383864915 FAROCNSV33
(_unit FAROCNSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000041 56 1677 1265382218752 FAROCNV15
(_unit FAROCNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000041 56 1677 1265383866226 FAROCNV33
(_unit FAROCNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000039 56 1670 1265382219811 FARSV15
(_unit FARSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000039 56 1670 1265383867496 FARSV33
(_unit FARSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000038 56 1669 1265382220778 FARV15
(_unit FARV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000038 56 1669 1265383868810 FARV33
(_unit FARV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 35
			(_port C in )
			(_port ZC out )
		)
		(_modpath parallel positive 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZC out )
		)
		(_modpath parallel negative 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel positive 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZS out )
		)
		(_modpath parallel negative 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZS out )
		)
	)
)
V 000038 56 1685 1265382221893 FASV15
(_unit FASV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel positive 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
	)
)
V 000038 56 1685 1265383870121 FASV33
(_unit FASV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel positive 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
	)
)
V 000037 56 1684 1265382223029 FAV15
(_unit FAV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel positive 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
	)
)
V 000037 56 1684 1265383871387 FAV33
(_unit FAV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 35
			(_port C in )
			(_port ZCN out )
		)
		(_modpath parallel negative 0 37
			(_code  1 NT*B*AN*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 39
			(_code  2 NT*B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 41
			(_code  3 B*AN*NT*C)
			(_port A in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 43
			(_code  4 B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 45
			(_code  5 NT*A*AN*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 47
			(_code  6 NT*A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 49
			(_code  7 A*AN*NT*C)
			(_port B in )
			(_port ZCN out )
		)
		(_modpath parallel positive 0 51
			(_code  8 A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 53
			(_code  9 NT*B*AN*NT*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 55
			(_code  10 B*AN*C)
			(_port A in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 57
			(_code  11 NT*A*AN*NT*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 59
			(_code  12 A*AN*C)
			(_port B in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 61
			(_code  13 NT*A*AN*NT*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel negative 0 63
			(_code  14 A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
		(_modpath parallel positive 0 65
			(_code  15 A*AN*NT*B*OR*NT*A*AN*B)
			(_port C in )
			(_port ZSN out )
		)
	)
)
V 000044 56 1854 1265382224061 FC3S2AQHPV15
(_unit FC3S2AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 1853 1265382225029 FC3S2AQHV15
(_unit FC3S2AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 1853 1265383872633 FC3S2AQHV33
(_unit FC3S2AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 1853 1265382226029 FC3S2AQPV15
(_unit FC3S2AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 1852 1265382227044 FC3S2AQV15
(_unit FC3S2AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 1852 1265383873980 FC3S2AQV33
(_unit FC3S2AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000044 56 2703 1265382228049 FC3S2BQHPV15
(_unit FC3S2BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (negedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (negedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 2702 1265382229076 FC3S2BQHV15
(_unit FC3S2BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (negedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (negedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 2702 1265383875227 FC3S2BQHV33
(_unit FC3S2BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (negedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (negedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 2702 1265382230092 FC3S2BQPV15
(_unit FC3S2BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (negedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (negedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000042 56 2701 1265382231261 FC3S2BQV15
(_unit FC3S2BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (negedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (negedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000042 56 2701 1265383876617 FC3S2BQV33
(_unit FC3S2BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (negedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (negedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000044 56 2713 1265382232278 FC3S2EQHPV15
(_unit FC3S2EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (negedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2712 1265382233372 FC3S2EQHV15
(_unit FC3S2EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (negedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2712 1265383877820 FC3S2EQHV33
(_unit FC3S2EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (negedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2712 1265382234483 FC3S2EQPV15
(_unit FC3S2EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (negedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 2711 1265382235545 FC3S2EQV15
(_unit FC3S2EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (negedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 2711 1265383879246 FC3S2EQV33
(_unit FC3S2EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (negedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 4392 1265382236716 FC3S2KNHV15
(_unit FC3S2KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (negedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (negedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (negedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (negedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 4392 1265383880709 FC3S2KNHV33
(_unit FC3S2KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (negedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (negedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (negedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (negedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 4391 1265382237716 FC3S2KNV15
(_unit FC3S2KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (negedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (negedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (negedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (negedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 4391 1265383882074 FC3S2KNV33
(_unit FC3S2KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (negedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (negedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (negedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (negedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000044 56 3694 1265382238716 FC3S2KQHPV15
(_unit FC3S2KQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port PDN (posedge))
			(_port CK (negedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port CDN (posedge))
			(_port CK (negedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 64
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port CK (negedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (negedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 80
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 81
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 82
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 83
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 84
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 85
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 86
			(_code  20 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 87
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 88
			(_code  21 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 89
			(_code  22 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 3693 1265382239873 FC3S2KQPV15
(_unit FC3S2KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CK (posedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (negedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port SCK1 (negedge))
			(_port CK (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port PDN (posedge))
			(_port CK (negedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port CDN (posedge))
			(_port CK (negedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 64
			(_port SCK2 (negedge))
			(_port CK (negedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port CK (negedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (negedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 80
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 81
			(_port CK in negedge)
			(_port SDON out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 82
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 83
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 84
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 85
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 86
			(_code  20 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 87
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 88
			(_code  21 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 89
			(_code  22 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2166 1265382241002 FC3S3ANHV15
(_unit FC3S3ANHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 63
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 65
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 66
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 67
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 2166 1265383883418 FC3S3ANHV33
(_unit FC3S3ANHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 63
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 65
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 66
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 67
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 2165 1265382242032 FC3S3ANV15
(_unit FC3S3ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 63
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 65
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 66
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 67
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 2165 1265383884726 FC3S3ANV33
(_unit FC3S3ANV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 63
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 65
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 66
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 67
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000044 56 1854 1265382243049 FC3S3AQHPV15
(_unit FC3S3AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 1853 1265382244026 FC3S3AQHV15
(_unit FC3S3AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 1853 1265383886149 FC3S3AQHV33
(_unit FC3S3AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 1853 1265382245034 FC3S3AQPV15
(_unit FC3S3AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 1852 1265382246044 FC3S3AQV15
(_unit FC3S3AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 1852 1265383887481 FC3S3AQV33
(_unit FC3S3AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000043 56 3206 1265382247126 FC3S3BNHV15
(_unit FC3S3BNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 74
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 75
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 77
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 78
			(_code  15 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 79
			(_code  16 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 80
			(_code  17 CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 81
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 3206 1265383888732 FC3S3BNHV33
(_unit FC3S3BNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 74
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 75
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 77
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 78
			(_code  15 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 79
			(_code  16 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 80
			(_code  17 CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 81
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000042 56 3205 1265382248186 FC3S3BNV15
(_unit FC3S3BNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 74
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 75
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 77
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 78
			(_code  15 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 79
			(_code  16 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 80
			(_code  17 CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 81
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000042 56 3205 1265383890106 FC3S3BNV33
(_unit FC3S3BNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 74
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 75
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 77
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 78
			(_code  15 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 79
			(_code  16 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 80
			(_code  17 CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 81
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000044 56 2703 1265382249168 FC3S3BQHPV15
(_unit FC3S3BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 2702 1265382250248 FC3S3BQHV15
(_unit FC3S3BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 2702 1265383891371 FC3S3BQHV33
(_unit FC3S3BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 2702 1265382251436 FC3S3BQPV15
(_unit FC3S3BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000042 56 2701 1265382252638 FC3S3BQV15
(_unit FC3S3BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000042 56 2701 1265383892664 FC3S3BQV33
(_unit FC3S3BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 55
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 68
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 70
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 71
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 72
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 73
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000043 56 3218 1265382253716 FC3S3ENHV15
(_unit FC3S3ENHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 75
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 78
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  15 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  16 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  17 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 82
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 3218 1265383893978 FC3S3ENHV33
(_unit FC3S3ENHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 75
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 78
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  15 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  16 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  17 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 82
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 3217 1265382254716 FC3S3ENV15
(_unit FC3S3ENV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 75
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 78
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  15 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  16 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  17 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 82
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 3217 1265383895356 FC3S3ENV33
(_unit FC3S3ENV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 75
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 78
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  15 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  16 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  17 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 82
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000044 56 2713 1265382255704 FC3S3EQHPV15
(_unit FC3S3EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2712 1265382256811 FC3S3EQHV15
(_unit FC3S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2712 1265383896711 FC3S3EQHV33
(_unit FC3S3EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 2712 1265382257845 FC3S3EQPV15
(_unit FC3S3EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 2711 1265382258876 FC3S3EQV15
(_unit FC3S3EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 2711 1265383898137 FC3S3EQV33
(_unit FC3S3EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 4392 1265382259886 FC3S3KNHV15
(_unit FC3S3KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 4392 1265383899543 FC3S3KNHV33
(_unit FC3S3KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 4391 1265382261107 FC3S3KNV15
(_unit FC3S3KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 4391 1265383900825 FC3S3KNV33
(_unit FC3S3KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 46
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 81
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 82
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 85
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 86
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 87
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 88
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 89
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 91
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 94
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 95
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 96
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000044 56 3694 1265382262170 FC3S3KQHPV15
(_unit FC3S3KQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 64
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 80
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 81
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 82
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 83
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 84
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 85
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 86
			(_code  20 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 87
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 88
			(_code  21 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 89
			(_code  22 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000043 56 3693 1265382263155 FC3S3KQPV15
(_unit FC3S3KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 64
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 65
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 80
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 81
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 82
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 83
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 84
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 85
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 86
			(_code  20 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 87
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 88
			(_code  21 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 89
			(_code  22 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 90
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000044 56 1854 1265382264189 FCS3S3AQHV15
(_unit FCS3S3AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 35
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 45
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 48
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 59
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 61
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 62
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 63
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000044 56 2713 1265382265252 FCS3S3EQHV15
(_unit FCS3S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000042 56 759 1265382266295 FD1S1ANHV15
(_unit FD1S1ANHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 31
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 46
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 759 1265383902102 FD1S1ANHV33
(_unit FD1S1ANHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 31
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 46
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 758 1265382267419 FD1S1ANV15
(_unit FD1S1ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 31
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 46
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 758 1265383903493 FD1S1ANV33
(_unit FD1S1ANV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 31
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 46
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 568 1265382268404 FD1S1AQHV15
(_unit FD1S1AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 568 1265383904742 FD1S1AQHV33
(_unit FD1S1AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 567 1265382269388 FD1S1AQV15
(_unit FD1S1AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 567 1265383906121 FD1S1AQV33
(_unit FD1S1AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 997 1265382270393 FD1S1BQHV15
(_unit FD1S1BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (negedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (negedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 997 1265383907465 FD1S1BQHV33
(_unit FD1S1BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (negedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (negedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000041 56 996 1265382271529 FD1S1BQV15
(_unit FD1S1BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (negedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (negedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000041 56 996 1265383908774 FD1S1BQV33
(_unit FD1S1BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (negedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (negedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1004 1265382272642 FD1S1EQHV15
(_unit FD1S1EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (negedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1004 1265383910168 FD1S1EQHV33
(_unit FD1S1EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (negedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1003 1265382273669 FD1S1EQV15
(_unit FD1S1EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (negedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1003 1265383911449 FD1S1EQV33
(_unit FD1S1EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (negedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1908 1265382274779 FD1S1KNHV15
(_unit FD1S1KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 1908 1265383912856 FD1S1KNHV33
(_unit FD1S1KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1907 1265382275768 FD1S1KNV15
(_unit FD1S1KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1907 1265383914293 FD1S1KNV33
(_unit FD1S1KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 589 1265382276721 FD1S2AQHPV15
(_unit FD1S2AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000042 56 588 1265382277794 FD1S2AQHV15
(_unit FD1S2AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000042 56 588 1265383915680 FD1S2AQHV33
(_unit FD1S2AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000042 56 588 1265382278873 FD1S2AQPV15
(_unit FD1S2AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000041 56 587 1265382279872 FD1S2AQV15
(_unit FD1S2AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000041 56 587 1265383916949 FD1S2AQV33
(_unit FD1S2AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000044 56 1122 1265382280873 FD1S2BQHPV15
(_unit FD1S2BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265382281952 FD1S2BQHV15
(_unit FD1S2BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265383918430 FD1S2BQHV33
(_unit FD1S2BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265382283044 FD1S2BQPV15
(_unit FD1S2BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1120 1265382284138 FD1S2BQV15
(_unit FD1S2BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1120 1265383919684 FD1S2BQV33
(_unit FD1S2BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000044 56 1129 1265382285202 FD1S2EQHPV15
(_unit FD1S2EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1128 1265382286311 FD1S2EQHV15
(_unit FD1S2EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1128 1265383920978 FD1S2EQHV33
(_unit FD1S2EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1128 1265382287263 FD1S2EQPV15
(_unit FD1S2EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1127 1265382288388 FD1S2EQV15
(_unit FD1S2EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1127 1265383922293 FD1S2EQV33
(_unit FD1S2EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 2296 1265382289483 FD1S2KNHV15
(_unit FD1S2KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 2296 1265383923621 FD1S2KNHV33
(_unit FD1S2KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2295 1265382290638 FD1S2KNV15
(_unit FD1S2KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2295 1265383925043 FD1S2KNV33
(_unit FD1S2KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000044 56 1795 1265382291628 FD1S2KQHPV15
(_unit FD1S2KQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  12 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_code  13 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 66
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1794 1265382292628 FD1S2KQPV15
(_unit FD1S2KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  12 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_code  13 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 66
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 704 1265382293643 FD1S3ANHV15
(_unit FD1S3ANHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 704 1265383926387 FD1S3ANHV33
(_unit FD1S3ANHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 703 1265382294628 FD1S3ANV15
(_unit FD1S3ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 703 1265383927668 FD1S3ANV33
(_unit FD1S3ANV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000043 56 589 1265382295628 FD1S3AQHPV15
(_unit FD1S3AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 588 1265382296628 FD1S3AQHV15
(_unit FD1S3AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 588 1265383928935 FD1S3AQHV33
(_unit FD1S3AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 588 1265382297643 FD1S3AQPV15
(_unit FD1S3AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 587 1265382298701 FD1S3AQV15
(_unit FD1S3AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000041 56 587 1265383930306 FD1S3AQV33
(_unit FD1S3AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000043 56 1436 1265382299674 FD1S3BNHV15
(_unit FD1S3BNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 43
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 55
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 56
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 57
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 58
			(_code  9 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 59
			(_code  10 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 60
			(_code  11 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000043 56 1436 1265383931715 FD1S3BNHV33
(_unit FD1S3BNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 43
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 55
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 56
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 57
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 58
			(_code  9 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 59
			(_code  10 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 60
			(_code  11 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000042 56 1435 1265382300827 FD1S3BNV15
(_unit FD1S3BNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 43
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 55
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 56
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 57
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 58
			(_code  9 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 59
			(_code  10 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 60
			(_code  11 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000042 56 1435 1265383933056 FD1S3BNV33
(_unit FD1S3BNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 43
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 55
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 56
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 57
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 58
			(_code  9 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 59
			(_code  10 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 60
			(_code  11 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000044 56 1122 1265382301952 FD1S3BQHPV15
(_unit FD1S3BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265382303063 FD1S3BQHV15
(_unit FD1S3BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265383934400 FD1S3BQHV33
(_unit FD1S3BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265382304031 FD1S3BQPV15
(_unit FD1S3BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1120 1265382305138 FD1S3BQV15
(_unit FD1S3BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1120 1265383935742 FD1S3BQV33
(_unit FD1S3BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1446 1265382306253 FD1S3ENHV15
(_unit FD1S3ENHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000045 56 1448 1265384851415 FD1S3ENHV15MC
(_unit FD1S3ENHV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 1446 1265383937117 FD1S3ENHV33
(_unit FD1S3ENHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1445 1265382307283 FD1S3ENV15
(_unit FD1S3ENV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1445 1265383938465 FD1S3ENV33
(_unit FD1S3ENV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000044 56 1129 1265382308361 FD1S3EQHPV15
(_unit FD1S3EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1128 1265382309377 FD1S3EQHV15
(_unit FD1S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1128 1265383939821 FD1S3EQHV33
(_unit FD1S3EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1128 1265382310388 FD1S3EQPV15
(_unit FD1S3EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1127 1265382311471 FD1S3EQV15
(_unit FD1S3EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1127 1265383941164 FD1S3EQV33
(_unit FD1S3EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 2296 1265382312499 FD1S3KNHV15
(_unit FD1S3KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 2296 1265383942543 FD1S3KNHV33
(_unit FD1S3KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2295 1265382313607 FD1S3KNV15
(_unit FD1S3KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2295 1265383943978 FD1S3KNV33
(_unit FD1S3KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 72
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000044 56 1795 1265382314716 FD1S3KQHPV15
(_unit FD1S3KQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  12 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_code  13 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 66
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1794 1265382315808 FD1S3KQPV15
(_unit FD1S3KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  12 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_code  13 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 66
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 568 1265382316873 FD1S5AQHV15
(_unit FD1S5AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000042 56 568 1265383945290 FD1S5AQHV33
(_unit FD1S5AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000041 56 567 1265382317862 FD1S5AQV15
(_unit FD1S5AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000041 56 567 1265383946559 FD1S5AQV33
(_unit FD1S5AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000042 56 997 1265382318878 FD1S5BQHV15
(_unit FD1S5BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (posedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (posedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 997 1265383947900 FD1S5BQHV33
(_unit FD1S5BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (posedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (posedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000041 56 996 1265382320030 FD1S5BQV15
(_unit FD1S5BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (posedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (posedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000041 56 996 1265383949290 FD1S5BQV33
(_unit FD1S5BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port PD (posedge) (_code  2 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (posedge) (_code  3 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (negedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 39
			(_port PD (negedge))
			(_port CK (posedge) (_code  5 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 40
			(_port CK (posedge))
			(_port PD (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1004 1265382321074 FD1S5EQHV15
(_unit FD1S5EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (posedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1004 1265383950664 FD1S5EQHV33
(_unit FD1S5EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (posedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1003 1265382322139 FD1S5EQV15
(_unit FD1S5EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (posedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1003 1265383952117 FD1S5EQV33
(_unit FD1S5EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (posedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1908 1265382323155 FD1S5KNHV15
(_unit FD1S5KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 1908 1265383953481 FD1S5KNHV33
(_unit FD1S5KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1907 1265382324299 FD1S5KNV15
(_unit FD1S5KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1907 1265383954779 FD1S5KNV33
(_unit FD1S5KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PDN (negedge) (_code  2 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PDN (posedge))
			(_port CK (posedge) (_code  6 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  7 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port PDN (posedge) (_code  8 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port CDN (posedge) (_code  9 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CDN (posedge))
			(_port PDN (posedge) (_code  10 CK*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 65
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 66
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 67
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 68
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 70
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 71
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 589 1265382325347 FDS1S3AQHV15
(_unit FDS1S3AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000044 56 1129 1265382326357 FDS1S3EQHV15
(_unit FDS1S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000044 56 1108 1265382327315 FL1S2AQHPV15
(_unit FL1S2AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (negedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000043 56 1107 1265382328346 FL1S2AQHV15
(_unit FL1S2AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (negedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000043 56 1107 1265383956056 FL1S2AQHV33
(_unit FL1S2AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (negedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000043 56 1107 1265382329389 FL1S2AQPV15
(_unit FL1S2AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (negedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000042 56 1106 1265382330389 FL1S2AQV15
(_unit FL1S2AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (negedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000042 56 1106 1265383957434 FL1S2AQV33
(_unit FL1S2AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (negedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (negedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (negedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000044 56 1645 1265382331435 FL1S2BQHPV15
(_unit FL1S2BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1644 1265382332546 FL1S2BQHV15
(_unit FL1S2BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1644 1265383958793 FL1S2BQHV33
(_unit FL1S2BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1644 1265382333612 FL1S2BQPV15
(_unit FL1S2BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1643 1265382334701 FL1S2BQV15
(_unit FL1S2BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1643 1265383960262 FL1S2BQV33
(_unit FL1S2BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (negedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000044 56 1650 1265382335701 FL1S2EQHPV15
(_unit FL1S2EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1649 1265382336717 FL1S2EQHV15
(_unit FL1S2EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1649 1265383961711 FL1S2EQHV33
(_unit FL1S2EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1649 1265382337706 FL1S2EQPV15
(_unit FL1S2EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1648 1265382338983 FL1S2EQV15
(_unit FL1S2EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1648 1265383963258 FL1S2EQV33
(_unit FL1S2EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (negedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (negedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (negedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (negedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (negedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (negedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 2802 1265382340175 FL1S2KNHV15
(_unit FL1S2KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (negedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (negedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (negedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (negedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (negedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (negedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (negedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 2802 1265383964669 FL1S2KNHV33
(_unit FL1S2KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (negedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (negedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (negedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (negedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (negedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (negedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (negedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2801 1265382341311 FL1S2KNV15
(_unit FL1S2KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (negedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (negedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (negedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (negedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (negedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (negedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (negedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2801 1265383966119 FL1S2KNV33
(_unit FL1S2KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (negedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (negedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (negedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (negedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (negedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (negedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (negedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (negedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000044 56 2296 1265382342435 FL1S2KQHPV15
(_unit FL1S2KQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 43
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (negedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (negedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (negedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PDN (posedge))
			(_port CK (negedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (posedge))
			(_port CK (negedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (negedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 71
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 72
			(_code  16 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  17 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  18 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 2295 1265382343558 FL1S2KQPV15
(_unit FL1S2KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 43
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (negedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (negedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (negedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (negedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (negedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PDN (posedge))
			(_port CK (negedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (posedge))
			(_port CK (negedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (negedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (negedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel positive 0 71
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 72
			(_code  16 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  17 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  18 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1228 1265382344675 FL1S3ANHV15
(_unit FL1S3ANHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1228 1265383967493 FL1S3ANHV33
(_unit FL1S3ANHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1227 1265382345769 FL1S3ANV15
(_unit FL1S3ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1227 1265383968821 FL1S3ANV33
(_unit FL1S3ANV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000044 56 1108 1265382346764 FL1S3AQHPV15
(_unit FL1S3AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1107 1265382347779 FL1S3AQHV15
(_unit FL1S3AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1107 1265383970181 FL1S3AQHV33
(_unit FL1S3AQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1107 1265382348810 FL1S3AQPV15
(_unit FL1S3AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1106 1265382349920 FL1S3AQV15
(_unit FL1S3AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1106 1265383971509 FL1S3AQV33
(_unit FL1S3AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1964 1265382351030 FL1S3BNHV15
(_unit FL1S3BNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  13 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  14 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  15 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000043 56 1964 1265383972961 FL1S3BNHV33
(_unit FL1S3BNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  13 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  14 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  15 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000042 56 1963 1265382352252 FL1S3BNV15
(_unit FL1S3BNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  13 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  14 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  15 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000042 56 1963 1265383974306 FL1S3BNV33
(_unit FL1S3BNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 64
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 65
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 66
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  13 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 68
			(_code  14 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 69
			(_code  15 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000044 56 1645 1265382353425 FL1S3BQHPV15
(_unit FL1S3BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1644 1265382354560 FL1S3BQHV15
(_unit FL1S3BQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1644 1265383975669 FL1S3BQHV33
(_unit FL1S3BQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1644 1265382355639 FL1S3BQPV15
(_unit FL1S3BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1643 1265382356644 FL1S3BQV15
(_unit FL1S3BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000042 56 1643 1265383977041 FL1S3BQV33
(_unit FL1S3BQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port PD (negedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PD (negedge) (_code  11 SYNC_D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 62
			(_code  12 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 63
			(_code  13 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000043 56 1972 1265382357701 FL1S3ENHV15
(_unit FL1S3ENHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 54
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 65
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 66
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 68
			(_code  13 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 70
			(_code  15 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 1972 1265383978431 FL1S3ENHV33
(_unit FL1S3ENHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 54
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 65
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 66
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 68
			(_code  13 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 70
			(_code  15 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1971 1265382358784 FL1S3ENV15
(_unit FL1S3ENV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 54
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 65
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 66
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 68
			(_code  13 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 70
			(_code  15 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 1971 1265383979977 FL1S3ENV33
(_unit FL1S3ENV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 54
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 65
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 66
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 67
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 68
			(_code  13 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 69
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 70
			(_code  15 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000044 56 1650 1265382359951 FL1S3EQHPV15
(_unit FL1S3EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1649 1265382361080 FL1S3EQHV15
(_unit FL1S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1649 1265383981337 FL1S3EQHV33
(_unit FL1S3EQHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1649 1265382362249 FL1S3EQPV15
(_unit FL1S3EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1648 1265382363374 FL1S3EQV15
(_unit FL1S3EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 1648 1265383982637 FL1S3EQV33
(_unit FL1S3EQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 2802 1265382364425 FL1S3KNHV15
(_unit FL1S3KNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000043 56 2802 1265383984119 FL1S3KNHV33
(_unit FL1S3KNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2801 1265382365576 FL1S3KNV15
(_unit FL1S3KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2801 1265383985649 FL1S3KNV33
(_unit FL1S3KNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 45
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 58
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 61
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  16 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 76
			(_code  17 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_code  18 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 78
			(_code  19 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  20 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  21 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  22 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000044 56 2296 1265382366612 FL1S3KQHPV15
(_unit FL1S3KQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 43
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 71
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 72
			(_code  16 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  17 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  18 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 2295 1265382367736 FL1S3KQPV15
(_unit FL1S3KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 43
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 71
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 72
			(_code  16 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  17 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  18 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000044 56 1108 1265382368812 FLS1S3AQHV15
(_unit FLS1S3AQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000044 56 1650 1265382369762 FLS1S3EQHV15
(_unit FLS1S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000038 56 560 1265383360536 FNEAV15
(_unit FNEAV15
	(_specify
		(_modpath parallel positive 0 26
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 27
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel unknown 0 28
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 29
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 30
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 31
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000038 56 272 1265383361739 FNESV15
(_unit FNESV15
	(_specify
		(_modpath parallel positive 0 28
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel negative 0 29
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000038 56 709 1265383362930 FNLAV15
(_unit FNLAV15
	(_specify
		(_modpath parallel positive 0 25
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 27
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 28
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel unknown 0 29
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 30
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 31
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 32
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000038 56 421 1265383364134 FNLSV15
(_unit FNLSV15
	(_specify
		(_modpath parallel positive 0 27
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 28
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 29
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain SYNC_D in negedge)
		)
		(_modpath parallel negative 0 30
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain SYNC_D in negedge)
		)
	)
)
V 000038 56 560 1265383365509 FPEAV15
(_unit FPEAV15
	(_specify
		(_modpath parallel positive 0 26
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 27
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 28
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 29
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 30
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 31
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000038 56 272 1265383366739 FPESV15
(_unit FPESV15
	(_specify
		(_modpath parallel positive 0 28
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 29
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000038 56 709 1265383368036 FPLAV15
(_unit FPLAV15
	(_specify
		(_modpath parallel positive 0 25
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 27
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 28
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 29
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 30
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel unknown 0 31
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 32
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000038 56 421 1265383369180 FPLSV15
(_unit FPLSV15
	(_specify
		(_modpath parallel positive 0 27
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 28
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 29
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 30
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1254 1265382370998 FS0S1DNHV15
(_unit FS0S1DNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port S (posedge) (_code  1 CHK_S_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port R (posedge) (_code  2 CHK_R_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CD (posedge) (_code  3 CHK_CD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port S (negedge))
			(_port R (negedge) (_code  4 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 43
			(_port R (negedge))
			(_port S (negedge) (_code  5 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port S (negedge))
			(_port CD (negedge) (_code  6 R*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CD (negedge))
			(_port S (negedge) (_code  7 R*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 57
			(_port S in )
			(_port QN out )
		)
		(_modpath parallel positive 0 58
			(_port R in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_port R in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000043 56 1254 1265383986963 FS0S1DNHV33
(_unit FS0S1DNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port S (posedge) (_code  1 CHK_S_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port R (posedge) (_code  2 CHK_R_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CD (posedge) (_code  3 CHK_CD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port S (negedge))
			(_port R (negedge) (_code  4 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 43
			(_port R (negedge))
			(_port S (negedge) (_code  5 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port S (negedge))
			(_port CD (negedge) (_code  6 R*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CD (negedge))
			(_port S (negedge) (_code  7 R*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 57
			(_port S in )
			(_port QN out )
		)
		(_modpath parallel positive 0 58
			(_port R in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_port R in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000042 56 1253 1265382372155 FS0S1DNV15
(_unit FS0S1DNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port S (posedge) (_code  1 CHK_S_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port R (posedge) (_code  2 CHK_R_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CD (posedge) (_code  3 CHK_CD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port S (negedge))
			(_port R (negedge) (_code  4 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 43
			(_port R (negedge))
			(_port S (negedge) (_code  5 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port S (negedge))
			(_port CD (negedge) (_code  6 R*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CD (negedge))
			(_port S (negedge) (_code  7 R*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 57
			(_port S in )
			(_port QN out )
		)
		(_modpath parallel positive 0 58
			(_port R in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_port R in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000042 56 1253 1265383988291 FS0S1DNV33
(_unit FS0S1DNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 38
			(_port S (posedge) (_code  1 CHK_S_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port R (posedge) (_code  2 CHK_R_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CD (posedge) (_code  3 CHK_CD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port S (negedge))
			(_port R (negedge) (_code  4 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 43
			(_port R (negedge))
			(_port S (negedge) (_code  5 CD*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port S (negedge))
			(_port CD (negedge) (_code  6 R*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CD (negedge))
			(_port S (negedge) (_code  7 R*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 57
			(_port S in )
			(_port QN out )
		)
		(_modpath parallel positive 0 58
			(_port R in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_port R in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_port CD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_port CD in )
			(_port QN out )
		)
	)
)
V 000043 56 1012 1265382373248 FS1S3ANHV15
(_unit FS1S3ANHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SN (posedge) (_code  3 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SN (negedge) (_code  4 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port RN (posedge) (_code  5 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port RN (negedge) (_code  6 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000043 56 1012 1265383989653 FS1S3ANHV33
(_unit FS1S3ANHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SN (posedge) (_code  3 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SN (negedge) (_code  4 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port RN (posedge) (_code  5 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port RN (negedge) (_code  6 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1011 1265382374343 FS1S3ANV15
(_unit FS1S3ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SN (posedge) (_code  3 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SN (negedge) (_code  4 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port RN (posedge) (_code  5 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port RN (negedge) (_code  6 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1011 1265383991166 FS1S3ANV33
(_unit FS1S3ANV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SN (posedge) (_code  3 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SN (negedge) (_code  4 CHK_SN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port RN (posedge) (_code  5 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port RN (negedge) (_code  6 CHK_RN_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel negative 0 54
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 398 1265384851249 HSTL2PHV15C
(_unit HSTL2PHV15C
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 35
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 37
			(_port LPN in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_port PAD in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382375437 INRBHV15
(_unit INRBHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384850920 INRBHV15MC
(_unit INRBHV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383992450 INRBHV33
(_unit INRBHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382376468 INRBLV15
(_unit INRBLV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383993758 INRBLV33
(_unit INRBLV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382377534 INRBSV15
(_unit INRBSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384851405 INRBSV15MC
(_unit INRBSV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265383995137 INRBSV33
(_unit INRBSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382378533 INRBV15
(_unit INRBV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384851395 INRBV15MC
(_unit INRBV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265383996544 INRBV33
(_unit INRBV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382379566 INRBX12V15
(_unit INRBX12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265383997747 INRBX12V33
(_unit INRBX12V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382380675 INRBX3V15
(_unit INRBX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265383998993 INRBX3V33
(_unit INRBX3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382381733 INRBX6V15
(_unit INRBX6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384000306 INRBX6V33
(_unit INRBX6V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382382784 INRBX8V15
(_unit INRBX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384001622 INRBX8V33
(_unit INRBX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265384851265 JCTI16
(_unit JCTI16
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 403 1265384851093 LVDSIFLV33C
(_unit LVDSIFLV33C
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 36
			(_port PAD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_port PAD in )
			(_port ZN out )
		)
		(_modpath parallel negative 0 38
			(_port PADN in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_port PADN in )
			(_port ZN out )
		)
	)
)
V 000042 56 401 1265384851139 LVDSODLV33C
(_unit LVDSODLV33C
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 36
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel negative 0 37
			(_port A in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 38
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 39
			(_port EN in )
			(_port PADN out )
		)
	)
)
V 000040 56 482 1265382388249 MUX21HV15
(_unit MUX21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384008294 MUX21HV33
(_unit MUX21HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265382389331 MUX21IHV15
(_unit MUX21IHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265384009618 MUX21IHV33
(_unit MUX21IHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265382390347 MUX21ISV15
(_unit MUX21ISV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265384010885 MUX21ISV33
(_unit MUX21ISV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382391502 MUX21IV15
(_unit MUX21IV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384012274 MUX21IV33
(_unit MUX21IV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382392701 MUX21SV15
(_unit MUX21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000042 56 484 1265384851410 MUX21SV15MC
(_unit MUX21SV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384013619 MUX21SV33
(_unit MUX21SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265382393753 MUX21V15
(_unit MUX21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265384851045 MUX21V15MC
(_unit MUX21V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265384014915 MUX21V33
(_unit MUX21V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 1392 1265382394722 MUX41HV15
(_unit MUX41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000041 56 1392 1265384016184 MUX41HV33
(_unit MUX41HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000042 56 1393 1265382395738 MUX41IHV15
(_unit MUX41IHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000042 56 1393 1265384017528 MUX41IHV33
(_unit MUX41IHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000042 56 1393 1265382396752 MUX41ISV15
(_unit MUX41ISV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000042 56 1393 1265384018841 MUX41ISV33
(_unit MUX41ISV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000041 56 1392 1265382397752 MUX41IV15
(_unit MUX41IV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000041 56 1392 1265384020169 MUX41IV33
(_unit MUX41IV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000041 56 1392 1265382398784 MUX41SV15
(_unit MUX41SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000041 56 1392 1265384021478 MUX41SV33
(_unit MUX41SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000040 56 1391 1265382399812 MUX41V15
(_unit MUX41V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000040 56 1391 1265384022731 MUX41V33
(_unit MUX41V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
	)
)
V 000041 56 2280 1265382400924 MUX81HV15
(_unit MUX81HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 36
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 40
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 42
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 48
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 54
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 60
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000041 56 2280 1265384024118 MUX81HV33
(_unit MUX81HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 36
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 40
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 42
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 48
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 54
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 60
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000042 56 2281 1265382402046 MUX81IHV15
(_unit MUX81IHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 46
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 52
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 58
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000042 56 2281 1265384025450 MUX81IHV33
(_unit MUX81IHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 46
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 52
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 58
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000042 56 2281 1265382403205 MUX81ISV15
(_unit MUX81ISV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 46
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 52
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 58
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000042 56 2281 1265384026778 MUX81ISV33
(_unit MUX81ISV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 46
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 52
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 58
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000041 56 2280 1265382404237 MUX81IV15
(_unit MUX81IV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 46
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 52
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 58
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000041 56 2280 1265384028122 MUX81IV33
(_unit MUX81IV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 29
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 46
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 52
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 58
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000041 56 2280 1265382405327 MUX81SV15
(_unit MUX81SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 36
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 40
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 42
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 48
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 54
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 60
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000041 56 2280 1265384029571 MUX81SV33
(_unit MUX81SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 36
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 40
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 42
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 48
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 54
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 60
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000040 56 2279 1265382406374 MUX81V15
(_unit MUX81V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 36
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 40
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 42
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 48
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 54
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 60
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000040 56 2279 1265384030872 MUX81V33
(_unit MUX81V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_code  1 NT*SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_code  2 SD1*AN*NT*SD2*AN*NT*SD3)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_code  3 NT*SD1*AN*SD2*AN*NT*SD3)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_code  4 SD1*AN*SD2*AN*NT*SD3)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 36
			(_code  5 NT*SD1*AN*NT*SD2*AN*SD3)
			(_port D4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 38
			(_code  6 SD1*AN*NT*SD2*AN*SD3)
			(_port D5 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 40
			(_code  7 NT*SD1*AN*SD2*AN*SD3)
			(_port D6 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 42
			(_code  8 SD1*AN*SD2*AN*SD3)
			(_port D7 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  9 NT*D0*AN*D1*AN*NT*SD2*AN*NT*SD3*OR*NT*D2*AN*D3*AN*SD2*AN*NT*SD3*OR*NT*D4*AN*D5*AN*NT*SD2*AN*SD3*OR*NT*D6*AN*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 48
			(_code  10 D0*AN*NT*D1*AN*NT*SD2*AN*NT*SD3*OR*D2*AN*NT*D3*AN*SD2*AN*NT*SD3*OR*D4*AN*NT*D5*AN*NT*SD2*AN*SD3*OR*D6*AN*NT*D7*AN*SD2*AN*SD3)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  11 NT*D0*AN*D2*AN*NT*SD1*AN*NT*SD3*OR*NT*D1*AN*D3*AN*SD1*AN*NT*SD3*OR*NT*D4*AN*D6*AN*NT*SD1*AN*SD3*OR*NT*D5*AN*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 54
			(_code  12 D0*AN*NT*D2*AN*NT*SD1*AN*NT*SD3*OR*D1*AN*NT*D3*AN*SD1*AN*NT*SD3*OR*D4*AN*NT*D6*AN*NT*SD1*AN*SD3*OR*D5*AN*NT*D7*AN*SD1*AN*SD3)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  13 NT*D0*AN*D4*AN*NT*SD1*AN*NT*SD2*OR*NT*D1*AN*D5*AN*SD1*AN*NT*SD2*OR*NT*D2*AN*D6*AN*NT*SD1*AN*SD2*OR*NT*D3*AN*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 60
			(_code  14 D0*AN*NT*D4*AN*NT*SD1*AN*NT*SD2*OR*D1*AN*NT*D5*AN*SD1*AN*NT*SD2*OR*D2*AN*NT*D6*AN*NT*SD1*AN*SD2*OR*D3*AN*NT*D7*AN*SD1*AN*SD2)
			(_port SD3 in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382407515 ND2BV15
(_unit ND2BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384032226 ND2BV33
(_unit ND2BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265382408531 ND2FSV15
(_unit ND2FSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384033509 ND2FSV33
(_unit ND2FSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382409921 ND2FV15
(_unit ND2FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384034900 ND2FV33
(_unit ND2FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265382410998 ND2FX11V15
(_unit ND2FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265382411956 ND2FX15V15
(_unit ND2FX15V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265382413002 ND2FX16V15
(_unit ND2FX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384036244 ND2FX16V33
(_unit ND2FX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382414049 ND2FX3V15
(_unit ND2FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382415080 ND2FX5V15
(_unit ND2FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382416093 ND2FX7V15
(_unit ND2FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382417112 ND2FX8V15
(_unit ND2FX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265384037525 ND2FX8V33
(_unit ND2FX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382418206 ND2HV15
(_unit ND2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384038794 ND2HV33
(_unit ND2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265382419280 ND2I1HV15
(_unit ND2I1HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265384040169 ND2I1HV33
(_unit ND2I1HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265382420300 ND2I1SV15
(_unit ND2I1SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265384041451 ND2I1SV33
(_unit ND2I1SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265382421316 ND2I1V15
(_unit ND2I1V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 243 1265384850890 ND2I1V15MC
(_unit ND2I1V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265384042726 ND2I1V33
(_unit ND2I1V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382422374 ND2LV15
(_unit ND2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384044091 ND2LV33
(_unit ND2LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382423562 ND2SV15
(_unit ND2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384045369 ND2SV33
(_unit ND2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265382424644 ND2V15
(_unit ND2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384850638 ND2V15MC
(_unit ND2V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265384046638 ND2V33
(_unit ND2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265382425707 ND2X3V15
(_unit ND2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384047872 ND2X3V33
(_unit ND2X3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382426722 ND3BV15
(_unit ND3BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384049341 ND3BV33
(_unit ND3BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265382427737 ND3FSV15
(_unit ND3FSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265384050759 ND3FSV33
(_unit ND3FSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382428733 ND3FV15
(_unit ND3FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384051982 ND3FV33
(_unit ND3FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 316 1265382429738 ND3FX11V15
(_unit ND3FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265382430753 ND3FX3V15
(_unit ND3FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265382431753 ND3FX5V15
(_unit ND3FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265382432862 ND3FX7V15
(_unit ND3FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382433877 ND3HV15
(_unit ND3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384053357 ND3HV33
(_unit ND3HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382434920 ND3LV15
(_unit ND3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384054622 ND3LV33
(_unit ND3LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382436002 ND3SV15
(_unit ND3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384055947 ND3SV33
(_unit ND3SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265382437002 ND3V15
(_unit ND3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265384850967 ND3V15MC
(_unit ND3V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265384057259 ND3V33
(_unit ND3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382438097 ND4BV15
(_unit ND4BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384058607 ND4BV33
(_unit ND4BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382439108 ND4FV15
(_unit ND4FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384059900 ND4FV33
(_unit ND4FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 390 1265382440144 ND4FX11V15
(_unit ND4FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265382441187 ND4FX3V15
(_unit ND4FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265382442390 ND4FX5V15
(_unit ND4FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265382443484 ND4FX7V15
(_unit ND4FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382444519 ND4HV15
(_unit ND4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384061337 ND4HV33
(_unit ND4HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382445592 ND4LV15
(_unit ND4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384062651 ND4LV33
(_unit ND4LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382446705 ND4SV15
(_unit ND4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384064091 ND4SV33
(_unit ND4SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265382447796 ND4V15
(_unit ND4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265384065401 ND4V33
(_unit ND4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265382448936 ND5HV15
(_unit ND5HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265384066853 ND5HV33
(_unit ND5HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265382450003 ND5SV15
(_unit ND5SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265384068091 ND5SV33
(_unit ND5SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000037 56 460 1265382450971 ND5V15
(_unit ND5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000037 56 460 1265384069263 ND5V33
(_unit ND5V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 262 1265383405068 NEFFV15
(_unit NEFFV15
	(_specify
		(_modpath parallel positive 0 24
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 25
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
	)
)
V 000038 56 411 1265383411228 NLFFV15
(_unit NLFFV15
	(_specify
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 24
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 25
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 26
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
	)
)
V 000038 56 239 1265382463390 NR2BV15
(_unit NR2BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384085587 NR2BV33
(_unit NR2BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265382464488 NR2FSV15
(_unit NR2FSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384086873 NR2FSV33
(_unit NR2FSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382465717 NR2FV15
(_unit NR2FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384088216 NR2FV33
(_unit NR2FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265382466785 NR2FX11V15
(_unit NR2FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265382467785 NR2FX15V15
(_unit NR2FX15V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265382468811 NR2FX16V15
(_unit NR2FX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265384089650 NR2FX16V33
(_unit NR2FX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382469769 NR2FX3V15
(_unit NR2FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382470785 NR2FX5V15
(_unit NR2FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382471922 NR2FX7V15
(_unit NR2FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265382472909 NR2FX8V15
(_unit NR2FX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265384090935 NR2FX8V33
(_unit NR2FX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382473952 NR2HV15
(_unit NR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384092247 NR2HV33
(_unit NR2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265382475019 NR2I1HV15
(_unit NR2I1HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265384093616 NR2I1HV33
(_unit NR2I1HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265382476156 NR2I1SV15
(_unit NR2I1SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265384095026 NR2I1SV33
(_unit NR2I1SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265382477254 NR2I1V15
(_unit NR2I1V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265384096198 NR2I1V33
(_unit NR2I1V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382478284 NR2LV15
(_unit NR2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384097607 NR2LV33
(_unit NR2LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382479363 NR2SV15
(_unit NR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384099041 NR2SV33
(_unit NR2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265382480389 NR2V15
(_unit NR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384851370 NR2V15MC
(_unit NR2V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265384100401 NR2V33
(_unit NR2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265382481530 NR2X3V15
(_unit NR2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384101763 NR2X3V33
(_unit NR2X3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382482594 NR3BV15
(_unit NR3BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384103091 NR3BV33
(_unit NR3BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265382483598 NR3FSV15
(_unit NR3FSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265384104388 NR3FSV33
(_unit NR3FSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382484613 NR3FV15
(_unit NR3FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384105763 NR3FV33
(_unit NR3FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 316 1265382485676 NR3FX11V15
(_unit NR3FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265382486686 NR3FX3V15
(_unit NR3FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265382487874 NR3FX5V15
(_unit NR3FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265382488926 NR3FX7V15
(_unit NR3FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382489905 NR3HV15
(_unit NR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384107009 NR3HV33
(_unit NR3HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382490925 NR3LV15
(_unit NR3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384108340 NR3LV33
(_unit NR3LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382492112 NR3SV15
(_unit NR3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384109669 NR3SV33
(_unit NR3SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265382493265 NR3V15
(_unit NR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265384110931 NR3V33
(_unit NR3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382494253 NR4BV15
(_unit NR4BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384112279 NR4BV33
(_unit NR4BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382495269 NR4FV15
(_unit NR4FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384113654 NR4FV33
(_unit NR4FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 390 1265382496300 NR4FX11V15
(_unit NR4FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265382497405 NR4FX3V15
(_unit NR4FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265382498469 NR4FX5V15
(_unit NR4FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265382499441 NR4FX7V15
(_unit NR4FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382500487 NR4HV15
(_unit NR4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384115091 NR4HV33
(_unit NR4HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382501469 NR4LV15
(_unit NR4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384116604 NR4LV33
(_unit NR4LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382502547 NR4SV15
(_unit NR4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384118041 NR4SV33
(_unit NR4SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265382503624 NR4V15
(_unit NR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265384119338 NR4V33
(_unit NR4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265382504707 NR5HV15
(_unit NR5HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265384120603 NR5HV33
(_unit NR5HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265382505707 NR5SV15
(_unit NR5SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265384121948 NR5SV33
(_unit NR5SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000037 56 460 1265382506738 NR5V15
(_unit NR5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000037 56 460 1265384123888 NR5V33
(_unit NR5V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265382507765 OA2111HV15
(_unit OA2111HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265384125154 OA2111HV33
(_unit OA2111HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265382508858 OA2111LV15
(_unit OA2111LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265384126462 OA2111LV33
(_unit OA2111LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265382509969 OA2111SV15
(_unit OA2111SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265384127748 OA2111SV33
(_unit OA2111SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 465 1265382510969 OA2111V15
(_unit OA2111V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 465 1265384129076 OA2111V33
(_unit OA2111V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265382512051 OA211HV15
(_unit OA211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265384130326 OA211HV33
(_unit OA211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265382513047 OA211LV15
(_unit OA211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265384131638 OA211LV33
(_unit OA211LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265382514062 OA211SV15
(_unit OA211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265384133042 OA211SV33
(_unit OA211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 390 1265382515160 OA211V15
(_unit OA211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 390 1265384134462 OA211V33
(_unit OA211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265382516176 OA21HV15
(_unit OA21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265384135795 OA21HV33
(_unit OA21HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265382517218 OA21LV15
(_unit OA21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265384137107 OA21LV33
(_unit OA21LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265382518328 OA21SV15
(_unit OA21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265384138462 OA21SV33
(_unit OA21SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 315 1265382519426 OA21V15
(_unit OA21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 315 1265384139916 OA21V33
(_unit OA21V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265382520520 OA2211HV15
(_unit OA2211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265384141232 OA2211HV33
(_unit OA2211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265382521703 OA2211LV15
(_unit OA2211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265384142588 OA2211LV33
(_unit OA2211LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265382522801 OA2211SV15
(_unit OA2211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265384143826 OA2211SV33
(_unit OA2211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 541 1265382523816 OA2211V15
(_unit OA2211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 541 1265384145138 OA2211V33
(_unit OA2211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382524816 OA221HV15
(_unit OA221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384146435 OA221HV33
(_unit OA221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382525987 OA221LV15
(_unit OA221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384147701 OA221LV33
(_unit OA221LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382527156 OA221SV15
(_unit OA221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384149013 OA221SV33
(_unit OA221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382528141 OA221V15
(_unit OA221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265384150342 OA221V33
(_unit OA221V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382529203 OA2221HV15
(_unit OA2221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265384151513 OA2221HV33
(_unit OA2221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382530280 OA2221LV15
(_unit OA2221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265384152795 OA2221LV33
(_unit OA2221LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382531347 OA2221SV15
(_unit OA2221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265384154167 OA2221SV33
(_unit OA2221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382532422 OA2221V15
(_unit OA2221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265384155420 OA2221V33
(_unit OA2221V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382533469 OA2222HV15
(_unit OA2222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265384156759 OA2222HV33
(_unit OA2222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382534519 OA2222LV15
(_unit OA2222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265384158056 OA2222LV33
(_unit OA2222LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382535598 OA2222SV15
(_unit OA2222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265384159373 OA2222SV33
(_unit OA2222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382536831 OA2222V15
(_unit OA2222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384160701 OA2222V33
(_unit OA2222V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382537926 OA222HV15
(_unit OA222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384161935 OA222HV33
(_unit OA222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382539114 OA222LV15
(_unit OA222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384163198 OA222LV33
(_unit OA222LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382540154 OA222SV15
(_unit OA222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384164592 OA222SV33
(_unit OA222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382541300 OA222V15
(_unit OA222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384166041 OA222V33
(_unit OA222V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382542469 OA22HV15
(_unit OA22HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265384167464 OA22HV33
(_unit OA22HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382543547 OA22LV15
(_unit OA22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265384168795 OA22LV33
(_unit OA22LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382544578 OA22SV15
(_unit OA22SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265384170154 OA22SV33
(_unit OA22SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 391 1265382545562 OA22V15
(_unit OA22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 391 1265384171494 OA22V33
(_unit OA22V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382546645 OA311HV15
(_unit OA311HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265384172761 OA311HV33
(_unit OA311HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382547660 OA311LV15
(_unit OA311LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265384174029 OA311LV33
(_unit OA311LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382548659 OA311SV15
(_unit OA311SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265384175398 OA311SV33
(_unit OA311SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 465 1265382549676 OA311V15
(_unit OA311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 465 1265384176853 OA311V33
(_unit OA311V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382550675 OA31HV15
(_unit OA31HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265384178151 OA31HV33
(_unit OA31HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382551676 OA31LV15
(_unit OA31LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265384179589 OA31LV33
(_unit OA31LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382552692 OA31SV15
(_unit OA31SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265384180964 OA31SV33
(_unit OA31SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 390 1265382554003 OA31V15
(_unit OA31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 390 1265384182386 OA31V33
(_unit OA31V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382555109 OA321HV15
(_unit OA321HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265384183701 OA321HV33
(_unit OA321HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382556155 OA321LV15
(_unit OA321LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265384185089 OA321LV33
(_unit OA321LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382557267 OA321SV15
(_unit OA321SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265384186417 OA321SV33
(_unit OA321SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 541 1265382558375 OA321V15
(_unit OA321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 541 1265384187822 OA321V33
(_unit OA321V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382559472 OA322HV15
(_unit OA322HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265384189167 OA322HV33
(_unit OA322HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382560676 OA322LV15
(_unit OA322LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265384190432 OA322LV33
(_unit OA322LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382561748 OA322SV15
(_unit OA322SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265384191748 OA322SV33
(_unit OA322SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265382562735 OA322V15
(_unit OA322V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265384193104 OA322V33
(_unit OA322V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382563754 OA32HV15
(_unit OA32HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265384194526 OA32HV33
(_unit OA32HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382564891 OA32LV15
(_unit OA32LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265384195776 OA32LV33
(_unit OA32LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382565985 OA32SV15
(_unit OA32SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265384197057 OA32SV33
(_unit OA32SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 466 1265382567004 OA32V15
(_unit OA32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 466 1265384198529 OA32V33
(_unit OA32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382568172 OA331HV15
(_unit OA331HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265384199869 OA331HV33
(_unit OA331HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382569207 OA331LV15
(_unit OA331LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265384201264 OA331LV33
(_unit OA331LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382570317 OA331SV15
(_unit OA331SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265384202608 OA331SV33
(_unit OA331SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 616 1265382571469 OA331V15
(_unit OA331V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 616 1265384203963 OA331V33
(_unit OA331V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382572614 OA332HV15
(_unit OA332HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384205404 OA332HV33
(_unit OA332HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382573722 OA332LV15
(_unit OA332LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384206760 OA332LV33
(_unit OA332LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382574722 OA332SV15
(_unit OA332SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384208201 OA332SV33
(_unit OA332SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382575831 OA332V15
(_unit OA332V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265384209561 OA332V33
(_unit OA332V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382576952 OA333HV15
(_unit OA333HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265384211025 OA333HV33
(_unit OA333HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382577969 OA333LV15
(_unit OA333LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265384212526 OA333LV33
(_unit OA333LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382579093 OA333SV15
(_unit OA333SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265384213826 OA333SV33
(_unit OA333SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000039 56 767 1265382580161 OA333V15
(_unit OA333V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000039 56 767 1265384215186 OA333V33
(_unit OA333V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382581266 OA33HV15
(_unit OA33HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384216526 OA33HV33
(_unit OA33HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382582266 OA33SV15
(_unit OA33SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384217822 OA33SV33
(_unit OA33SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265382583281 OA33V15
(_unit OA33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265384219155 OA33V33
(_unit OA33V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382584282 OA41HV15
(_unit OA41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265384220464 OA41HV33
(_unit OA41HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382585285 OA41LV15
(_unit OA41LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265384221901 OA41LV33
(_unit OA41LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265382586343 OA41SV15
(_unit OA41SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265384223217 OA41SV33
(_unit OA41SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 465 1265382587437 OA41V15
(_unit OA41V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 465 1265384224558 OA41V33
(_unit OA41V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382588641 OA42HV15
(_unit OA42HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384225855 OA42HV33
(_unit OA42HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382589749 OA42LV15
(_unit OA42LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384227170 OA42LV33
(_unit OA42LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382590801 OA42SV15
(_unit OA42SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384228510 OA42SV33
(_unit OA42SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265382591832 OA42V15
(_unit OA42V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265384229749 OA42V33
(_unit OA42V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382592911 OA44HV15
(_unit OA44HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265384231152 OA44HV33
(_unit OA44HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382593969 OA44LV15
(_unit OA44LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265384232514 OA44LV33
(_unit OA44LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265382595047 OA44SV15
(_unit OA44SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265384233775 OA44SV33
(_unit OA44SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000038 56 691 1265382596097 OA44V15
(_unit OA44V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000038 56 691 1265384235123 OA44V33
(_unit OA44V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265382597222 OAI2111BV15
(_unit OAI2111BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265384236451 OAI2111BV33
(_unit OAI2111BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265382598255 OAI2111HV15
(_unit OAI2111HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265384237702 OAI2111HV33
(_unit OAI2111HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265382599270 OAI2111SV15
(_unit OAI2111SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265384239014 OAI2111SV33
(_unit OAI2111SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265382600270 OAI211BV15
(_unit OAI211BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265384240324 OAI211BV33
(_unit OAI211BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265382601347 OAI211HV15
(_unit OAI211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265384241687 OAI211HV33
(_unit OAI211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265382602422 OAI211SV15
(_unit OAI211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265384243167 OAI211SV33
(_unit OAI211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265382603520 OAI211V15
(_unit OAI211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265384244452 OAI211V33
(_unit OAI211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382604614 OAI21BV15
(_unit OAI21BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265384245827 OAI21BV33
(_unit OAI21BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382605645 OAI21FV15
(_unit OAI21FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265384247214 OAI21FV33
(_unit OAI21FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382606754 OAI21HV15
(_unit OAI21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265384248623 OAI21HV33
(_unit OAI21HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382607860 OAI21LV15
(_unit OAI21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265384249933 OAI21LV33
(_unit OAI21LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265382608969 OAI21SV15
(_unit OAI21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265384251327 OAI21SV33
(_unit OAI21SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265382610093 OAI21V15
(_unit OAI21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 318 1265384850643 OAI21V15MC
(_unit OAI21V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265384252623 OAI21V33
(_unit OAI21V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265382611176 OAI2211BV15
(_unit OAI2211BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265384254030 OAI2211BV33
(_unit OAI2211BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265382612282 OAI2211HV15
(_unit OAI2211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265384255308 OAI2211HV33
(_unit OAI2211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265382613360 OAI2211SV15
(_unit OAI2211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 543 1265384256623 OAI2211SV33
(_unit OAI2211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265382614504 OAI221BV15
(_unit OAI221BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265384257916 OAI221BV33
(_unit OAI221BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265382615625 OAI221HV15
(_unit OAI221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265384259264 OAI221HV33
(_unit OAI221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265382616703 OAI221SV15
(_unit OAI221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265384260639 OAI221SV33
(_unit OAI221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382617844 OAI221V15
(_unit OAI221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384262010 OAI221V33
(_unit OAI221V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265382618973 OAI2221BV15
(_unit OAI2221BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265384263338 OAI2221BV33
(_unit OAI2221BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265382620005 OAI2221HV15
(_unit OAI2221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265384264780 OAI2221HV33
(_unit OAI2221HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265382621048 OAI2221SV15
(_unit OAI2221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265384266136 OAI2221SV33
(_unit OAI2221SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265382622144 OAI2222BV15
(_unit OAI2222BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265384267463 OAI2222BV33
(_unit OAI2222BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265382623254 OAI2222HV15
(_unit OAI2222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265384268780 OAI2222HV33
(_unit OAI2222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265382624469 OAI2222SV15
(_unit OAI2222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265384270166 OAI2222SV33
(_unit OAI2222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port D2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265382625609 OAI222BV15
(_unit OAI222BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265384271405 OAI222BV33
(_unit OAI222BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265382626687 OAI222HV15
(_unit OAI222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265384272729 OAI222HV33
(_unit OAI222HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265382627895 OAI222SV15
(_unit OAI222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 544 1265384274074 OAI222SV33
(_unit OAI222SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382628958 OAI222V15
(_unit OAI222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384275436 OAI222V33
(_unit OAI222V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382630094 OAI22BV15
(_unit OAI22BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265384276764 OAI22BV33
(_unit OAI22BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382631235 OAI22FV15
(_unit OAI22FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265384278077 OAI22FV33
(_unit OAI22FV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382632286 OAI22HV15
(_unit OAI22HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265384279402 OAI22HV33
(_unit OAI22HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382633364 OAI22LV15
(_unit OAI22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265384280886 OAI22LV33
(_unit OAI22LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382634394 OAI22SV15
(_unit OAI22SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265384282213 OAI22SV33
(_unit OAI22SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265382635613 OAI22V15
(_unit OAI22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265384283483 OAI22V33
(_unit OAI22V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265382636724 OAI2D2HV15
(_unit OAI2D2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265384284823 OAI2D2HV33
(_unit OAI2D2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265382637833 OAI2D2SV15
(_unit OAI2D2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 394 1265384286139 OAI2D2SV33
(_unit OAI2D2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265382638954 OAI2D2V15
(_unit OAI2D2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265384287448 OAI2D2V33
(_unit OAI2D2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265382639927 OAI311BV15
(_unit OAI311BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265384288730 OAI311BV33
(_unit OAI311BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265382641140 OAI311HV15
(_unit OAI311HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265384290030 OAI311HV33
(_unit OAI311HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265382642250 OAI311SV15
(_unit OAI311SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 467 1265384291452 OAI311SV33
(_unit OAI311SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265382643363 OAI311V15
(_unit OAI311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265384292764 OAI311V33
(_unit OAI311V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265382644485 OAI31BV15
(_unit OAI31BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265384294077 OAI31BV33
(_unit OAI31BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265382645610 OAI31HV15
(_unit OAI31HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265384295356 OAI31HV33
(_unit OAI31HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265382646672 OAI31SV15
(_unit OAI31SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265384296965 OAI31SV33
(_unit OAI31SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265382647645 OAI31V15
(_unit OAI31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265384298293 OAI31V33
(_unit OAI31V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265382648673 OAI321BV15
(_unit OAI321BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265384299620 OAI321BV33
(_unit OAI321BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265382649766 OAI321HV15
(_unit OAI321HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265384300965 OAI321HV33
(_unit OAI321HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265382650844 OAI321SV15
(_unit OAI321SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 543 1265384302327 OAI321SV33
(_unit OAI321SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265382651973 OAI321V15
(_unit OAI321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265384303667 OAI321V33
(_unit OAI321V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265382653047 OAI322BV15
(_unit OAI322BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265384305139 OAI322BV33
(_unit OAI322BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265382654083 OAI322HV15
(_unit OAI322HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265384306433 OAI322HV33
(_unit OAI322HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265382655114 OAI322SV15
(_unit OAI322SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 619 1265384307855 OAI322SV33
(_unit OAI322SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265382656146 OAI322V15
(_unit OAI322V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265384309186 OAI322V33
(_unit OAI322V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265382657359 OAI32BV15
(_unit OAI32BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265384310527 OAI32BV33
(_unit OAI32BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265382658470 OAI32HV15
(_unit OAI32HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265384311843 OAI32HV33
(_unit OAI32HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265382659598 OAI32SV15
(_unit OAI32SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265384313171 OAI32SV33
(_unit OAI32SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265382660687 OAI32V15
(_unit OAI32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265384314514 OAI32V33
(_unit OAI32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382661812 OAI331BV15
(_unit OAI331BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265384315781 OAI331BV33
(_unit OAI331BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382662969 OAI331HV15
(_unit OAI331HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265384317077 OAI331HV33
(_unit OAI331HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265382664113 OAI331SV15
(_unit OAI331SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265384318464 OAI331SV33
(_unit OAI331SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265382665218 OAI331V15
(_unit OAI331V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 617 1265384319871 OAI331V33
(_unit OAI331V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382666407 OAI332BV15
(_unit OAI332BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265384321233 OAI332BV33
(_unit OAI332BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382667812 OAI332HV15
(_unit OAI332HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265384322561 OAI332HV33
(_unit OAI332HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265382668926 OAI332SV15
(_unit OAI332SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265384323933 OAI332SV33
(_unit OAI332SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382670082 OAI332V15
(_unit OAI332V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384325386 OAI332V33
(_unit OAI332V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265382671156 OAI333BV15
(_unit OAI333BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265384326701 OAI333BV33
(_unit OAI333BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265382672270 OAI333HV15
(_unit OAI333HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265384328061 OAI333HV33
(_unit OAI333HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265382673442 OAI333SV15
(_unit OAI333SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000041 56 769 1265384329449 OAI333SV33
(_unit OAI333SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265382674579 OAI333V15
(_unit OAI333V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 768 1265384330808 OAI333V33
(_unit OAI333V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port C3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382675676 OAI33BV15
(_unit OAI33BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384332090 OAI33BV33
(_unit OAI33BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382676802 OAI33HV15
(_unit OAI33HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384333448 OAI33HV33
(_unit OAI33HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382677860 OAI33SV15
(_unit OAI33SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384334890 OAI33SV33
(_unit OAI33SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265382679068 OAI33V15
(_unit OAI33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265384336249 OAI33V33
(_unit OAI33V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B3 in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382680173 OAI41BV15
(_unit OAI41BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384337684 OAI41BV33
(_unit OAI41BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382681296 OAI41HV15
(_unit OAI41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384339090 OAI41HV33
(_unit OAI41HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265382682423 OAI41SV15
(_unit OAI41SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265384340449 OAI41SV33
(_unit OAI41SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382683521 OAI42BV15
(_unit OAI42BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384341718 OAI42BV33
(_unit OAI42BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382684598 OAI42HV15
(_unit OAI42HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384343090 OAI42HV33
(_unit OAI42HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265382685738 OAI42SV15
(_unit OAI42SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265384344339 OAI42SV33
(_unit OAI42SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382686833 OAI44BV15
(_unit OAI44BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384345717 OAI44BV33
(_unit OAI44BV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382687970 OAI44HV15
(_unit OAI44HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384347124 OAI44HV33
(_unit OAI44HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265382689036 OAI44SV15
(_unit OAI44SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265384348577 OAI44SV33
(_unit OAI44SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B4 in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382690188 OR2HV15
(_unit OR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384349949 OR2HV33
(_unit OR2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382691285 OR2LV15
(_unit OR2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384351495 OR2LV33
(_unit OR2LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265382692458 OR2SV15
(_unit OR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265384352934 OR2SV33
(_unit OR2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265382693657 OR2V15
(_unit OR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384851360 OR2V15MC
(_unit OR2V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265384354386 OR2V33
(_unit OR2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265382694770 OR2X3V15
(_unit OR2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265384355761 OR2X3V33
(_unit OR2X3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382695865 OR3HV15
(_unit OR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384357124 OR3HV33
(_unit OR3HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382696957 OR3LV15
(_unit OR3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384358515 OR3LV33
(_unit OR3LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265382698005 OR3SV15
(_unit OR3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265384359871 OR3SV33
(_unit OR3SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265382699114 OR3V15
(_unit OR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265384361171 OR3V33
(_unit OR3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382700220 OR4HV15
(_unit OR4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384362624 OR4HV33
(_unit OR4HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382701345 OR4LV15
(_unit OR4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384363999 OR4LV33
(_unit OR4LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265382702439 OR4SV15
(_unit OR4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265384365324 OR4SV33
(_unit OR4SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265382703547 OR4V15
(_unit OR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265384366702 OR4V33
(_unit OR4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265382704672 OR5HV15
(_unit OR5HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265384368124 OR5HV33
(_unit OR5HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265382705751 OR5SV15
(_unit OR5SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265384369465 OR5SV33
(_unit OR5SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000037 56 460 1265382706880 OR5V15
(_unit OR5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000037 56 460 1265384370859 OR5V33
(_unit OR5V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port E in )
			(_port Z out )
		)
	)
)
V 000040 56 107 1265383413635 PDELAYV15
(_unit PDELAYV15
	(_specify
		(_modpath parallel positive 0 19
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 262 1265383414852 PEFFV15
(_unit PEFFV15
	(_specify
		(_modpath parallel positive 0 24
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 25
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000038 56 411 1265383416057 PLFFV15
(_unit PLFFV15
	(_specify
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel negative 0 24
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 25
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 26
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000040 56 107 1265383417302 PODRV3V15
(_unit PODRV3V15
	(_specify
		(_modpath parallel positive 0 20
			(_port D in )
			(_port Q out )
		)
	)
)
V 000040 56 107 1265383418553 PODRV4V15
(_unit PODRV4V15
	(_specify
		(_modpath parallel positive 0 20
			(_port D in )
			(_port Q out )
		)
	)
)
V 000040 56 107 1265383419849 PODRV6V15
(_unit PODRV6V15
	(_specify
		(_modpath parallel positive 0 20
			(_port D in )
			(_port Q out )
		)
	)
)
V 000041 56 184 1265383425978 PTSOUT3V15
(_unit PTSOUT3V15
	(_specify
		(_modpath parallel positive 0 22
			(_port D in )
			(_port QT out )
		)
		(_modpath parallel unknown 0 23
			(_port OE in )
			(_port QT out )
		)
	)
)
V 000041 56 184 1265383427115 PTSOUT4V15
(_unit PTSOUT4V15
	(_specify
		(_modpath parallel positive 0 22
			(_port D in )
			(_port QT out )
		)
		(_modpath parallel unknown 0 23
			(_port OE in )
			(_port QT out )
		)
	)
)
V 000041 56 184 1265383428350 PTSOUT6V15
(_unit PTSOUT6V15
	(_specify
		(_modpath parallel positive 0 22
			(_port D in )
			(_port QT out )
		)
		(_modpath parallel unknown 0 23
			(_port OE in )
			(_port QT out )
		)
	)
)
V 000038 56 173 1265383429524 PWDMV15
(_unit PWDMV15
	(_specify
		(_tchk width 0 30
			(_port A (posedge) (_code  1 CHK_PWH*EQ*1))
		)
		(_tchk width 0 31
			(_port A (negedge) (_code  2 CHK_PWL*EQ*1))
		)
	)
)
V 000038 56 165 1265382730517 SBIHV15
(_unit SBIHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265384398688 SBIHV33
(_unit SBIHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382731583 SBISV15
(_unit SBISV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265384400046 SBISV33
(_unit SBISV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382732676 SBIX12V15
(_unit SBIX12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384401484 SBIX12V33
(_unit SBIX12V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382733677 SBIX16V15
(_unit SBIX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384402812 SBIX16V33
(_unit SBIX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382734879 SBIX24V15
(_unit SBIX24V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384404231 SBIX24V33
(_unit SBIX24V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382735970 SBIX32V15
(_unit SBIX32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384405609 SBIX32V33
(_unit SBIX32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382737036 SBIX3V15
(_unit SBIX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384407062 SBIX3V33
(_unit SBIX3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382738123 SBIX6V15
(_unit SBIX6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384408249 SBIX6V33
(_unit SBIX6V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382739239 SBIX8V15
(_unit SBIX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384409574 SBIX8V33
(_unit SBIX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382740365 SBN2X5V15
(_unit SBN2X5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384410874 SBN2X5V33
(_unit SBN2X5V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382741458 SBN3X8V15
(_unit SBN3X8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384412281 SBN3X8V33
(_unit SBN3X8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382742579 SBN4X10V15
(_unit SBN4X10V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384413624 SBN4X10V33
(_unit SBN4X10V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382743630 SBN6X16V15
(_unit SBN6X16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384415012 SBN6X16V33
(_unit SBN6X16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265382744783 SBN8X20V15
(_unit SBN8X20V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384416309 SBN8X20V33
(_unit SBN8X20V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382746016 SBNHV15
(_unit SBNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384851380 SBNHV15MC
(_unit SBNHV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265384417746 SBNHV33
(_unit SBNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382747067 SBNLV15
(_unit SBNLV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265384419181 SBNLV33
(_unit SBNLV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265382748161 SBNSV15
(_unit SBNSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384851390 SBNSV15MC
(_unit SBNSV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265384420500 SBNSV33
(_unit SBNSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265382749204 SBNV15
(_unit SBNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384851375 SBNV15MC
(_unit SBNV15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 164 1265384421793 SBNV33
(_unit SBNV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382750286 SBNX12V15
(_unit SBNX12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384423199 SBNX12V33
(_unit SBNX12V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382751407 SBNX16V15
(_unit SBNX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384424546 SBNX16V33
(_unit SBNX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382752504 SBNX24V15
(_unit SBNX24V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384425828 SBNX24V33
(_unit SBNX24V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265382753610 SBNX32V15
(_unit SBNX32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265384427137 SBNX32V33
(_unit SBNX32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382754708 SBNX3V15
(_unit SBNX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384428500 SBNX3V33
(_unit SBNX3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382755830 SBNX6V15
(_unit SBNX6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384429843 SBNX6V33
(_unit SBNX6V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265382756939 SBNX8V15
(_unit SBNX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384851280 SBNX8V15MC
(_unit SBNX8V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384431171 SBNX8V33
(_unit SBNX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382758208 SD210HV15
(_unit SD210HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384432562 SD210HV33
(_unit SD210HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382759268 SD210SV15
(_unit SD210SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384434168 SD210SV33
(_unit SD210SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265382760380 SD210V15
(_unit SD210V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265384435590 SD210V33
(_unit SD210V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382761579 SD211HV15
(_unit SD211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384436964 SD211HV33
(_unit SD211HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382762705 SD211SV15
(_unit SD211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384438402 SD211SV33
(_unit SD211SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265382763911 SD211V15
(_unit SD211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265384439712 SD211V33
(_unit SD211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382765006 SD212HV15
(_unit SD212HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384441043 SD212HV33
(_unit SD212HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382766111 SD212SV15
(_unit SD212SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384442358 SD212SV33
(_unit SD212SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265382767208 SD212V15
(_unit SD212V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265384443746 SD212V33
(_unit SD212V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382768348 SD213HV15
(_unit SD213HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384445250 SD213HV33
(_unit SD213HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382769443 SD213SV15
(_unit SD213SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384446578 SD213SV33
(_unit SD213SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265382770594 SD213V15
(_unit SD213V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265384447981 SD213V33
(_unit SD213V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000038 56 427 1265383430760 SHDMV15
(_unit SHDMV15
	(_specify
		(_tchk setuphold 0 30
			(_port CK (posedge))
			(_port A (posedge) (_code  1 CHK_PSH*EQ*1))
		)
		(_tchk setuphold 0 31
			(_port CK (posedge))
			(_port A (negedge) (_code  2 CHK_PSH*EQ*1))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port A (posedge) (_code  3 CHK_NSH*EQ*1))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port A (negedge) (_code  4 CHK_NSH*EQ*1))
		)
	)
)
V 000041 56 349 1265384450750 SYNCN2QV33
(_unit SYNCN2QV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 26
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk width 0 27
			(_port CK (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 38
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain Q1UDP in negedge)
		)
	)
)
V 000041 56 349 1265384452140 SYNCP2QV33
(_unit SYNCP2QV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 26
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk width 0 27
			(_port CK (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 38
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain Q1UDP in posedge)
		)
	)
)
V 000039 56 240 1265382774958 TBUFHV15
(_unit TBUFHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000039 56 240 1265384453403 TBUFHV33
(_unit TBUFHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000039 56 240 1265382776083 TBUFSV15
(_unit TBUFSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000039 56 240 1265384454668 TBUFSV33
(_unit TBUFSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000038 56 239 1265382777162 TBUFV15
(_unit TBUFV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000038 56 239 1265384456156 TBUFV33
(_unit TBUFV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000041 56 242 1265382778411 TBUFX16V15
(_unit TBUFX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000041 56 242 1265384457433 TBUFX16V33
(_unit TBUFX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000040 56 241 1265382779439 TBUFX8V15
(_unit TBUFX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000040 56 241 1265384458750 TBUFX8V33
(_unit TBUFX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 25
			(_port EN in )
			(_port Q out )
		)
	)
)
V 000039 56 166 1265382782708 TRANDV15
(_unit TRANDV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265384462875 TRANULPV33
(_unit TRANULPV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265384464216 TRANUV33
(_unit TRANUV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265382786052 XMUX21HV15
(_unit XMUX21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265384468387 XMUX21HV33
(_unit XMUX21HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265382787208 XMUX21SV15
(_unit XMUX21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265384469776 XMUX21SV33
(_unit XMUX21SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265382788395 XMUX21V15
(_unit XMUX21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265384471156 XMUX21V33
(_unit XMUX21V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265382789517 XNOR2HV15
(_unit XNOR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265384472625 XNOR2HV33
(_unit XNOR2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265382790673 XNOR2SV15
(_unit XNOR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265384473996 XNOR2SV33
(_unit XNOR2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265382791877 XNOR2V15
(_unit XNOR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265384475375 XNOR2V33
(_unit XNOR2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 1272 1265382793067 XNOR3HV15
(_unit XNOR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 1272 1265384476703 XNOR3HV33
(_unit XNOR3HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 1272 1265382794208 XNOR3SV15
(_unit XNOR3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 1272 1265384478125 XNOR3SV33
(_unit XNOR3SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265382795349 XNOR3V15
(_unit XNOR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265384479497 XNOR3V33
(_unit XNOR3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 3460 1265382796517 XNOR4HV15
(_unit XNOR4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 3460 1265384480891 XNOR4HV33
(_unit XNOR4HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 3460 1265382797614 XNOR4SV15
(_unit XNOR4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000041 56 3460 1265384482202 XNOR4SV33
(_unit XNOR4SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265382798735 XNOR4V15
(_unit XNOR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265384483637 XNOR4V33
(_unit XNOR4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265382799830 XOR2HV15
(_unit XOR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265384485031 XOR2HV33
(_unit XOR2HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265382800928 XOR2SV15
(_unit XOR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265384486328 XOR2SV33
(_unit XOR2SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 457 1265382802048 XOR2V15
(_unit XOR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265384851420 XOR2V15MC
(_unit XOR2V15MC
	(_specify
		(_specparam rdly real 0.00)
		(_specparam fdly real 0.00)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 457 1265384487641 XOR2V33
(_unit XOR2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 A)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265382803161 XOR3HV15
(_unit XOR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265384489263 XOR3HV33
(_unit XOR3HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265382804239 XOR3SV15
(_unit XOR3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265384490513 XOR3SV33
(_unit XOR3SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 1270 1265382805391 XOR3V15
(_unit XOR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 1270 1265384491814 XOR3V33
(_unit XOR3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265382806673 XOR4HV15
(_unit XOR4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265384493234 XOR4HV33
(_unit XOR4HV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265382807787 XOR4SV15
(_unit XOR4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265384494703 XOR4SV33
(_unit XOR4SV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 3458 1265382808908 XOR4V15
(_unit XOR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 3458 1265384496125 XOR4V33
(_unit XOR4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 249 1265384818627 XQ10MSFV33C
(_unit XQ10MSFV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port XLO in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port XLO in )
			(_port XHI out )
		)
	)
)
V 000042 56 249 1265384820018 XQ20MSFV33C
(_unit XQ20MSFV33C
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 32
			(_port XLO in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port XLO in )
			(_port XHI out )
		)
	)
)
