{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 20:12:45 2021 " "Info: Processing started: Mon May 17 20:12:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pingpang -c pingpang --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pingpang -c pingpang --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\] register yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 227.53 MHz 4.395 ns Internal " "Info: Clock \"clk\" has Internal fmax of 227.53 MHz between source register \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\]\" and destination register \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]\" (period= 4.395 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.186 ns + Longest register register " "Info: + Longest register to register delay is 4.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\] 1 REG LCFF_X18_Y19_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N5; Fanout = 1; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.420 ns) 1.197 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1 2 COMB LCCOMB_X18_Y18_N0 1 " "Info: 2: + IC(0.777 ns) + CELL(0.420 ns) = 1.197 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 1; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 1.866 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X18_Y18_N8 6 " "Info: 3: + IC(0.249 ns) + CELL(0.420 ns) = 1.866 ns; Loc. = LCCOMB_X18_Y18_N8; Fanout = 6; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 2.418 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|_~1 4 COMB LCCOMB_X18_Y18_N12 4 " "Info: 4: + IC(0.277 ns) + CELL(0.275 ns) = 2.418 ns; Loc. = LCCOMB_X18_Y18_N12; Fanout = 4; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|_~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 } "NODE_NAME" } } { "dcfifo_mixed_widths.tdf" "" { Text "d:/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 72 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.504 ns) 3.195 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|parity~COUT 5 COMB LCCOMB_X18_Y18_N14 2 " "Info: 5: + IC(0.273 ns) + CELL(0.504 ns) = 3.195 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|parity~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.266 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera0~COUT 6 COMB LCCOMB_X18_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.266 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera0~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.337 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera1~COUT 7 COMB LCCOMB_X18_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.337 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera1~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.408 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera2~COUT 8 COMB LCCOMB_X18_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.408 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera2~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.479 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera3~COUT 9 COMB LCCOMB_X18_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.479 ns; Loc. = LCCOMB_X18_Y18_N22; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera3~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.550 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera4~COUT 10 COMB LCCOMB_X18_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.550 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera4~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.621 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera5~COUT 11 COMB LCCOMB_X18_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.621 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 2; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera5~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.692 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera6~COUT 12 COMB LCCOMB_X18_Y18_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 1; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera6~COUT'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.102 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera7 13 COMB LCCOMB_X18_Y18_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.102 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 1; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|countera7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.186 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 14 REG LCFF_X18_Y18_N31 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 4.186 ns; Loc. = LCFF_X18_Y18_N31; Fanout = 2; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 62.35 % ) " "Info: Total cell delay = 2.610 ns ( 62.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 37.65 % ) " "Info: Total interconnect delay = 1.576 ns ( 37.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.186 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.777ns 0.249ns 0.277ns 0.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.420ns 0.275ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 424 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 424; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.537 ns) 2.654 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\] 3 REG LCFF_X18_Y18_N31 2 " "Info: 3: + IC(0.910 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X18_Y18_N31; Fanout = 2; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|a_graycounter_31c:wrptr_g1p\|counter_ffa\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.50 % ) " "Info: Total cell delay = 1.526 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.50 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.218ns 0.910ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 424 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 424; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.537 ns) 2.649 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\] 3 REG LCFF_X18_Y19_N5 1 " "Info: 3: + IC(0.905 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X18_Y19_N5; Fanout = 1; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.61 % ) " "Info: Total cell delay = 1.526 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} } { 0.000ns 0.000ns 0.218ns 0.905ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.218ns 0.910ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} } { 0.000ns 0.000ns 0.218ns 0.905ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_31c.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/a_graycounter_31c.tdf" 79 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.186 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.186 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|_~1 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|parity~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera0~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera1~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera2~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera3~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera4~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera5~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera6~COUT {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|countera7 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.777ns 0.249ns 0.277ns 0.273ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.420ns 0.275ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|a_graycounter_31c:wrptr_g1p|counter_ffa[7] {} } { 0.000ns 0.000ns 0.218ns 0.910ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} } { 0.000ns 0.000ns 0.218ns 0.905ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg5 data1\[12\] clk 4.224 ns memory " "Info: tsu for memory \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg5\" (data pin = \"data1\[12\]\", clock pin = \"clk\") is 4.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.899 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data1\[12\] 1 PIN PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B13; Fanout = 1; PIN Node = 'data1\[12\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1[12] } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 64 16 184 80 "data1\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.953 ns) + CELL(0.106 ns) 6.899 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg5 2 MEM M4K_X17_Y19 1 " "Info: 2: + IC(5.953 ns) + CELL(0.106 ns) = 6.899 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.059 ns" { data1[12] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 13.71 % ) " "Info: Total cell delay = 0.946 ns ( 13.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.953 ns ( 86.29 % ) " "Info: Total interconnect delay = 5.953 ns ( 86.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { data1[12] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { data1[12] {} data1[12]~combout {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 5.953ns } { 0.000ns 0.840ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.710 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 424 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 424; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.660 ns) 2.710 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg5 3 MEM M4K_X17_Y19 1 " "Info: 3: + IC(0.843 ns) + CELL(0.660 ns) = 2.710 ns; Loc. = M4K_X17_Y19; Fanout = 1; MEM Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a7~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 257 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 60.85 % ) " "Info: Total cell delay = 1.649 ns ( 60.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 39.15 % ) " "Info: Total interconnect delay = 1.061 ns ( 39.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.218ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.899 ns" { data1[12] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.899 ns" { data1[12] {} data1[12]~combout {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 5.953ns } { 0.000ns 0.840ns 0.106ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a7~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.218ns 0.843ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk wrfull_1 yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\] 9.624 ns register " "Info: tco from clock \"clk\" to destination pin \"wrfull_1\" through register \"yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\]\" is 9.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.649 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 424 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 424; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.537 ns) 2.649 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\] 3 REG LCFF_X18_Y19_N5 1 " "Info: 3: + IC(0.905 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X18_Y19_N5; Fanout = 1; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.61 % ) " "Info: Total cell delay = 1.526 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} } { 0.000ns 0.000ns 0.218ns 0.905ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.725 ns + Longest register pin " "Info: + Longest register to pin delay is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\] 1 REG LCFF_X18_Y19_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N5; Fanout = 1; REG Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe10\|dffe12a\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "db/dffpipe_2v8.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/dffpipe_2v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.420 ns) 1.197 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1 2 COMB LCCOMB_X18_Y18_N0 1 " "Info: 2: + IC(0.777 ns) + CELL(0.420 ns) = 1.197 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 1; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 1.866 ns yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5 3 COMB LCCOMB_X18_Y18_N8 6 " "Info: 3: + IC(0.249 ns) + CELL(0.420 ns) = 1.866 ns; Loc. = LCCOMB_X18_Y18_N8; Fanout = 6; COMB Node = 'yibu:inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|cmpr_s16:wrfull_eq_comp\|result_wire\[0\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_s16.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/cmpr_s16.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(2.758 ns) 6.725 ns wrfull_1 4 PIN PIN_G12 0 " "Info: 4: + IC(2.101 ns) + CELL(2.758 ns) = 6.725 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'wrfull_1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull_1 } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 0 680 856 16 "wrfull_1" "" } { 64 432 479 80 "wrfull_1" "" } { 112 584 640 128 "wrfull_1" "" } { -8 592 680 8 "wrfull_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.598 ns ( 53.50 % ) " "Info: Total cell delay = 3.598 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.127 ns ( 46.50 % ) " "Info: Total interconnect delay = 3.127 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull_1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} wrfull_1 {} } { 0.000ns 0.777ns 0.249ns 2.101ns } { 0.000ns 0.420ns 0.420ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk clk~clkctrl yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} } { 0.000ns 0.000ns 0.218ns 0.905ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 wrfull_1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe10|dffe12a[7] {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~1 {} yibu:inst1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|cmpr_s16:wrfull_eq_comp|result_wire[0]~5 {} wrfull_1 {} } { 0.000ns 0.777ns 0.249ns 2.101ns } { 0.000ns 0.420ns 0.420ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0 data2\[0\] clk 0.406 ns memory " "Info: th for memory \"yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0\" (data pin = \"data2\[0\]\", clock pin = \"clk\") is 0.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.708 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 424 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 424; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { -8 16 184 8 "clk" "" } { -16 184 272 0 "clk" "" } { 64 608 640 80 "clk" "" } { 360 208 328 376 "clk" "" } { 144 192 272 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.660 ns) 2.708 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0 3 MEM M4K_X41_Y20 1 " "Info: 3: + IC(0.841 ns) + CELL(0.660 ns) = 2.708 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 60.89 % ) " "Info: Total cell delay = 1.649 ns ( 60.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 39.11 % ) " "Info: Total interconnect delay = 1.059 ns ( 39.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { clk clk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.708 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.218ns 0.841ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.536 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns data2\[0\] 1 PIN PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M21; Fanout = 1; PIN Node = 'data2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[0] } "NODE_NAME" } } { "pingpang.bdf" "" { Schematic "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/pingpang.bdf" { { 280 24 192 296 "data2\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.106 ns) 2.536 ns yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0 2 MEM M4K_X41_Y20 1 " "Info: 2: + IC(1.441 ns) + CELL(0.106 ns) = 2.536 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'yibu:inst2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_uij1:auto_generated\|altsyncram_cnu:fifo_ram\|ram_block5a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { data2[0] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cnu.tdf" "" { Text "D:/实验/数字系统实验/硬件描述训练/a级任务/pingpang/db/altsyncram_cnu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 43.18 % ) " "Info: Total cell delay = 1.095 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 56.82 % ) " "Info: Total interconnect delay = 1.441 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { data2[0] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { data2[0] {} data2[0]~combout {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { clk clk~clkctrl yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.708 ns" { clk {} clk~combout {} clk~clkctrl {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.218ns 0.841ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { data2[0] yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { data2[0] {} data2[0]~combout {} yibu:inst2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uij1:auto_generated|altsyncram_cnu:fifo_ram|ram_block5a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.441ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 20:12:46 2021 " "Info: Processing ended: Mon May 17 20:12:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
