

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 127 clock pin(s) of sequential element(s)
0 instances converted, 127 sequential instances remain driven by gated/generated clocks

====================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Unconverted Fanout     Sample Instance                          Explanation            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       Gowin_PLL_isnt.pll_inst.CLKOUTD     PLL                    98                     LCD_Controller_inst.r_hInVisibleArea     Black box on clock path
@KP:ckid0_1       Gowin_PLL_isnt.pll_inst.CLKOUT      PLL                    29                     DeltaSigma_DAC_inst.sigma[6:0]           Black box on clock path
====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

