{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558529132106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558529132114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 20:45:31 2019 " "Processing started: Wed May 22 20:45:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558529132114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558529132114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGS_MD -c REGS_MD " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGS_MD -c REGS_MD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558529132114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558529132558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558529132558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558529142343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558529142343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Found entity 1: REGS_MD" {  } { { "REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558529142344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558529142344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGS_MD " "Elaborating entity \"REGS_MD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558529142386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst6\"" {  } { { "REGS_MD.bdf" "inst6" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"LPM_LATCH:inst6\"" {  } { { "REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst6 " "Instantiated megafunction \"LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558529142414 ""}  } { { "REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 720 832 176 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558529142414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI LPM_BUSTRI:inst9 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"LPM_BUSTRI:inst9\"" {  } { { "REGS_MD.bdf" "inst9" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 280 424 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_BUSTRI:inst9 " "Elaborated megafunction instantiation \"LPM_BUSTRI:inst9\"" {  } { { "REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 280 424 160 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_BUSTRI:inst9 " "Instantiated megafunction \"LPM_BUSTRI:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558529142432 ""}  } { { "REGS_MD.bdf" "" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 64 280 424 160 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558529142432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "REGS_MD.bdf" "inst" { Schematic "E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf" { { 168 280 424 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558529142476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558529142476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558529142476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558529142476 ""}  } { { "counter.v" "" { Text "E:/CPU/A_CPU_REGS_MD/counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558529142476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t6j " "Found entity 1: cntr_t6j" {  } { { "db/cntr_t6j.tdf" "" { Text "E:/CPU/A_CPU_REGS_MD/db/cntr_t6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558529142526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558529142526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t6j counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated " "Elaborating entity \"cntr_t6j\" for hierarchy \"counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_t6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529142527 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[7\] lpm_latch:inst6\|latches\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[7\]\" to the node \"lpm_latch:inst6\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[6\] lpm_latch:inst6\|latches\[6\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[6\]\" to the node \"lpm_latch:inst6\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[5\] lpm_latch:inst6\|latches\[5\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[5\]\" to the node \"lpm_latch:inst6\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[4\] lpm_latch:inst6\|latches\[4\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[4\]\" to the node \"lpm_latch:inst6\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[3\] lpm_latch:inst6\|latches\[3\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[3\]\" to the node \"lpm_latch:inst6\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[2\] lpm_latch:inst6\|latches\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[2\]\" to the node \"lpm_latch:inst6\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[1\] lpm_latch:inst6\|latches\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[1\]\" to the node \"lpm_latch:inst6\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_bustri:inst9\|dout\[0\] lpm_latch:inst6\|latches\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_bustri:inst9\|dout\[0\]\" to the node \"lpm_latch:inst6\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558529142867 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1558529142867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558529142947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558529143359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558529143359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558529143394 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558529143394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558529143394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558529143394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558529143404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 20:45:43 2019 " "Processing ended: Wed May 22 20:45:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558529143404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558529143404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558529143404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558529143404 ""}
