#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Nov 17 14:35:08 2024
# Process ID: 20428
# Current directory: C:/Users/nicol/Documents/GitHub/tx-16-QAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1236 C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.xpr
# Log file: C:/Users/nicol/Documents/GitHub/tx-16-QAM/vivado.log
# Journal file: C:/Users/nicol/Documents/GitHub/tx-16-QAM\vivado.jou
# Running On: workstation, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 34307 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.859 ; gain = 29.121
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/DDS_splitter.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/QAM_mapper.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Reset.vhd C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/locked_checker.vhd}]
update_module_reference DDS_MULT_ADDER_DDS_splitter_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name DDS_splitter Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
Reading block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd>...
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - Q_RRC
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - I_RRC
Adding component instance block -- xilinx.com:module_ref:DDS_splitter:1.0 - DDS_splitter
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/DDS_splitter'.
Given inputs for module-source, Top-module name : DDS_splitter, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - Q_mult
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - I_mult
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:module_ref:QAM_mapper:1.0 - QAM_mapper_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/QAM_mapper_0'.
Given inputs for module-source, Top-module name : QAM_mapper, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <DDS_MULT_ADDER> from block design file <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd>
create_bd_design "design_1"
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2613] The output directory c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1 for design_1 cannot be found.
update_compile_order -fileset sources_1
create_bd_cell -type container -reference CLOCKS CLOCKS_0
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\CLOCKS_inst_0\CLOCKS_inst_0.bd> 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\CLOCKS_inst_0\CLOCKS_inst_0.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/CLOCKS_inst_0/ui/bd_949032b1.ui> 
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1629.918 ; gain = 154.668
create_bd_cell -type container -reference DDS_MULT_ADDER DDS_MULT_ADDER_0
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\DDS_MULT_ADDER_inst_0\DDS_MULT_ADDER_inst_0.bd> 
CRITICAL WARNING: [BD 41-1344] Reset pin /dds_compiler_0/aresetn (associated clock /dds_compiler_0/aclk) is connected to reset source /aresetn (synchronous to clock source /clk_192MHz).
This may prevent design from meeting timing. Instead it should be connected to reset source /aresetn.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /I_mult PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /I_mult PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Q_mult PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Q_mult PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\DDS_MULT_ADDER_inst_0\DDS_MULT_ADDER_inst_0.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/DDS_MULT_ADDER_inst_0/ui/bd_98a89a6b.ui> 
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.148 ; gain = 32.230
set_property location {2 459 453} [get_bd_cells DDS_MULT_ADDER_0]
create_bd_cell -type container -reference XADC_FIFO XADC_FIFO_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\XADC_FIFO_inst_0\XADC_FIFO_inst_0.bd> 
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/dclk_in have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 52000000 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\XADC_FIFO_inst_0\XADC_FIFO_inst_0.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/XADC_FIFO_inst_0/ui/bd_524adff3.ui> 
set_property location {2 386 134} [get_bd_cells XADC_FIFO_0]
set_property location {2.5 928 123} [get_bd_cells DDS_MULT_ADDER_0]
set_property location {1 120 431} [get_bd_cells CLOCKS_0]
connect_bd_net [get_bd_pins CLOCKS_0/clk_192MHz] [get_bd_pins DDS_MULT_ADDER_0/clk_192MHz] -boundary_type upper
connect_bd_net [get_bd_pins CLOCKS_0/clk_52MHz] [get_bd_pins XADC_FIFO_0/clk_52MHz] -boundary_type upper
connect_bd_net [get_bd_pins CLOCKS_0/clk_576MHz] [get_bd_pins DDS_MULT_ADDER_0/clk_576MHz] -boundary_type upper
connect_bd_net [get_bd_pins CLOCKS_0/locked] [get_bd_pins XADC_FIFO_0/locked_clk] -boundary_type upper
connect_bd_net [get_bd_pins DDS_MULT_ADDER_0/rst] [get_bd_pins CLOCKS_0/locked] -boundary_type upper
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
delete_bd_objs [get_bd_nets aresetn_0_1]
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/arst_sync.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/arst_sync.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference arst_sinc arst_sinc_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_RESET'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR52'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_CONTADOR26'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nicol/Documents/GitHub/tx-16-QAM/IP_FSM_FIFO'.
connect_bd_net [get_bd_ports aresetn] [get_bd_pins arst_sinc_0/input_signal]
connect_bd_net [get_bd_pins arst_sinc_0/output_signal] [get_bd_pins dds_compiler_0/aresetn]
save_bd_design
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
update_compile_order -fileset sources_1
set_property location {1 120 236} [get_bd_cells arst_sinc_0]
set_property location {1 120 229} [get_bd_cells arst_sinc_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
upgrade_bd_cells [get_bd_cells /DDS_MULT_ADDER_0]
INFO: [BD 41-1794] Referenced block design(DDS_MULT_ADDER.bd) is not validated, the design will be opening in background if not open and then validating...
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /I_mult PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /I_mult PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Q_mult PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Q_mult PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\DDS_MULT_ADDER_inst_0\DDS_MULT_ADDER_inst_0.bd> 
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\DDS_MULT_ADDER_inst_0\DDS_MULT_ADDER_inst_0.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/DDS_MULT_ADDER_inst_0/ui/bd_98a89a6b.ui> 
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.gen\sources_1\bd\design_1\bd\DDS_MULT_ADDER_inst_0\DDS_MULT_ADDER_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'DDS_MULT_ADDER.bd' of Block Design Container </DDS_MULT_ADDER_0>
upgrade_bd_cells: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2007.316 ; gain = 0.000
delete_bd_objs [get_bd_nets CLOCKS_0_clk_192MHz] [get_bd_nets CLOCKS_0_clk_576MHz] [get_bd_cells DDS_MULT_ADDER_0]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/DDS_MULT_ADDER.bd}
delete_bd_objs [get_bd_nets aresetn_1] [get_bd_ports aresetn]
connect_bd_net [get_bd_ports rst] [get_bd_pins arst_sinc_0/input_signal]
save_bd_design
Wrote  : <C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.srcs\sources_1\bd\DDS_MULT_ADDER\DDS_MULT_ADDER.bd> 
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/DDS_MULT_ADDER/ui/bd_8cf3004b.ui> 
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/CLOCKS_inst_0/CLOCKS_inst_0.bd] -no_script -reset -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/CLOCKS_inst_0/CLOCKS_inst_0.bd'
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/XADC_FIFO_inst_0/XADC_FIFO_inst_0.bd] -no_script -reset -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/design_1/bd/XADC_FIFO_inst_0/XADC_FIFO_inst_0.bd'
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
