ISim log file
Running: /home/karboski/git/HCR_instrument/fpga/HMC_r5/HMC_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/karboski/git/HCR_instrument/fpga/HMC_r5/HMC_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101110
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:Bad EMS_OUT at 0101101
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:EMS error not detected
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:EMS error not detected
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:EMS error not detected
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/home/karboski/Xilinx/Vivado/2019.2/data/ip/core_licenses:/h/eol/karboski/.Xilinx:/home/karboski/Xilinx/Vivado/2021.1/data/ip/core_licenses:2100@krole.eol.ucar.edu' in /h/eol/karboski/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all

** Failure:(NO ERROR) End of stimulus
User(VHDL) Code Called Simulation Stop
In process x_HMC_src.tb.vhd:EMS_BIT 
 
INFO: Simulator is stopped.
# exit 0
