info x 101 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 516 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pfpga_dma
term mark 194 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

var add 18 0 0 226 35 0 516 100 50 50 5 85 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 19 0 0 226 36 0 516 100 50 50 5 85 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 1 31 0 228 10 0 516 100 50 50 5 85 0 0 0 0 PGPG_REG3Instd_logic_vectorRISING_EDGECLK
var add 3 0 0 226 12 0 516 100 50 50 5 85 0 0 0 0 Hit_PGPG_REG3Instd_logicRISING_EDGECLK
var add 4 12 0 228 15 0 516 100 50 50 5 85 0 0 0 0 MEM_ADAInstd_logic_vectorRISING_EDGECLK
var add 5 0 0 226 16 0 516 100 50 50 5 85 0 0 0 0 MEM_WEHAInstd_logicRISING_EDGECLK
var add 6 0 0 226 17 0 516 100 50 50 5 85 0 0 0 0 MEM_WELAInstd_logicRISING_EDGECLK
var add 7 63 0 228 18 0 516 100 50 50 5 85 0 0 0 0 MEM_DTIAInstd_logic_vectorRISING_EDGECLK
var add 11 63 0 228 25 0 516 100 50 50 5 85 0 0 0 0 DBUS_idataInstd_logic_vectorRISING_EDGECLK
var add 17 63 0 228 33 0 516 100 50 50 5 85 0 0 0 0 MEM_DTOBInstd_logic_vectorRISING_EDGECLK
var add 2 31 0 228 11 0 516 100 50 50 5 85 0 0 0 0 GPREG0Outstd_logic_vectorRISING_EDGECLK
var add 8 3 0 228 22 0 516 100 50 50 5 85 0 0 0 0 DMAW_ENABLEOutstd_logic_vectorRISING_EDGECLK
var add 9 3 0 228 23 0 516 100 50 50 5 85 0 0 0 0 DMAR_ENABLEOutstd_logic_vectorRISING_EDGECLK
var add 10 63 0 228 24 0 516 100 50 50 5 85 0 0 0 0 DBUS_PortOutstd_logic_vectorRISING_EDGECLK
var add 12 0 0 226 26 0 516 100 50 50 5 85 0 0 0 0 DBUS_HiZOutstd_logicRISING_EDGECLK
var add 13 12 0 228 29 0 516 100 50 50 5 85 0 0 0 0 MEM_ADBOutstd_logic_vectorRISING_EDGECLK
var add 14 0 0 226 30 0 516 100 50 50 5 85 0 0 0 0 MEM_WEHBOutstd_logicRISING_EDGECLK
var add 15 0 0 226 31 0 516 100 50 50 5 85 0 0 0 0 MEM_WELBOutstd_logicRISING_EDGECLK
var add 16 63 0 228 32 0 516 100 50 50 5 85 0 0 0 0 MEM_DTIBOutstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 179 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000000000000
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000
cell fill 5 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0111111110000
cell fill 5 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0111111110010
cell fill 5 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0111111110100
cell fill 5 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0111111110110
cell fill 5 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101110000
cell fill 5 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101110010
cell fill 5 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101110100
cell fill 5 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101110110
cell fill 5 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101111000
cell fill 5 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101111010
cell fill 5 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101111100
cell fill 5 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000100
cell fill 5 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000110
cell fill 5 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101111000
cell fill 5 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0011101111010
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 8 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000001010
cell fill 8 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000001011
cell fill 8 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000001100
cell fill 8 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000001101
cell fill 8 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000001
cell fill 8 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000010
cell fill 8 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000011
cell fill 8 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000100
cell fill 8 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000101
cell fill 8 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000110
cell fill 8 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000001111111111110000000000000111
cell fill 8 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000011101110111011101110000000000000100
cell fill 8 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000011101110111011101110000000000000110
cell fill 8 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1001100110011001100110011001100110001000100010001000100010001000
cell fill 8 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1011101110111011101110111011101110101010101010101010101010101010
cell fill 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
time info 50 50 5 85 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c:\cygwin\home\administrator\fkit\pci64\rtl\pfpga_dma.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 404 21 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = c:\cygwin\home\administrator\fkit\pci64\rtl\pfpga_dma.vhd
Thu Dec 16 14:21:33 2004
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
