{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699786562290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699786562290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 13:56:02 2023 " "Processing started: Sun Nov 12 13:56:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699786562290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786562290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4lab -c 4lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4lab -c 4lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786562290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699786562783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699786562783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snail_mur.sv 1 1 " "Found 1 design units, including 1 entities, in source file snail_mur.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snail_mur " "Found entity 1: snail_mur" {  } { { "snail_mur.sv" "" { Text "E:/4 lab/snail_mur.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699786568999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786568999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snail_mealey.sv 1 1 " "Found 1 design units, including 1 entities, in source file snail_mealey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snail_mealey " "Found entity 1: snail_mealey" {  } { { "snail_mealey.sv" "" { Text "E:/4 lab/snail_mealey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699786569000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786569000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "E:/4 lab/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699786569000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786569000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699786569001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786569001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top.sv(7) " "Verilog HDL Implicit Net warning at top.sv(7): created implicit net for \"rst\"" {  } { { "top.sv" "" { Text "E:/4 lab/top.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699786569001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg16 " "Elaborating entity \"reg16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699786569019 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q_par reg16.sv(4) " "Output port \"Q_par\" at reg16.sv(4) has no driver" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699786569020 "|reg16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q_pos reg16.sv(5) " "Output port \"Q_pos\" at reg16.sv(5) has no driver" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699786569020 "|reg16"}
{ "Warning" "WSGN_EMPTY_SHELL" "reg16 " "Entity \"reg16\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1699786569020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[0\] GND " "Pin \"Q_par\[0\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[1\] GND " "Pin \"Q_par\[1\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[2\] GND " "Pin \"Q_par\[2\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[3\] GND " "Pin \"Q_par\[3\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[4\] GND " "Pin \"Q_par\[4\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[5\] GND " "Pin \"Q_par\[5\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[6\] GND " "Pin \"Q_par\[6\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[7\] GND " "Pin \"Q_par\[7\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[8\] GND " "Pin \"Q_par\[8\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[9\] GND " "Pin \"Q_par\[9\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[10\] GND " "Pin \"Q_par\[10\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[11\] GND " "Pin \"Q_par\[11\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[12\] GND " "Pin \"Q_par\[12\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[13\] GND " "Pin \"Q_par\[13\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[14\] GND " "Pin \"Q_par\[14\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_par\[15\] GND " "Pin \"Q_par\[15\]\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_par[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q_pos GND " "Pin \"Q_pos\" is stuck at GND" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699786569294 "|reg16|Q_pos"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699786569294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699786569389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699786569389 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_rst " "No output dependent on input pin \"_rst\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|_rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "No output dependent on input pin \"D\[4\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "No output dependent on input pin \"D\[5\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[6\] " "No output dependent on input pin \"D\[6\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[7\] " "No output dependent on input pin \"D\[7\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[8\] " "No output dependent on input pin \"D\[8\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[9\] " "No output dependent on input pin \"D\[9\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[10\] " "No output dependent on input pin \"D\[10\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[11\] " "No output dependent on input pin \"D\[11\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[12\] " "No output dependent on input pin \"D\[12\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[13\] " "No output dependent on input pin \"D\[13\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[14\] " "No output dependent on input pin \"D\[14\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[15\] " "No output dependent on input pin \"D\[15\]\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|D[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn1 " "No output dependent on input pin \"btn1\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|btn1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn2 " "No output dependent on input pin \"btn2\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|btn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn3 " "No output dependent on input pin \"btn3\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|btn3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn4 " "No output dependent on input pin \"btn4\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|btn4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn5 " "No output dependent on input pin \"btn5\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|btn5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn6 " "No output dependent on input pin \"btn6\"" {  } { { "reg16.sv" "" { Text "E:/4 lab/reg16.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699786569406 "|reg16|btn6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699786569406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699786569407 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699786569407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699786569407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699786569423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 13:56:09 2023 " "Processing ended: Sun Nov 12 13:56:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699786569423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699786569423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699786569423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699786569423 ""}
