0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sim_1/new/d_flipflop_tb.v,1650898861,verilog,,,,d_flipflop_tb,,,,,,,,
C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sim_1/new/shift_reg_tb.v,1650920794,verilog,,,,shift_reg_tb,,,,,,,,
C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/d_flipflop.v,1650921999,verilog,,C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/mux.v,,d_flipflop,,,,,,,,
C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/mux.v,1650919223,verilog,,C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/shift_reg.v,,mux_2_1,,,,,,,,
C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sources_1/new/shift_reg.v,1650921398,verilog,,C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_UART/EdgeA7_UART.srcs/sim_1/new/shift_reg_tb.v,,shift_reg,,,,,,,,
