INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'iathanasi' on host 'localhost' (Linux_x86_64 version 5.14.21-150400.24.97-default) on Fri Jun 07 16:22:25 EEST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.4"
INFO: [HLS 200-10] In directory '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal'
Sourcing Tcl script '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project LSAL_HW 
INFO: [HLS 200-10] Opening project '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW'.
INFO: [HLS 200-1510] Running: set_top compute_matrices 
INFO: [HLS 200-1510] Running: add_files hw_baseline/Vitis_HLS/lsal.cpp 
INFO: [HLS 200-10] Adding design file 'hw_baseline/Vitis_HLS/lsal.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw_baseline/Vitis_HLS/lsal_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw_baseline/Vitis_HLS/lsal_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 0 compute_matrices/second_row_scan 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 0 compute_matrices/first_row_scan 
INFO: [HLS 200-1510] Running: csim_design -argv 8 9 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../hw_baseline/Vitis_HLS/lsal_test.cpp in debug mode
   Generating csim.exe
Starting Local Alignment Code 
 max index is in position (13, 5) 
x: 1 y:0 dir: 0
x: 1 y:1 dir: 2
x: 1 y:2 dir: 2
x: 1 y:3 dir: 0
x: 1 y:4 dir: 0
x: 1 y:5 dir: 0
x: 1 y:6 dir: 2
x: 1 y:7 dir: 2
x: 2 y:0 dir: 2
x: 2 y:1 dir: 1
x: 2 y:2 dir: 2
x: 2 y:3 dir: 2
x: 2 y:4 dir: 3
x: 2 y:5 dir: 3
x: 2 y:6 dir: 1
x: 2 y:7 dir: 1
x: 3 y:0 dir: 2
x: 3 y:1 dir: 2
x: 3 y:2 dir: 2
x: 3 y:3 dir: 2
x: 3 y:4 dir: 3
x: 3 y:5 dir: 3
x: 3 y:6 dir: 3
x: 3 y:7 dir: 1
x: 4 y:0 dir: 1
x: 4 y:1 dir: 2
x: 4 y:2 dir: 3
x: 4 y:3 dir: 1
x: 4 y:4 dir: 2
x: 4 y:5 dir: 2
x: 4 y:6 dir: 2
x: 4 y:7 dir: 2
x: 5 y:0 dir: 0
x: 5 y:1 dir: 1
x: 5 y:2 dir: 2
x: 5 y:3 dir: 1
x: 5 y:4 dir: 2
x: 5 y:5 dir: 3
x: 5 y:6 dir: 1
x: 5 y:7 dir: 2
x: 6 y:0 dir: 0
x: 6 y:1 dir: 1
x: 6 y:2 dir: 2
x: 6 y:3 dir: 1
x: 6 y:4 dir: 1
x: 6 y:5 dir: 2
x: 6 y:6 dir: 3
x: 6 y:7 dir: 3
x: 7 y:0 dir: 2
x: 7 y:1 dir: 1
x: 7 y:2 dir: 2
x: 7 y:3 dir: 2
x: 7 y:4 dir: 1
x: 7 y:5 dir: 1
x: 7 y:6 dir: 2
x: 7 y:7 dir: 2
x: 8 y:0 dir: 1
x: 8 y:1 dir: 2
x: 8 y:2 dir: 1
x: 8 y:3 dir: 2
x: 8 y:4 dir: 2
x: 8 y:5 dir: 1
x: 8 y:6 dir: 2
x: 8 y:7 dir: 2
both ended

******** Similarity Matrix HW ********
0 0 0 0 0 0 0 0 
0 2 0 0 0 0 0 0 
2 2 1 0 0 0 0 0 
2 1 1 0 0 0 0 0 
1 1 4 0 0 0 0 0 
0 4 3 3 0 0 0 0 
0 3 3 6 2 0 2 0 
2 2 3 5 5 1 2 2 
1 1 2 4 5 4 1 4 

******** Similarity Matrix SW ********
0 2 1 0 0 0 2 2 
0 2 1 0 0 0 2 4 
2 1 4 3 2 1 1 3 
2 1 3 6 5 4 3 2 
1 4 3 5 5 4 6 5 
0 3 3 4 7 6 5 5 
0 2 2 3 6 9 8 7 
2 1 4 4 5 8 8 7 
1 1 3 3 6 7 7 7 

******** Direction Matrix HW meta thn allagh ********
 C NW  W  C  C  C NW NW 
 C NW NW  C  C  C NW NW 
NW  N NW NW  W  W  N  N 
NW NW NW NW  W  W  W  N 
 N NW  W  N NW NW NW NW 
 C  N NW  N NW  W  N NW 
 C  N NW  N  N NW  W  W 
NW  N NW NW  N  N NW NW 
 N NW  N NW NW  N NW NW 

******** Direction Matrix SW ********
 C NW  W  C  C  C NW NW 
 C NW NW  C  C  C NW NW 
NW  N NW NW  W  W  N  N 
NW NW NW NW  W  W  W  N 
 N NW  W  N NW NW NW NW 
 C  N NW  N NW  W  N NW 
 C  N NW  N  N NW  W  W 
NW  N NW NW  N  N NW NW 
 N NW  N NW NW  N NW NW 
computation ended!- RESULTS CORRECT 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.5 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.46 seconds; current allocated memory: 162.155 MB.
