// Seed: 4188683400
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    output wor id_8
    , id_49,
    input tri1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wand id_13,
    output wire id_14,
    output wire id_15,
    output wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    output supply1 id_20,
    output tri id_21,
    input supply0 id_22,
    input uwire id_23,
    input supply0 id_24,
    output wor id_25,
    input wand id_26,
    input supply1 id_27,
    input uwire id_28,
    output wor id_29,
    output wire id_30,
    output uwire id_31,
    input supply0 id_32,
    input wire id_33,
    input wand id_34,
    input supply0 id_35,
    input tri0 id_36,
    output uwire id_37,
    input tri id_38,
    output supply1 id_39,
    input tri1 id_40,
    input uwire id_41,
    input tri0 id_42,
    output tri1 id_43,
    input tri id_44,
    input tri0 id_45,
    input supply1 id_46,
    input tri0 id_47
);
  wire id_50;
  id_51(
      .id_0(id_36)
  );
  wire id_52;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    inout tri0 id_7
);
  if (id_5) begin
    uwire id_9;
    assign id_7 = 1;
    assign id_9 = 1;
  end else begin
    wire id_10;
  end
  module_0(
      id_7,
      id_5,
      id_5,
      id_1,
      id_3,
      id_3,
      id_7,
      id_6,
      id_3,
      id_5,
      id_0,
      id_7,
      id_5,
      id_7,
      id_3,
      id_7,
      id_0,
      id_7,
      id_7,
      id_6,
      id_0,
      id_3,
      id_1,
      id_4,
      id_7,
      id_7,
      id_4,
      id_4,
      id_1,
      id_0,
      id_3,
      id_0,
      id_6,
      id_4,
      id_1,
      id_5,
      id_7,
      id_3,
      id_7,
      id_3,
      id_5,
      id_1,
      id_6,
      id_7,
      id_2,
      id_1,
      id_2,
      id_1
  );
  wire id_11;
endmodule
