// Seed: 350857820
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2
    , id_38, id_39,
    output wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    input supply1 id_13,
    output tri id_14,
    output supply1 id_15,
    input supply0 id_16,
    input wor id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wire id_21,
    input tri0 id_22,
    output tri1 id_23,
    output wire id_24,
    input wand id_25,
    output tri id_26,
    input tri id_27,
    input wire id_28,
    output uwire id_29,
    output wor id_30,
    output wor id_31,
    input tri id_32,
    input uwire id_33,
    output tri0 id_34,
    output wor id_35,
    input tri1 id_36
);
  assign id_23 = id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  wire id_2,
    input  tri0 id_3
);
  wire id_5;
  module_0(
      id_0,
      id_3,
      id_2,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2
  );
endmodule
