// Seed: 4262474098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_5;
  wire id_9, id_10, id_11;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd33,
    parameter id_2 = 32'd48,
    parameter id_6 = 32'd90
) (
    output uwire id_0,
    input wor _id_1,
    input supply1 _id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri1 id_5[-1 : id_6],
    input tri _id_6,
    output wor id_7,
    output logic id_8
);
  always id_8 <= #1 id_2;
  logic [7:0] id_10 = id_10[id_1];
  logic [7:0][-1 'h0 ?  ~  -1 : id_2] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
  xnor primCall (id_7, id_5, id_11, id_3, id_10);
endmodule
