[{"DBLP title": "Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2012, "MAG papers": [{"PaperId": 2092503884, "PaperTitle": "easy formal specification and validation of unbounded networks on chips architectures", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"radboud university nijmegen": 1.0, "open university": 1.0}}], "source": "ES"}, {"DBLP title": "System-Level Synthesis for Wireless Sensor Node Controllers: A Complete Design Flow.", "DBLP authors": ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "year": 2012, "MAG papers": [{"PaperId": 2092727031, "PaperTitle": "system level synthesis for wireless sensor node controllers a complete design flow", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"lahore university of management sciences": 1.0, "university of rennes": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization Algorithms for the Multiplierless Realization of Linear Transforms.", "DBLP authors": ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2012, "MAG papers": [{"PaperId": 1971659206, "PaperTitle": "optimization algorithms for the multiplierless realization of linear transforms", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"inesc id": 3.0, "universidade catolica de pelotas": 1.0}}], "source": "ES"}, {"DBLP title": "Postplacement Voltage Island Generation.", "DBLP authors": ["Mario K. Y. Leung", "Eric K. I. Chio", "Evangeline F. Y. Young"], "year": 2012, "MAG papers": [{"PaperId": 2115256077, "PaperTitle": "postplacement voltage island generation", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Ryan Rakib"], "year": 2012, "MAG papers": [{"PaperId": 2086508118, "PaperTitle": "compact modeling of interconnect circuits over wide frequency band by adaptive complex valued sampling method", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability-Driven Power/Ground Routing for Analog ICs.", "DBLP authors": ["Jing-Wei Lin", "Tsung-Yi Ho", "Iris Hui-Ru Jiang"], "year": 2012, "MAG papers": [{"PaperId": 2034833782, "PaperTitle": "reliability driven power ground routing for analog ics", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national cheng kung university": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Coverage-Directed Test Generation Automated by Machine Learning - A Review.", "DBLP authors": ["Charalambos Ioannides", "Kerstin Eder"], "year": 2012, "MAG papers": [{"PaperId": 2075599280, "PaperTitle": "coverage directed test generation automated by machine learning a review", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of bristol": 2.0}}], "source": "ES"}, {"DBLP title": "Error Rate Estimation for Defective Circuits via Ones Counting.", "DBLP authors": ["Zhaoliang Pan", "Melvin A. Breuer"], "year": 2012, "MAG papers": [{"PaperId": 1991951592, "PaperTitle": "error rate estimation for defective circuits via ones counting", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs.", "DBLP authors": ["Huan-Kai Peng", "Hsuan-Ming Huang", "Yu-Hsin Kuo", "Charles H.-P. Wen"], "year": 2012, "MAG papers": [{"PaperId": 2037022090, "PaperTitle": "statistical soft error rate sser analysis for scaled cmos designs", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic Orthogonal Polynomials.", "DBLP authors": ["Fang Gong", "Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan", "Junyan Ren", "Lei He"], "year": 2012, "MAG papers": [{"PaperId": 2093064288, "PaperTitle": "a fast non monte carlo yield analysis and optimization by stochastic orthogonal polynomials", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"nanyang technological university": 1.0, "university of california riverside": 2.0, "university of california los angeles": 2.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "An Extended SystemC Framework for Efficient HW/SW Co-Simulation.", "DBLP authors": ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "year": 2012, "MAG papers": [{"PaperId": 1988304682, "PaperTitle": "an extended systemc framework for efficient hw sw co simulation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimized 3D Network-on-Chip Design Using Simulated Allocation.", "DBLP authors": ["Pingqiang Zhou", "Ping-Hung Yuh", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 2063347658, "PaperTitle": "optimized 3d network on chip design using simulated allocation", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs.", "DBLP authors": ["Guangyu Sun", "Huazhong Yang", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2066068148, "PaperTitle": "performance thermal aware design of 3d stacked l2 caches for cmps", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 1.0, "pennsylvania state university": 1.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer.", "DBLP authors": ["Chin-Hsien Wu", "Hsin-Hung Lin"], "year": 2012, "MAG papers": [{"PaperId": 2090591596, "PaperTitle": "timing analysis of system initialization and crash recovery for a segment based flash translation layer", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Computer Generation of Hardware for Linear Digital Signal Processing Transforms.", "DBLP authors": ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus P\u00fcschel"], "year": 2012, "MAG papers": [{"PaperId": 2024381286, "PaperTitle": "computer generation of hardware for linear digital signal processing transforms", "Year": 2012, "CitationCount": 88, "EstimatedCitation": 124, "Affiliations": {"carnegie mellon university": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Timing Optimization in Sequential Circuit by Exploiting Clock-Gating Logic.", "DBLP authors": ["Shih-Hung Weng", "Yu-Min Kuo", "Shih-Chieh Chang"], "year": 2012, "MAG papers": [{"PaperId": 2062763371, "PaperTitle": "timing optimization in sequential circuit by exploiting clock gating logic", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 1.0, "national tsing hua university": 1.0, "global unichip corporation": 1.0}}], "source": "ES"}, {"DBLP title": "A Yield and Reliability Improvement Methodology Based on Logic Redundant Repair with a Repairable Scan Flip-Flop Designed by Push Rule.", "DBLP authors": ["Masanori Kurimoto", "Jun Matsushima", "Shigeki Ohbayashi", "Yoshiaki Fukui", "Michio Komoda", "Nobuhiro Tsuda"], "year": 2012, "MAG papers": [{"PaperId": 2142018126, "PaperTitle": "a yield and reliability improvement methodology based on logic redundant repair with a repairable scan flip flop designed by push rule", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"renesas electronics": 6.0}}], "source": "ES"}, {"DBLP title": "Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing.", "DBLP authors": ["Dong Xiang", "Zhen Chen", "Laung-Terng Wang"], "year": 2012, "MAG papers": [{"PaperId": 1995880343, "PaperTitle": "scan flip flop grouping to compress test data and compact test responses for launch on capture delay testing", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards the formal verification of cache coherency at the architectural level.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2012, "MAG papers": [{"PaperId": 2110504488, "PaperTitle": "towards the formal verification of cache coherency at the architectural level", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"radboud university nijmegen": 1.0, "open university": 1.0}}], "source": "ES"}, {"DBLP title": "A full lifecycle performance verification methodology for multicore systems-on-chip.", "DBLP authors": ["Jim Holt", "Jaideep Dastidar", "David Lindberg", "John Pape", "Peng Yang"], "year": 2012, "MAG papers": [{"PaperId": 2033855210, "PaperTitle": "a full lifecycle performance verification methodology for multicore systems on chip", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"freescale semiconductor": 4.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Deterministic replay for message-passing-based concurrent programs.", "DBLP authors": ["Mohamed Elwakil", "Zijiang Yang"], "year": 2012, "MAG papers": [{"PaperId": 1965569645, "PaperTitle": "deterministic replay for message passing based concurrent programs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"western michigan university": 2.0}}], "source": "ES"}, {"DBLP title": "Verification and coverage of message passing multicore applications.", "DBLP authors": ["Etem Deniz", "Alper Sen", "Jim Holt"], "year": 2012, "MAG papers": [{"PaperId": 2161458224, "PaperTitle": "verification and coverage of message passing multicore applications", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"freescale semiconductor": 1.0, "bogazici university": 2.0}}], "source": "ES"}, {"DBLP title": "Directed test generation for validation of multicore architectures.", "DBLP authors": ["Xiaoke Qin", "Prabhat Mishra"], "year": 2012, "MAG papers": [{"PaperId": 1970407306, "PaperTitle": "directed test generation for validation of multicore architectures", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Targeted random test generation for power-aware multicore designs.", "DBLP authors": ["Padmaraj Singh", "Vijaykrishnan Narayanan", "David L. Landis"], "year": 2012, "MAG papers": [{"PaperId": 2032717504, "PaperTitle": "targeted random test generation for power aware multicore designs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pennsylvania state university": 1.0, "nvidia": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "A3MAP: Architecture-aware analytic mapping for networks-on-chip.", "DBLP authors": ["Wooyoung Jang", "David Z. Pan"], "year": 2012, "MAG papers": [{"PaperId": 2622348669, "PaperTitle": "a3map architecture aware analytic mapping for networks on chip", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 82, "Affiliations": {"samsung": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Postscheduling buffer management trade-offs in streaming software synthesis.", "DBLP authors": ["Mohammad H. Foroozannejad", "Trevor L. Hodges", "Matin Hashemi", "Soheil Ghiasi"], "year": 2012, "MAG papers": [{"PaperId": 2092710969, "PaperTitle": "postscheduling buffer management trade offs in streaming software synthesis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california davis": 4.0}}], "source": "ES"}, {"DBLP title": "An ILP solution to address code generation for embedded applications on digital signal processors.", "DBLP authors": ["Hassan A. Salamy", "J. Ramanujam"], "year": 2012, "MAG papers": [{"PaperId": 1973164084, "PaperTitle": "an ilp solution to address code generation for embedded applications on digital signal processors", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas state university": 1.0, "louisiana state university": 1.0}}], "source": "ES"}, {"DBLP title": "Divide and conquer high-level synthesis design space exploration.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer", "Kazutoshi Wakabayashi"], "year": 2012, "MAG papers": [{"PaperId": 2112748402, "PaperTitle": "divide and conquer high level synthesis design space exploration", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"nec": 2.0}}], "source": "ES"}, {"DBLP title": "Formal verification of code motion techniques using data-flow-driven equivalence checking.", "DBLP authors": ["Chandan Karfa", "Chittaranjan A. Mandal", "Dipankar Sarkar"], "year": 2012, "MAG papers": [{"PaperId": 2060763196, "PaperTitle": "formal verification of code motion techniques using data flow driven equivalence checking", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"indian institute of technology kharagpur": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Model-driven automation for simulation-based functional verification.", "DBLP authors": ["\u00c9amonn Linehan", "Eamonn O&aposToole", "Siobh\u00e1n Clarke"], "year": 2012, "MAG papers": [{"PaperId": 2079417464, "PaperTitle": "model driven automation for simulation based functional verification", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"trinity college": 3.0}}], "source": "ES"}, {"DBLP title": "Fast poisson solvers for thermal analysis.", "DBLP authors": ["Haifeng Qian", "Sachin S. Sapatnekar", "Eren Kursun"], "year": 2012, "MAG papers": [{"PaperId": 2620937262, "PaperTitle": "fast poisson solvers for thermal analysis", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 2.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "High-performance clock mesh optimization.", "DBLP authors": ["Matthew R. Guthaus", "Xuchu Hu", "Gustavo Wilke", "Guilherme Flach", "Ricardo Reis"], "year": 2012, "MAG papers": [{"PaperId": 1982469801, "PaperTitle": "high performance clock mesh optimization", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "Load-balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs.", "DBLP authors": ["Kuan-Yu Lin", "Hong-Ting Lin", "Tsung-Yi Ho", "Chia-Chun Tsai"], "year": 2012, "MAG papers": [{"PaperId": 2094278783, "PaperTitle": "load balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national cheng kung university": 3.0, "university of south china": 1.0}}], "source": "ES"}, {"DBLP title": "A fast heuristic approach for parametric yield enhancement of analog designs.", "DBLP authors": ["Chien-Nan Jimmy Liu", "Yen-Lung Chen", "Chin-Cheng Kuo", "I-Ching Tsai"], "year": 2012, "MAG papers": [{"PaperId": 2155751543, "PaperTitle": "a fast heuristic approach for parametric yield enhancement of analog designs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national central university": 4.0}}], "source": "ES"}, {"DBLP title": "MCEmu: A Framework for Software Development and Performance Analysis of Multicore Systems.", "DBLP authors": ["Chia-Heng Tu", "Shih-Hao Hung", "Tung-Chieh Tsai"], "year": 2012, "MAG papers": [{"PaperId": 2002933759, "PaperTitle": "mcemu a framework for software development and performance analysis of multicore systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors.", "DBLP authors": ["Bijan Alizadeh"], "year": 2012, "MAG papers": [{"PaperId": 1968935964, "PaperTitle": "formal verification and debugging of precise interrupts on high performance microprocessors", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "Synchronizing AMS Assertions with AMS Simulation: From Theory to Practice.", "DBLP authors": ["Subhankar Mukherjee", "Pallab Dasgupta", "Siddhartha Mukhopadhyay", "Scott Little", "John Havlicek", "Srikanth Chandrasekaran"], "year": 2012, "MAG papers": [{"PaperId": 1991079660, "PaperTitle": "synchronizing ams assertions with ams simulation from theory to practice", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"freescale semiconductor": 3.0, "indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient Application-Specific Instruction Set Processor Design.", "DBLP authors": ["Hai Lin", "Yunsi Fei"], "year": 2012, "MAG papers": [{"PaperId": 2117205775, "PaperTitle": "resource sharing of pipelined custom hardware extension for energy efficient application specific instruction set processor design", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "A Hardware/Software Cooperative Custom Register Binding Approach for Register Spill Elimination in Application-Specific Instruction Set Processors.", "DBLP authors": ["Hai Lin", "Tiansi Hu", "Yunsi Fei"], "year": 2012, "MAG papers": [{"PaperId": 2086097521, "PaperTitle": "a hardware software cooperative custom register binding approach for register spill elimination in application specific instruction set processors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Buffer Optimization and Dispatching Scheme for Embedded Systems with Behavioral Transparency.", "DBLP authors": ["An-Ping Wang", "Jiwon Hahn", "Mahshid Roumi", "Pai H. Chou"], "year": 2012, "MAG papers": [{"PaperId": 1972756936, "PaperTitle": "buffer optimization and dispatching scheme for embedded systems with behavioral transparency", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 3.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "An Algorithm for Jointly Optimizing Quantization and Multiple Constant Multiplication.", "DBLP authors": ["Matthew B. Gately", "Mark B. Yeary", "Choon Yik Tang"], "year": 2012, "MAG papers": [{"PaperId": 2054158513, "PaperTitle": "an algorithm for jointly optimizing quantization and multiple constant multiplication", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of oklahoma": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing Constraint.", "DBLP authors": ["YongHwan Kim", "Sanghoon Kwak", "Taewhan Kim"], "year": 2012, "MAG papers": [{"PaperId": 2024263487, "PaperTitle": "synthesis of adaptable hybrid adders for area optimization under timing constraint", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 2.0, "sogang university": 1.0}}], "source": "ES"}, {"DBLP title": "The Synthesis of Cyclic Dependencies with Boolean Satisfiability.", "DBLP authors": ["John D. Backes", "Marc D. Riedel"], "year": 2012, "MAG papers": [{"PaperId": 2996958234, "PaperTitle": "the synthesis of cyclic dependencies with boolean satisfiability", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2092333098, "PaperTitle": "the synthesis of cyclic dependencies with boolean satisfiability", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Static NBTI Reduction Using Internal Node Control.", "DBLP authors": ["David R. Bild", "Robert P. Dick", "Gregory E. Bok"], "year": 2012, "MAG papers": [{"PaperId": 2000301874, "PaperTitle": "static nbti reduction using internal node control", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Conditional Diagnosability of k-Ary n-Cubes under the PMC Model.", "DBLP authors": ["Nai-Wen Chang", "Tzu-Yin Lin", "Sun-Yuan Hsieh"], "year": 2012, "MAG papers": [{"PaperId": 2007866826, "PaperTitle": "conditional diagnosability of k ary n cubes under the pmc model", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 64, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust Path Delay Faults.", "DBLP authors": ["Arijit Mondal", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2012, "MAG papers": [{"PaperId": 2150401976, "PaperTitle": "symbolic event propagation based minimal test set generation for robust path delay faults", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Launch-on-Shift Test Generation for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains.", "DBLP authors": ["Shianling Wu", "Laung-Terng Wang", "Xiaoqing Wen", "Wen-Ben Jone", "Michael S. Hsiao", "Fangfang Li", "James Chien-Mo Li", "Jiun-Lang Huang"], "year": 2012, "MAG papers": [{"PaperId": 2099984546, "PaperTitle": "launch on shift test generation for testing scan designs containing synchronous and asynchronous clock domains", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu institute of technology": 2.0, "virginia tech": 1.0, "national taiwan university": 2.0, "university of cincinnati": 1.0}}], "source": "ES"}, {"DBLP title": "Migration-Resistant Policies for Probe-Wear Leveling in MEMS Storage Devices.", "DBLP authors": ["Mohammed G. Khatib"], "year": 2012, "MAG papers": [{"PaperId": 2071871407, "PaperTitle": "migration resistant policies for probe wear leveling in mems storage devices", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ECR: A Powerful and Low-Complexity Error Cancellation Rewiring Scheme.", "DBLP authors": ["Tak-Kei Lam", "Wai-Chung Tang", "Xiaoqing Yang", "Yu-Liang Wu"], "year": 2012, "MAG papers": [{"PaperId": 2020871752, "PaperTitle": "ecr a powerful and low complexity error cancellation rewiring scheme", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "Fast Statistical Full-Chip Leakage Analysis for Nanometer VLSI Systems.", "DBLP authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Hai Wang", "Jinjun Xiong"], "year": 2012, "MAG papers": [{"PaperId": 2083347118, "PaperTitle": "fast statistical full chip leakage analysis for nanometer vlsi systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california riverside": 3.0, "ibm": 1.0}}], "source": "ES"}]