Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 27 16:36:07 2019
| Host         : ComputerDiRoland running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             142 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+------------------------------+----------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | o_done_i_1_n_0               |                            |                1 |              2 |
|  i_clk_IBUF_BUFG | o_we_i_1_n_0                 |                            |                1 |              2 |
|  i_clk_IBUF_BUFG | o_address[4]_i_1_n_0         |                            |                1 |              6 |
|  i_clk_IBUF_BUFG | FSM_onehot_state_reg_n_0_[6] |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | mask                         |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | yAddress                     |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | xPoint                       |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | yPoint                       |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | cnt[2]                       |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | FSM_onehot_state[8]_i_1_n_0  |                            |                5 |             18 |
|  i_clk_IBUF_BUFG | bestDistance[8]_i_2_n_0      | bestDistance[8]_i_1_n_0    |                3 |             18 |
|  i_clk_IBUF_BUFG | tempDistance                 |                            |                3 |             18 |
|  i_clk_IBUF_BUFG | currentAddress[15]_i_2_n_0   | currentAddress[15]_i_1_n_0 |                4 |             26 |
|  i_clk_IBUF_BUFG | o_address[4]_i_1_n_0         | o_address[15]_i_1_n_0      |                3 |             26 |
|  i_clk_IBUF_BUFG |                              |                            |                8 |             34 |
+------------------+------------------------------+----------------------------+------------------+----------------+


