/dts-v1/;

#include "lan969x_a0.dtsi"
#include "lan969x.dtsi"

#include <dt-bindings/mscc/sparx5_data.h>
#include <dt-bindings/gpio/gpio.h>

/ {
  model = "lan969x PxRouter (som pcb v0.1)";

  carrier-id {
    compatible = "custom,carrier-id-gpio";
//    id-gpios = <25 26 27 50 51 52 53 54>;
    id-gpios = <&gpio  25  GPIO_ACTIVE_HIGH>,
               <&gpio  26  GPIO_ACTIVE_HIGH>,
               <&gpio  27  GPIO_ACTIVE_HIGH>,
               <&gpio  50  GPIO_ACTIVE_HIGH>,
               <&gpio  51  GPIO_ACTIVE_HIGH>,
               <&gpio  52  GPIO_ACTIVE_HIGH>,
               <&gpio  53  GPIO_ACTIVE_HIGH>,
               <&gpio  54  GPIO_ACTIVE_HIGH>;
  };
};

&uart0 {
  status = "okay";
  pinctrl-0 = <&fc0_pins>;
  pinctrl-names = "default";
};

&emmc {
  status = "okay";
  pinctrl-0 = <&emmc_sd_pins>;
  pinctrl-names = "default";
  bus-width = <8>;
};

&qspi {
  status = "okay";
  spi-flash@0 {
    status = "okay";
    compatible = "jedec,spi-nor";
    reg = <0>;
    spi-max-frequency = <104000000>;
    u-boot,dm-pre-reloc;
    m25p,fast-read;
    spi-tx-bus-width = <1>;
    spi-rx-bus-width = <4>;
  };
};

&gpio {
  mdio_pins: mdio-pins {
    pins = "GPIO_9", "GPIO_10";
    function = "miim";
  };
};

&watchdog {
    status = "okay";
};

&mdio0 {
  pinctrl-0 = <&mdio_pins>;
  pinctrl-names = "default";
  status = "okay";

  phy8: phy@8 {
    reg = <8>;
  };

  phy9: phy@9 {
    reg = <9>;
  };

  phy10: phy@10 {
    reg = <10>;
  };

  phy11: phy@11 {
    reg = <11>;
  };
};

&switch {
  status = "okay";
  ethernet-ports {
    port0: port@0 {
      reg = <0>;
      phy-handle = <&phy8>;
      phys = <IF_QSGMII 10 0>;
    };

    port1: port@1 {
      reg = <1>;
      phy-handle = <&phy9>;
      phys = <IF_QSGMII 10 0>;
    };

    port2: port@2 {
      reg = <2>;
      phy-handle = <&phy10>;
      phys = <IF_QSGMII 10 0>;
    };

    port3: port@3 {
      reg = <3>;
      phy-handle = <&phy11>;
      phys = <IF_QSGMII 10 0>;
    };
  };
};