/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_33z;
  reg [12:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_80z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_87z = ~(celloutsig_0_38z[2] & celloutsig_0_55z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[5] & in_data[183]);
  assign celloutsig_0_74z = celloutsig_0_1z | ~(celloutsig_0_7z);
  assign celloutsig_1_18z = celloutsig_1_4z | ~(celloutsig_1_3z[3]);
  assign celloutsig_0_4z = celloutsig_0_0z[17] | celloutsig_0_1z;
  assign celloutsig_0_55z = celloutsig_0_1z | celloutsig_0_31z;
  assign celloutsig_1_1z = celloutsig_1_0z[4] | in_data[106];
  assign celloutsig_1_6z = celloutsig_1_2z | in_data[96];
  assign celloutsig_0_11z = celloutsig_0_9z | celloutsig_0_7z;
  assign celloutsig_0_15z = celloutsig_0_14z | celloutsig_0_2z;
  assign celloutsig_0_20z = celloutsig_0_2z | celloutsig_0_1z;
  assign celloutsig_0_29z = celloutsig_0_6z | celloutsig_0_26z;
  assign celloutsig_0_21z = celloutsig_0_10z ^ celloutsig_0_11z;
  assign celloutsig_0_25z = celloutsig_0_3z[4] ^ celloutsig_0_6z;
  assign celloutsig_0_2z = ~(celloutsig_0_0z[5] ^ celloutsig_0_0z[18]);
  assign celloutsig_0_38z = celloutsig_0_34z[12:6] / { 1'h1, celloutsig_0_0z[14:9] };
  assign celloutsig_0_6z = ! { in_data[39], celloutsig_0_3z };
  assign celloutsig_0_1z = ! celloutsig_0_0z[9:2];
  assign celloutsig_0_5z = in_data[80:75] < { celloutsig_0_0z[13:10], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z } < celloutsig_0_0z[21:13];
  assign celloutsig_1_7z = in_data[129:127] % { 1'h1, in_data[107], celloutsig_1_6z };
  assign celloutsig_0_33z = celloutsig_0_3z[8:2] % { 1'h1, celloutsig_0_30z[2:0], celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_28z };
  assign celloutsig_1_19z = { celloutsig_1_3z[20], celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z } % { 1'h1, celloutsig_1_3z[11:1] };
  assign celloutsig_1_0z = - in_data[104:97];
  assign celloutsig_1_5z = - in_data[191:188];
  assign celloutsig_0_19z = - { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_88z = celloutsig_0_80z[0] & celloutsig_0_74z;
  assign celloutsig_0_10z = celloutsig_0_7z & celloutsig_0_6z;
  assign celloutsig_0_12z = celloutsig_0_0z[20] & celloutsig_0_1z;
  assign celloutsig_0_16z = in_data[68] & celloutsig_0_12z;
  assign celloutsig_0_28z = | { celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z[17:15] };
  assign celloutsig_1_3z = { in_data[131:122], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } <<< { in_data[143:120], celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[40:26] >>> celloutsig_0_0z[17:3];
  assign celloutsig_0_49z = { celloutsig_0_3z[11:9], celloutsig_0_21z, celloutsig_0_20z } >>> { celloutsig_0_33z[3:0], celloutsig_0_14z };
  assign celloutsig_0_13z = celloutsig_0_3z[5:3] >>> { celloutsig_0_8z[4:3], celloutsig_0_9z };
  assign celloutsig_0_8z = { in_data[55:50], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } ~^ celloutsig_0_0z[12:3];
  assign celloutsig_0_30z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_15z } ~^ { in_data[63:61], celloutsig_0_2z };
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_5z) | in_data[38]);
  assign celloutsig_0_31z = ~((celloutsig_0_25z & celloutsig_0_25z) | celloutsig_0_16z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 22'h000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[35:14];
  always_latch
    if (clkin_data[32]) celloutsig_0_34z = 13'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_34z = { celloutsig_0_0z[21:15], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_80z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_80z = celloutsig_0_49z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_22z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_7z = ~((celloutsig_0_3z[9] & celloutsig_0_4z) | (in_data[62] & celloutsig_0_0z[17]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[6]) | (celloutsig_1_3z[14] & celloutsig_1_0z[5]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_5z[3]) | (celloutsig_1_3z[23] & celloutsig_1_1z));
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_16z) | (celloutsig_0_1z & celloutsig_0_0z[15]));
  assign celloutsig_0_26z = ~((celloutsig_0_12z & celloutsig_0_13z[2]) | (celloutsig_0_10z & celloutsig_0_21z));
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
