library ieee; use ieee.std_logic_1164.all;

entity mux_8bit is

	port(
		a : in std_logic_vector(7 downto 0);
		b : in std_logic_vector(7 downto 0);
		condition : in std_logic;
		c : out std_logic_vector(7 downto 0));
	
end mux_8bit;

architecture mux_8bit_arch of mux_8bit is

begin

end mux_8bit_arch;

/*module mux_8bit(a, b, condition, c);

	input wire [7:0] a;
	
	input wire [7:0] b;
	
	input wire condition;
	
	output reg [7:0] c;
	
	always@(a, b, condition, c)
	begin
	
	if (condition == 0)
		c = a;
	else
		c = b;
	
	end

endmodule*/
