#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 30 20:22:27 2017
# Process ID: 7516
# Log file: V:/EECS 700-FPGA/New folder/project_deserializer/vivado.log
# Journal file: V:/EECS 700-FPGA/New folder/project_deserializer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] audioserzderz remains a black-box since it has no binding entity [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:22:52 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 720.086 ; gain = 2.742
set_property top tb_deserializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_deserializer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/deser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_deserializer_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_deserializer_tb_behav xil_defaultlib.tb_deserializer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture tb of entity xil_defaultlib.tb_deserializer_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_deserializer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:24:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_deserializer_tb_behav -key {Behavioral:sim_1:Functional:tb_deserializer_tb} -tclbatch {tb_deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 769.289 ; gain = 0.000
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_deserializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_deserializer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/deser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_deserializer_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_deserializer_tb_behav xil_defaultlib.tb_deserializer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture tb of entity xil_defaultlib.tb_deserializer_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_deserializer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:26:20 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_deserializer_tb_behav -key {Behavioral:sim_1:Functional:tb_deserializer_tb} -tclbatch {tb_deserializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_deserializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_deserializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 781.551 ; gain = 0.000
run 50 us
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.141 ; gain = 337.590
set_property top audioserzderz_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] audioserzderz remains a black-box since it has no binding entity [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:31:02 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1484.758 ; gain = 0.000
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] audioserzderz remains a black-box since it has no binding entity [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:33:12 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioloop
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:40:25 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.844 ; gain = 0.000
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 20:44:58 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioloop
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:45:37 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.844 ; gain = 0.000
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioloop
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:47:37 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.844 ; gain = 0.000
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 20:53:58 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 20:54:58 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioloop
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:55:36 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1511.344 ; gain = 0.000
run 50 us
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd} w ]
add_files -fileset sim_1 {{V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd}}
update_compile_order -fileset sim_1
set_property top serializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj serializer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot serializer_tb_behav xil_defaultlib.serializer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture bench of entity xil_defaultlib.serializer_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot serializer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 20:58:47 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "serializer_tb_behav -key {Behavioral:sim_1:Functional:serializer_tb} -tclbatch {serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.379 ; gain = 0.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj serializer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot serializer_tb_behav xil_defaultlib.serializer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture bench of entity xil_defaultlib.serializer_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot serializer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 21:01:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "serializer_tb_behav -key {Behavioral:sim_1:Functional:serializer_tb} -tclbatch {serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj serializer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot serializer_tb_behav xil_defaultlib.serializer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture bench of entity xil_defaultlib.serializer_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot serializer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 21:01:53 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "serializer_tb_behav -key {Behavioral:sim_1:Functional:serializer_tb} -tclbatch {serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.848 ; gain = 0.000
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 21:03:51 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj serializer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/ser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot serializer_tb_behav xil_defaultlib.serializer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture bench of entity xil_defaultlib.serializer_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot serializer_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 21:04:33 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "serializer_tb_behav -key {Behavioral:sim_1:Functional:serializer_tb} -tclbatch {serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.848 ; gain = 0.000
run 50 us
set_property top audioserzderz_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/serializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioloop
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 21:10:49 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.848 ; gain = 0.000
run 50 us
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 21:19:00 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 21:21:10 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/latch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd" into library xil_defaultlib [V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/shiftregister.vhd:1]
[Thu Mar 30 21:23:30 2017] Launched synth_1...
Run output will be captured here: V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/serializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/tb_deserializer_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/audioserzderz_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'audioserzderz_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
"xvhdl -m64 --relax -prj audioserzderz_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/clockgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clockgenerator
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/serializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity deserializer
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sources_1/new/audioserzderz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioloop
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioserzderz_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e352579461724bbba614678988811dfe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot audioserzderz_tb_behav xil_defaultlib.audioserzderz_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clockgenerator [clockgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.serializer [serializer_default]
Compiling architecture behavioral of entity xil_defaultlib.audioloop [audioloop_default]
Compiling architecture bench of entity xil_defaultlib.audioserzderz_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot audioserzderz_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source V:/EECS -notrace
couldn't read file "V:/EECS": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 21:26:26 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/EECS 700-FPGA/New folder/project_deserializer/project_deserializer.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "audioserzderz_tb_behav -key {Behavioral:sim_1:Functional:audioserzderz_tb} -tclbatch {audioserzderz_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source audioserzderz_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audioserzderz_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.848 ; gain = 0.000
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 23:02:54 2017...
