// Seed: 980862089
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    output wor id_4,
    output uwire id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    input supply0 id_9,
    output wor id_10,
    input tri id_11,
    input tri id_12,
    input wor id_13,
    output supply0 id_14
);
  logic id_16;
  ;
  logic id_17;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    input wire id_5,
    input wire id_6
    , id_9,
    output wor id_7
);
  always @* begin : LABEL_0
    release id_7;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_7,
      id_4,
      id_4,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
