#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 10 11:44:08 2017
# Process ID: 7096
# Current directory: C:/College/Thesis/spi_test_noFIFO/spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6976 C:\College\Thesis\spi_test_noFIFO\spi\spi.xpr
# Log file: C:/College/Thesis/spi_test_noFIFO/spi/vivado.log
# Journal file: C:/College/Thesis/spi_test_noFIFO/spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/spi_test_noFIFO/spi/spi.xpr
INFO: [Project 1-313] Project file moved from 'C:/College/Thesis/spi_test/spi' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/College/Thesis/spi_test_noFIFO/spi/spi.ip_user_files'; using path 'C:/College/Thesis/spi_test/spi/spi.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 859.078 ; gain = 195.777
open_bd_design {C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /SCLK(clk) and /axi_quad_spi_0/sck_o(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 916.020 ; gain = 47.910
startgroup
set_property -dict [list CONFIG.FIFO_INCLUDED {0} CONFIG.C_FIFO_DEPTH {0}] [get_bd_cells axi_quad_spi_0]
endgroup
validate_bd_design
WARNING: [xilinx.com:ip:microblaze:10.0-12] /microblaze_0: The I-cache cacheable segment 0x00000000 - 0x3FFFFFFF overlaps with the ILMB segment 0x00000000 - 0x00007FFF, which prevents this ILMB segment from being accessed by MicroBlaze. To resolve this issue assign parameters C_ICACHE_BASEADDR and C_ICACHE_HIGHADDR manually, or modify the address map.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x00000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 974.625 ; gain = 0.000
make_wrapper -files [get_files C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_1_0_synth_1
reset_run design_1_axi_quad_spi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Generated Block Design Tcl file C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_1_0, cache-ID = 6314cdb7a9bb38d8; cache size = 13.634 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = aef6b7bf6d2c70da; cache size = 13.634 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = d8ddba19fbae6a75; cache size = 13.634 MB.
[Wed May 10 11:46:02 2017] Launched design_1_axi_quad_spi_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_quad_spi_0_0_synth_1: C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
synth_1: C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/runme.log
[Wed May 10 11:46:02 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1276.926 ; gain = 216.195
file copy -force C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/impl_1/design_1_wrapper.sysdef C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk -hwspec C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk -hwspec C:/College/Thesis/spi_test_noFIFO/spi/spi.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 12:00:46 2017...
