INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/imm_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/add_to_ImmExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_to_ImmExt
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/add_by_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_by_4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sim_1/imports/risc-v/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
