methodolog standard cell complianc detail placement tripl pattern lithographi bei xiaoq jhih rong gao david pan ece depart univers texa austin usa bei xiaoqingxu jrgao dpan abstract featur size semiconductor process scale technolog node tripl pattern lithographi tpl regard promis lithog raphi candid contact layer deploy standard cell critic complex part modern digit design tradit design flow ignor tpl earli stage limit potenti resolv tpl conflict paper propos coher framework includ standard cell complianc detail placement enabl tpl friend design consid tpl constraint earli design stage standard cell complianc improv layout decompos pre color solut standard cell tpl awar detail placement layout decomposit placement resolv simultan experi mental neglig impact critic path delay framework resolv conflict easili compar tradit physic design flow layout decomposit introduct featur size semiconductor process technolog node scale tripl pattern lithogra phi tpl regard promis lithogra phi candid extrem ultra violet lithographi euvl direct assembl dsa electron beam lithographi ebl tpl natur extens paradigm doubl pattern lithographi dpl push limit introduc better printabl deploy tpl process layout decomposit appli divid initi layout three mask mask implement exposur etch pro cess layout produc initi layout featur distanc minimum col ore distanc dmin assign mask conflict occur featur space dmin conflict resolv insert stitch split featur touch part tpl layout decomposit problem conflict stitch minim well studi year exist work suffer drawback tpl layout decom posit problem hard decompos base approxim heurist method tra conflict report design librari fix number standard cell lay decomposit lot redund work exampl cell appli hundr time sin gle design decompos hundr time layout decomposit carri composit techniqu requir input layout tpl figur nativ conflict contact layer standard cell layer adja cent standard cell friend decomposit techniqu appli post place rout stage design pattern fix lack abil resolv nativ tpl conflict pattern cliqu conflict observ hard decompos pattern origin contact layer fig common nativ tpl conflict contact layer layer fig contact layout standard cell generat cliqu pattern indecompos placement techniqu tpl friend boundari metal introduc nativ conflict fig redesign indecompos pattern final layout requir high eco effort gen erat tpl friend layout earli design stage urgent pivot ampl tpl awar standard librari design tpl awar placement avoid indecompos pattern final layout liebmann propos guidelin enabl dpl friend standard cell design placement exist placement studi manu factur process target propos tpl awar detail rout scheme best knowledg previous work address tpl complianc standard cell placement level paper systemat framework seam lessli integr tpl constraint earli design stage prehend standard cell conflict remov standard cell pre color detail placement note framework layout decomposit free tpl awar detail placement generat optim posit color assign solut cell main contri bution summar propos systemat standard cell complianc tech niqu tpl color solut generat studi standard cell pre color problem propos effect method systemat studi tpl awar order singl row placement cell placement dmin wmin smin drow wmin smin wmin smin drow dmin drow ground ground ground power power power ground ground ground power power power dmin wmin smin figur minimum space wire row minimum space wire color color assign solv simultan framework seamless integr decomposit key step addit layout decompo sition requir experiment framework achiev conflict effect reduc stitch number rest paper organ preliminari overview methodolog propos standard cell modif enabl tpl friend cell layout neglig time impact pre color techniqu cell propos fol low tabl construct detail tpl awar detail placement present experi conclus preliminari row structur layout framework assum row structur layout cell row height power ground rail left fig assumpt appli row base tpl layout composit well minimum width metal featur minimum space neighbor metal featur denot wmin smin fine minimum space metal featur dif ferent row drow analyz layout pattern librari observ width power ground rail width metal wire standard cell row structur layout lemma lemma color conflict wire contact row proof tpl layout will decompos three mask layout featur minimum color distanc will assign three color increas pitch neighbor featur fig minimum space featur color tpl dmin wmin smin assum worst case drow standard cell row mirror cell allow rout channel drow wmin smin drow dmin equal wmin smin condit easili satisfi layer reason achiev conclus contact layer base row structur assumpt layout divid row layout decomposit col ore assign carri row loss general row power ground rail assign color default color decompos row will induc color conflict row color assign sult row merg lose optim design flow methodolog std cell complianc tpl awar detail placement decompos placement std cell librari std cell conflict remov std cell analysi std cell pre color tabl construct global move placement color assign optimizationiniti placement figur flow methodolog stan dard cell complianc detail placement flow propos framework illustr fig consist stage methodolog stan dard cell complianc tpl awar detail placement standard cell complianc techniqu includ standard cell conflict remov time analysi standard cell pre color lookup tabl generat standard cell complianc techniqu ensur cell tpl friend cell layout set pre color solut will provid note tripl pattern lithographi constraint seamless integr coher design flow separ addit step layout decomposit output framework decompos layout resolv cell placement color assign ment simultan standard cell complianc observ consid tpl standard cell design cell librari involv cell nativ tpl conflict fig exampl inner nativ tpl conflict resolv cell shift layout decomposit cell appli time singl design inner nativ conflict hundr color conflict final layout figur contact layout modif hexagon pack principl contact shift demonstr option contact shift origin layout middl case left case achiev tpl friend layout physic design flow ensur standard cell layout complianc tpl will manual remov cliqu conflict standard cell modif parasit extract spice simul appli analyz time impact cell modif nativ tpl conflict remov exampl nativ tpl conflict illustr fig contact introduc indecompos cliqu conflict structur case modifi contact lay hexagon close pack allow aggress cell area shrinkag tpl friend layout note modif layout satisfi design rule layout analysi cell way remov cliqu conflict fig slight modif origin layout choos move contact connect power ground rail shift contact signal path cell call option case case will lead tpl friend standard cell layout general cell layout design flexibl benefici resolv conflict cell circuit perspec tive achiev time variat layout style singl cell simul demonstr neglig time impact layout modif time character nangat open cell librari scale technolog node nativ tpl conflict detect layout modif carri standard cell level time analysi calibr xrc extract para sitic cell layout cell origin modifi layout case case option extract sourc drain parasit resist transistor vari posit contact direct impact layout modif spice simul character type gate base ptm model tio case case figur time impact layout modifica tion type gate includ case case propag delay gate averag rise fall delay pick common cell measur relat chang propag lay layout modif fig clear observ case case time impact will origin propag delay gate assum insignific time variat base case case option will remov conflict cell librari neglig time impact ensur standard cell complianc tripl pattern lithographi standard cell pre color type standard cell remov nativ tpl conflict provid set pre color solut prepar supplement librari introduc pre color problem propos general algorithm solv problem formul glanc standard cell pre color cell level layout decomposit tra dition layout decomposit pre color solut cell observ complex cell structur exhaust enumer pos sibl color thousand solut larg solut size impact perform flow analysi provid high qualiti pre color solut solut size small defin immun featur redund color solut definit immun featur standard cell insid featur conflict featur defin immun featur easi featur distanc vertic boundari larger dmin color conflict cell featur immun featur definit redund color solut col ore solut immun featur solut redund problem standard cell pre color standard cell layout maximum allow stitch number max seek search color stitch number max redund color solut remov stitch candid boundari wire figur constraint graph construct sim plific input layout stitch candid constraint graph solid edg con flict edg dash edg stitch edg simplifi constraint graph scg remov mune featur figur pre color solut stitch stitch exampl cell fig max set pre color problem search solut solut stitch solut stitch fig input standard cell layout stitch candi date captur wire project exam ple cell illustr fig stitch candid captur layer note forbid stitch small featur contact printabil iti issu addit previous stitch candid generat forbid stitch boundari metal wire red box fig reason base obser vation boundari stitch tend indecompos pattern cell undirect constraint graph construct repres input featur stitch candid featur layout divid vertic graph stitch candid introduc set edg conflict edg stitch edg fig correspond scg solut enumer vertic repres immun featur avoid redund color solut featur tem porarili remov denot remain graph simpli fie constraint graph scg backtrack algorithm propos simplifi enumer col ore solut exampl scg fig solut mention power ground rail assign default color color correspond vertic assign backtrack process solut verif enumer color solut simplifi constraint graph scg max imum stitch number max constraint scg lution achiev legal layout decomposit initi con straint graph solut verif pro pose generat solut scg set verif view layout decomposit pre color featur scg color solut stitch number max store pre color solut algorithm solut verif input set initi color solut scg generat correspond color solut color solut mincost branch bound mincost max output legal pre color solut function branch bound size cost mincost mincost cost lower bound mincost return branch bound color branch bound function algorithm solut verif base branch bound color solut scg correspond ing color solut gener ate iter check color solut line color solut vertex belong scg assign legal color belong scg branch bound algorithm travers decis tree depth search dfs method line vertex assign legal color scg skip travel vertex legal color assign travel vertex exhaust search search space effec tive reduc prune process line function lower bound lower bound cal culat current stitch number note conflict function return larg check ing legal color vertex calcul lower bound lower bound larger mincost branch children solut will higher cost mincost travel vertic assign legal color store travel mincost max pre color solu tion line optim layout decom posit techniqu integ linear program ilp modifi verif engin branch bound base method easi implement effect standard cell level problem size complex cell scg solut enumer solut verif finish second tabl construct cell librari generat set pre color solut siv pre comput decompos cell pair store lookup tabl exampl cell assign color solut lut store minimum distanc quir left color cell legal abut correspond distanc requir cell decompos cell stitch number color solut store lookup tabl con struction cell flip consid valu store well tpl awar singl row placement solv singl row placement order cell row determin tpl process consid row base design problem call order singl row osr problem well studi revisit osr problem tpl process consider problem formul formal osr problem tpl process troduc notat consid input singl row order site input movabl cell order determin left cell dif ferent color solut cell color pair denot cell assign color solut correspond stitch number horizont posit cell cell width cell row fix posit singl row placement legal cell meet overlap constraint lut lut correspond lut mention base notat defin tpl awar order singl row tpl osr problem fol low problem tpl awar order singl row problem singl row placement seek legal placement cell color assign half perimet wire length hpwl net total stitch number mini mize compar tradit osr problem tpl osr prob lem face special challeng tpl osr solv cell placement assign appropri color solut cell minim stitch number cell placement color assign solv simultan convent osr problem sum cell width row capac figur techniqu remov conflict dur ing placement flip cell shift cell guarante legal placement solut tpl osr problem extra site spare resolv color conflict color assign ment calcul requir site number addit compar conven tional color assign problem tpl osr solut space larger resolv color conflict abut cell apart pick patibl color solut tpl osr seek flip cell fig shift cell fig graph model tpl osr subsect propos graph model correct captur cost hpwl stitch number will perform shortest path algorithm graph model optim solv tpl osr prob lem consid cell placement cell color assign multan direct acycl graph con struct graph vertex set edg set vertex row column defin vertex column correspond start point row color assign cell loss general label row cell color solut edg set compos three set edg horizont edg edg diagon edg lut denot edg start point legal tpl osr solut correspond find direct path vertex vertex row insert cell edg introduc edg graph model guarante find path simultan minim hpwl stitch number defin cost edg horizont edg pin pin figur exampl tpl osr problem cell color solut site row graph model diagon edg vertex cell second cell second cell figur graph model tpl osr prob lem horizont edg edg pin pin figur shortest path solut graph model stitch stitch cost edg label cost larg number diagon edg lut label cost hpwl increment place posit lut user defin paramet assign relat hpwl stitch number framework set general structur fig note clariti diagon edg exampl graph model illustr fig cell row site cell color solut correspond ing requir stitch number exampl label assign color solut stitch graph model fig figur diagon edg cell connect pin pin fore left side row side fig shortest path solu tion hpwl second stitch number select solut tpl osr problem direct acycl graph shortest path calcul topolog travers mnk step maxim pre color solut number cell appli topolog travers dynam program algorithm propos find shortest path vertex vertex stage speedup figur stage model solv color assign ment exampl edg cost consid stitch number minim shortest path algorithm solv mnk practic design cell allow pre color solut propos graph model suffer long runtim penalti achiev better trade runtim perform propos stage speedup techniqu main idea previous graph model decompos smaller graph model color assign cell placement solv exampl fig stage graph model illustr fig cost edg correspond stitch number requir cell color pair note framework relat posit cell consid edg cost shortest path graph correspond color assign minimum stitch number second stage cell placement previous color assign solut consid previous color assign cell assign color solut width cell chang lut extra site resolv color conflict prepar algorithm tpl awar detail placement input cell repeat sort row label row free row rowi solv tpl osr prolbem rowi exist unsolv cell global move updat cell width consid assign color solv cell placement osr rowi label rowi busi improv cell placement base updat cell width graph model direct appli graph model solv second graph model resolv speedup techniqu achiev optim lution tpl osr problem appli stage graph model reduc complex mnk placement scheme scheme tpl awar detail placement flow detail placement algorithm summa rize algorithm main loop row sort row cell occupi solv earlier row label free insert addit cell row rowi propos tpl osr algorithm introduc solv color assign cell placement simultan note tpl osr guarante assign cell row extra site requir resolv color conflict tpl osr end unsolv cell global move appli move cell row basic idea global move find optim row site cell placement region remov local tripl pattern conflict cell defin optim region site place hpwl optim note cell move free row cell middl row move solv osr problem rearrang cell posit note cell row assign color cell width updat preserv extra space color conflict solv rowi label busi row color sequen tialli solut singl row good scheme repeat call main loop improv achiev experiment implement standard cell pre color tpl awar detail placement experi form linux machin cpu design compil synthes opensparc design base nangat standard cell librari benchmark generat librari benchmark scale technolog node benchmark perform placement cadenc soc encount generat ini tial placement result better compar perform detail placement placement densiti circuit choos three core util rate compar design flow layer benchmark post decomposit con vention tpl design flow encount chosen placer academ decompos appli layout decomposit note standard cell inner nativ con flict remov complianc techniqu implement greedi base detail placement algorithm denot greedi work align doubl pat tern sadp friend design propos detail place ment algorithm integr framework well tplplacer tplplacer spd propos detail placement tplplacer appli timal graph model solv cell placement color assign ment simultan tplplacer spd fast stage graph model solv color assign cell placement iter experiment list tabl column conflict number stitch number final decompos layout column wld total wire length differ tween initi placement tpl awar placement column cpu runtim tabl convent design flow placement layout decomposit standard cell tpl friend averag conflict report final decompos layout second case greedi achiev conflict case find legal placement illeg label report main reason greedi shift cell rection benchmark high cell util final placement violat addit greedi greedi method assign cell color lose global view minim stitch number stitch report case find legal compar detail placement strategi tplplacer tplplacer spd tabl tplplacer achiev better hpwl tplplacer spd achiev speedup stitch number speedup faster stage graph model combin graph model main reason stitch number tplplacer spd solv color assign cell placement cell posit integr color assign model shortest path number stitch select tabl demonstr effect ness standard cell complianc detail placement techniqu conclus paper propos coher framework seam lessli integr tpl awar optim earli sign stage best knowledg work tpl complianc standard cell placement level optim graph model simultan solv cell place ment color assign propos stage graph model present achiev speedup framework tabl comparison detail placement algorithm bench post decomposit greedi tplplacer tplplacer spd cpu wld cpu wld cpu wld cpu alu alu alu byp byp byp div div div ecc ecc ecc efc efc efc ctl ctl ctl top top top averag ratio compar tradit layout decomposit sult consid tpl constraint earli design stage dramat reduc conflict number stitch number final layout continu growth technolog node tpl turn definit promi ing lithographi solut dedic design flow int grate tpl constraint assist process paper will stimul tpl tpl awar design acknowledg work support nsf grant ccf ccf src task nsfc grant ibm scholarship refer itr http onlin http gao ding ban yang yuan cho pan deal manufactur extrem scale ieee acm intern confer comput aid design iccad luca cork luk pat painter pan implic tripl pattern node design pattern proc spie cork madr barn comparison tripl pattern decomposit algorithm aperiod tile pattern proc spie ghaida agarw liebmann nassif gupta novel methodolog tripl multipl pattern layout decomposit proc spie yuan zhang ding pan layout decomposit tripl pattern lithographi ieee acm intern confer comput aid design iccad fang chen chang novel layout decomposit algorithm tripl pattern lithographi ieee acm design autom confer dac tian zhang xiao wong polynomi time tripl pattern algorithm cell base row structur layout ieee acm intern confer comput aid design iccad gao pan tripl pattern lithographi tpl layout decomposit cut proc spie kuang young effici layout decomposit approach tripl pattern lithographi ieee acm design autom confer dac lin luk pat ding luca pan high perform tripl pattern layout decompos balanc densiti ieee acm intern confer comput aid design iccad liebmann pietromonaco graf decomposit awar standard cell design flow enabl doubl pattern technolog proc spie pattern sensit placement manufactur acm intern symposium physic design ispd gupta jeong kahng time yield awar color reassign detail placement perturb doubl pattern lithographi ieee acm intern confer comput aid design iccad gao huang pan align doubl pattern friend configur standard cell librari consid placement spie intl symp advanc lithographi zhang wong tripl pattern awar rout comparison doubl pattern awar rout technolog ieee acm design autom confer dac lin pan triad tripl pattern lithographi awar detail router ieee acm intern confer comput aid design iccad nangat generic open cell librari http org org project nangatelib mentor calibr http predict technolog model ver http shing combinatori algorithm enlarg second edit courier dover public kahng tucker zelikovski optim linear placement wirelength minim free site ieee acm asia south pacif design autom confer aspdac brenner vygen faster optim singl row placement fix order proc design autom test eurpo kahng reda wang architectur detail high qualiti larg scale analyt placer ieee acm intern confer comput aid design iccad goto effici algorithm dimension placement problem electr circuit layout ieee tran circuit system synopsi design compil http cadenc soc encount http 