<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/workspace/verilog/tang20/2024/uknc/test003ho/src/aberrant.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/audio.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ay/ym2149.sv<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/cpu.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/fdd/fdd4.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/fdd/ip/buf_sec/buf_sec.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/fdd/ip/rawtr_prom/rawtr_prom.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/dbufsec16/dbufsec16.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/dvi_tx/dvi_tx.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/fifo_audio/fifo_audio.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/memstr/memstr.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/rom208/rom208.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/sdbuf_sdpb/sdbuf_sdpb.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/sys_rpll/sys_rpll.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/uartfifo/uartfifo.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/load.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/hid.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/mcu_spi.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/osd_u8g2.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/sd_card.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/sd_rw.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/sdcmd_ctrl.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/sector_dpram.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mister/sysctrl.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/mkcolorreg.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/ppu.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/sdram1.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/sdram2.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/top.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/uart/uart_rx.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/uart/uart_rx_path.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/uart/uart_tx.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/uart/uart_tx_path.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/vp1-128fdd.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/vp1_120.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/vp65.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/wm2wb/vm2_plm.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/wm2wb/vm2_wb.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/wmrst.v<br>
/workspace/verilog/tang20/2024/uknc/test003ho/src/xm2-01.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 24 17:26:25 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.426s, Elapsed time = 0h 0m 0.407s, Peak memory usage = 843.691MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.374s, Elapsed time = 0h 0m 0.366s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.145s, Elapsed time = 0h 0m 0.144s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.432s, Elapsed time = 0h 0m 0.426s, Peak memory usage = 843.691MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.123s, Elapsed time = 0h 0m 0.121s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 843.691MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.41s, Elapsed time = 0h 0m 0.405s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.092s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.1s, Elapsed time = 0h 0m 0.099s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 24s, Elapsed time = 0h 0m 24s, Peak memory usage = 843.691MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.287s, Elapsed time = 0h 0m 0.285s, Peak memory usage = 843.691MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.853s, Elapsed time = 0h 0m 0.843s, Peak memory usage = 843.691MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 27s, Elapsed time = 0h 0m 27s, Peak memory usage = 843.691MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>88</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3477</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>148</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1687</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>105</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>206</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>774</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>236</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>260</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7400</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>682</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2378</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>4340</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>63</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>414</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>414</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>71</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>7948(7534 LUT, 414 ALU) / 20736</td>
<td>39%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3477 / 15915</td>
<td>22%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3477 / 15915</td>
<td>22%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>21 / 46</td>
<td>46%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.143</td>
<td>26.9</td>
<td>0.000</td>
<td>18.571</td>
<td> </td>
<td> </td>
<td>clk27_ibuf/I </td>
</tr>
<tr>
<td>t3n/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t3n/I </td>
</tr>
<tr>
<td>t4n/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t4n/I </td>
</tr>
<tr>
<td>t3/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t3/I </td>
</tr>
<tr>
<td>spi_io_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spi_io_clk_ibuf/I </td>
</tr>
<tr>
<td>t4/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t4/I </td>
</tr>
<tr>
<td>ram1/clk_25</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ram1/horz_0_s0/Q </td>
</tr>
<tr>
<td>clk312n_sync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t3n/O </td>
</tr>
<tr>
<td>fdd/clk_dsk_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>fdd/clk_dsk_n_s0/Q </td>
</tr>
<tr>
<td>clk4n_sync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t4n/O </td>
</tr>
<tr>
<td>ad1/isread_aud</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ad1/req_r_s0/Q </td>
</tr>
<tr>
<td>HP_BCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t3/O </td>
</tr>
<tr>
<td>sd_card/sd_img_mounted[0]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sd_card/image_mounted_0_s0/Q </td>
</tr>
<tr>
<td>sd_card/sd_img_mounted[1]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sd_card/image_mounted_1_s0/Q </td>
</tr>
<tr>
<td>sd_card/sd_img_mounted[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sd_card/image_mounted_2_s0/Q </td>
</tr>
<tr>
<td>sd_card/sd_img_mounted[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sd_card/image_mounted_3_s0/Q </td>
</tr>
<tr>
<td>ram1/curs_set</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ram1/curs_set_s1/Q </td>
</tr>
<tr>
<td>dd1/timer_clk_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>dd1/timer_clk_s2/O </td>
</tr>
<tr>
<td>vp128/disk_step</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vp128/stp_s0/Q </td>
</tr>
<tr>
<td>fdd/sd_rd</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>fdd/sd_rd_s0/Q </td>
</tr>
<tr>
<td>fdd/clk_dsk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>fdd/clk_dsk_s0/Q </td>
</tr>
<tr>
<td>clk4_sync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>t4/O </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>5.000</td>
<td>15.000</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>240.000</td>
<td>4.2</td>
<td>0.000</td>
<td>120.000</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pl1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>60.000</td>
<td>16.7</td>
<td>0.000</td>
<td>30.000</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>pl1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.0</td>
<td>0.000</td>
<td>2.000</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.3</td>
<td>0.000</td>
<td>6.000</td>
<td>pl1/rpll_inst/CLKOUT</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi1/rgb2dvi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>spi_io_clk</td>
<td>100.000(MHz)</td>
<td>182.882(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ram1/clk_25</td>
<td>100.000(MHz)</td>
<td>93.721(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk312n_sync</td>
<td>100.000(MHz)</td>
<td>86.304(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk4n_sync</td>
<td>100.000(MHz)</td>
<td>167.280(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ad1/isread_aud</td>
<td>100.000(MHz)</td>
<td>354.912(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>HP_BCK_d</td>
<td>100.000(MHz)</td>
<td>67.331(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>ram1/curs_set</td>
<td>100.000(MHz)</td>
<td>577.367(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>dd1/timer_clk_4</td>
<td>100.000(MHz)</td>
<td>160.231(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>vp128/disk_step</td>
<td>100.000(MHz)</td>
<td>263.852(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>fdd/clk_dsk</td>
<td>100.000(MHz)</td>
<td>411.353(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>clk4_sync</td>
<td>100.000(MHz)</td>
<td>63.247(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>pl1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>78.966(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/cpu/plm_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/cpu/xb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4_sync[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4_sync[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/plm_3_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>cpu1/cpu/plm_3_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/io_rcd1_xt_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/io_rcd1_xt_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_15_s27/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>cpu1/cpu/x_15_s27/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/I2</td>
</tr>
<tr>
<td>3.475</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/I1</td>
</tr>
<tr>
<td>5.081</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/O</td>
</tr>
<tr>
<td>5.555</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/O</td>
</tr>
<tr>
<td>6.132</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/I2</td>
</tr>
<tr>
<td>6.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s1/I3</td>
</tr>
<tr>
<td>7.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n2565_s1/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/I1</td>
</tr>
<tr>
<td>8.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s4/I1</td>
</tr>
<tr>
<td>9.488</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/alu_sh_0_s4/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s5/I1</td>
</tr>
<tr>
<td>10.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1376_s8/I1</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/n1376_s8/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1376_s2/I1</td>
</tr>
<tr>
<td>12.575</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/cpu/n1376_s2/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1376_s0/I1</td>
</tr>
<tr>
<td>13.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/n1376_s0/F</td>
</tr>
<tr>
<td>14.078</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_af_7_s0/I1</td>
</tr>
<tr>
<td>14.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/alu_af_7_s0/F</td>
</tr>
<tr>
<td>15.107</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_7_s0/I1</td>
</tr>
<tr>
<td>15.662</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_7_s0/F</td>
</tr>
<tr>
<td>16.136</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/xb_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/xb_7_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/cpu/xb_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.486, 47.452%; route: 8.058, 51.077%; tC2Q: 0.232, 1.471%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/cpu/plm_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/cpu/xb_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4_sync[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4_sync[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/plm_3_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>cpu1/cpu/plm_3_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/io_rcd1_xt_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/io_rcd1_xt_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_15_s27/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>cpu1/cpu/x_15_s27/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/I2</td>
</tr>
<tr>
<td>3.475</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/I1</td>
</tr>
<tr>
<td>5.081</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/O</td>
</tr>
<tr>
<td>5.555</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/O</td>
</tr>
<tr>
<td>6.132</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/I2</td>
</tr>
<tr>
<td>6.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s1/I3</td>
</tr>
<tr>
<td>7.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n2565_s1/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/I1</td>
</tr>
<tr>
<td>8.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s4/I1</td>
</tr>
<tr>
<td>9.488</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/alu_sh_0_s4/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s5/I1</td>
</tr>
<tr>
<td>10.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1376_s8/I1</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/n1376_s8/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1376_s2/I1</td>
</tr>
<tr>
<td>12.575</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/cpu/n1376_s2/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1376_s0/I1</td>
</tr>
<tr>
<td>13.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/n1376_s0/F</td>
</tr>
<tr>
<td>14.078</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_af_7_s0/I1</td>
</tr>
<tr>
<td>14.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/alu_af_7_s0/F</td>
</tr>
<tr>
<td>15.107</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_6_s0/I0</td>
</tr>
<tr>
<td>15.624</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_6_s0/F</td>
</tr>
<tr>
<td>16.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/xb_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/xb_6_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/cpu/xb_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.448, 47.325%; route: 8.058, 51.201%; tC2Q: 0.232, 1.474%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/cpu/plm_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/cpu/xb_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4_sync[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4_sync[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/plm_3_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>cpu1/cpu/plm_3_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/io_rcd1_xt_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/io_rcd1_xt_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_15_s27/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>cpu1/cpu/x_15_s27/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/I2</td>
</tr>
<tr>
<td>3.475</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/I1</td>
</tr>
<tr>
<td>5.081</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/O</td>
</tr>
<tr>
<td>5.555</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/O</td>
</tr>
<tr>
<td>6.132</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/I2</td>
</tr>
<tr>
<td>6.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s1/I3</td>
</tr>
<tr>
<td>7.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n2565_s1/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/I1</td>
</tr>
<tr>
<td>8.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s4/I1</td>
</tr>
<tr>
<td>9.488</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/alu_sh_0_s4/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s5/I1</td>
</tr>
<tr>
<td>10.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s1/I1</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s1/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s0/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/n1377_s0/F</td>
</tr>
<tr>
<td>13.011</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_7_s5/I1</td>
</tr>
<tr>
<td>13.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/cpu/alu_sh_7_s5/F</td>
</tr>
<tr>
<td>14.040</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s1/I1</td>
</tr>
<tr>
<td>14.595</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s1/F</td>
</tr>
<tr>
<td>15.069</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s0/I1</td>
</tr>
<tr>
<td>15.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s0/F</td>
</tr>
<tr>
<td>16.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/xb_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/xb_8_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/cpu/xb_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.448, 47.325%; route: 8.058, 51.201%; tC2Q: 0.232, 1.474%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/cpu/plm_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/cpu/xb_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4_sync[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4_sync[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/plm_3_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>cpu1/cpu/plm_3_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/io_rcd1_xt_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/io_rcd1_xt_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_15_s27/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>cpu1/cpu/x_15_s27/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/I2</td>
</tr>
<tr>
<td>3.475</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/I1</td>
</tr>
<tr>
<td>5.081</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/O</td>
</tr>
<tr>
<td>5.555</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/O</td>
</tr>
<tr>
<td>6.132</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/I2</td>
</tr>
<tr>
<td>6.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s1/I3</td>
</tr>
<tr>
<td>7.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n2565_s1/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/I1</td>
</tr>
<tr>
<td>8.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s4/I1</td>
</tr>
<tr>
<td>9.488</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/alu_sh_0_s4/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s5/I1</td>
</tr>
<tr>
<td>10.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s1/I1</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s1/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_9_s3/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/cpu/alu_sh_9_s3/F</td>
</tr>
<tr>
<td>13.011</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_10_s1/I1</td>
</tr>
<tr>
<td>13.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/cpu/alu_sh_10_s1/F</td>
</tr>
<tr>
<td>14.040</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_11_s2/I1</td>
</tr>
<tr>
<td>14.595</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_11_s2/F</td>
</tr>
<tr>
<td>15.069</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_11_s0/I1</td>
</tr>
<tr>
<td>15.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_11_s0/F</td>
</tr>
<tr>
<td>16.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/xb_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/xb_11_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/cpu/xb_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.448, 47.325%; route: 8.058, 51.201%; tC2Q: 0.232, 1.474%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/cpu/plm_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/cpu/xb_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4_sync[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4_sync[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/plm_3_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>cpu1/cpu/plm_3_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/io_rcd1_xt_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/io_rcd1_xt_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_15_s27/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>cpu1/cpu/x_15_s27/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/I2</td>
</tr>
<tr>
<td>3.475</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s27/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s33/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/I1</td>
</tr>
<tr>
<td>5.081</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s29/O</td>
</tr>
<tr>
<td>5.555</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/I1</td>
</tr>
<tr>
<td>5.658</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/x_0_s24/O</td>
</tr>
<tr>
<td>6.132</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/I2</td>
</tr>
<tr>
<td>6.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s3/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n2565_s1/I3</td>
</tr>
<tr>
<td>7.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n2565_s1/F</td>
</tr>
<tr>
<td>7.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/I1</td>
</tr>
<tr>
<td>8.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s7/F</td>
</tr>
<tr>
<td>8.933</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_0_s4/I1</td>
</tr>
<tr>
<td>9.488</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu1/cpu/alu_sh_0_s4/F</td>
</tr>
<tr>
<td>9.962</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s5/I1</td>
</tr>
<tr>
<td>10.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s5/F</td>
</tr>
<tr>
<td>10.991</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/n1377_s1/I1</td>
</tr>
<tr>
<td>11.546</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu1/cpu/n1377_s1/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s3/I0</td>
</tr>
<tr>
<td>12.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s3/F</td>
</tr>
<tr>
<td>13.011</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_8_s2/I0</td>
</tr>
<tr>
<td>13.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu1/cpu/alu_sh_8_s2/F</td>
</tr>
<tr>
<td>14.002</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_9_s2/I1</td>
</tr>
<tr>
<td>14.557</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_9_s2/F</td>
</tr>
<tr>
<td>15.031</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_9_s0/I1</td>
</tr>
<tr>
<td>15.586</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/alu_sh_9_s0/F</td>
</tr>
<tr>
<td>16.060</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu1/cpu/xb_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk4_sync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>634</td>
<td>t4/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu1/cpu/xb_9_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu1/cpu/xb_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.410, 47.197%; route: 8.058, 51.325%; tC2Q: 0.232, 1.478%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
