// Seed: 1000268264
module module_0;
  initial id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input uwire id_2,
    output logic id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri id_6,
    output tri1 id_7,
    output tri0 id_8,
    output supply0 id_9
);
  always
    repeat (1)
      if (1) begin
        id_0 <= id_1;
      end else begin
        $display(id_1 - 1);
        id_3 <= 1;
        $display((1), id_2 | id_2);
      end
  module_0();
endmodule
