###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID ylva.fransg.eit.lth.se)
#  Generated on:      Fri May 24 17:22:40 2024
#  Design:            pulpino_top_rtl_w_pads
#  Command:           report_ccopt_skew_groups -filename ./skewgrp_ccopt.rpt 
###############################################################

Skew Group Structure:
=====================

-------------------------------------------------------------------------
Skew Group                   Sources    Constrained Sinks    Ignore Sinks
-------------------------------------------------------------------------
clk/Clock_Constraint            1             12684               31
clk_jtag/Clock_Constraint       1               243                0
clk_spi/Clock_Constraint        1               495                0
-------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner     Skew Group                   ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SS:setup.early    clk/Clock_Constraint             -        1.083     1.217     1.182        0.022       ignored                  -         0.134                 -
                  clk_jtag/Clock_Constraint        -        0.427     0.480     0.459        0.010       ignored                  -         0.053                 -
                  clk_spi/Clock_Constraint         -        0.615     0.690     0.657        0.016       ignored                  -         0.075                 -
SS:setup.late     clk/Clock_Constraint         none         1.608     1.756     1.724        0.025       auto computed       *0.133         0.148    96.5% {1.668, 1.734, 1.756}
                  clk_jtag/Clock_Constraint     1.000       0.947     0.999     0.982        0.010       auto computed        0.133         0.051    100% {0.947, 0.978, 0.999}
                  clk_spi/Clock_Constraint     *1.000       1.138     1.220     1.186        0.017       auto computed        0.133         0.082    100% {1.138, 1.190, 1.220}
FF:hold.early     clk/Clock_Constraint             -        0.255     0.305     0.287        0.012       ignored                  -         0.050                 -
                  clk_jtag/Clock_Constraint        -        0.112     0.126     0.123        0.002       ignored                  -         0.014                 -
                  clk_spi/Clock_Constraint         -        0.171     0.196     0.188        0.006       ignored                  -         0.025                 -
FF:hold.late      clk/Clock_Constraint             -        0.760     0.815     0.796        0.013       ignored                  -         0.054                 -
                  clk_jtag/Clock_Constraint        -        0.617     0.633     0.630        0.002       ignored                  -         0.015                 -
                  clk_spi/Clock_Constraint         -        0.678     0.707     0.698        0.006       ignored                  -         0.029                 -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------------------------------------------
Timing Corner     Skew Group                   Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------------------------------------------
SS:setup.early    clk/Clock_Constraint         1.083        1      1.217        2
-    min pulpino_top_rtl_inst_core_region_i/data_mem/sp_ram_i_ram_row[3].ram_byte[0].sram_2k1/CK
-    max pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/CP
                  clk_jtag/Clock_Constraint    0.427        9      0.480       10
-    min pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-    max pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/CP
                  clk_spi/Clock_Constraint     0.615       17      0.690       18
-    min pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-    max pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/CP
SS:setup.late     clk/Clock_Constraint         1.608        3      1.756        4
-    min pulpino_top_rtl_inst_core_region_i/data_mem/sp_ram_i_ram_row[3].ram_byte[0].sram_2k1/CK
-    max pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/CP
                  clk_jtag/Clock_Constraint    0.947       11      0.999       12
-    min pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-    max pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/CP
                  clk_spi/Clock_Constraint     1.138       19      1.220       20
-    min pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-    max pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/CP
FF:hold.early     clk/Clock_Constraint         0.255        5      0.305        6
-    min pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/CP
-    max pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/outdata_reg_reg[63][2]/CP
                  clk_jtag/Clock_Constraint    0.112       13      0.126       14
-    min pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-    max pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/CP
                  clk_spi/Clock_Constraint     0.171       21      0.196       22
-    min pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-    max pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/CP
FF:hold.late      clk/Clock_Constraint         0.760        7      0.815        8
-    min pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/CP
-    max pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/outdata_reg_reg[63][2]/CP
                  clk_jtag/Clock_Constraint    0.617       15      0.633       16
-    min pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-    max pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/CP
                  clk_spi/Clock_Constraint     0.678       23      0.707       24
-    min pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-    max pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/CP
---------------------------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, min clock_path:
========================================================

PathID    : 1
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_core_region_i/data_mem/sp_ram_i_ram_row[3].ram_byte[0].sram_2k1/CK
Delay     : 1.083

------------------------------------------------------------------------------------------------------------
Name  Lib cell             Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                                  (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -----------------------------------------------------------------------------------------
clk
-     -                    rise   -       0.000   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN     rise   0.000   0.000   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN     rise   0.002   0.002   0.003  1.382  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10      rise   0.003   0.005   0.006  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10      rise   0.064   0.069   0.030  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34      rise   0.000   0.069   0.030  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34      rise   0.115   0.185   0.147  0.106  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82      rise   0.048   0.232   0.163  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82      rise   0.158   0.391   0.090  0.156  (629.100,1108.370)    1.690      4    
CTS_ccl_BUF_clk_G0_L5_1/A
-     HS65_LL_CNBFX52      rise   0.034   0.424   0.127  -      (804.810,983.050)   301.030   -       
CTS_ccl_BUF_clk_G0_L5_1/Z
-     HS65_LL_CNBFX52      rise   0.190   0.615   0.178  0.194  (805.900,983.570)     1.610     15    
CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX45      rise   0.036   0.651   0.187  -      (505.820,983.170)   300.480   -       
CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX45      rise   0.205   0.856   0.161  0.160  (506.855,983.575)     1.440     11    
pulpino_top_rtl_inst_core_region_i/data_mem/CTS_ccl_BUF_clk_G0_L7_10/A
-     HS65_LL_CNBFX103     rise   0.050   0.906   0.179  -      (464.780,1331.525)  390.025   -       
pulpino_top_rtl_inst_core_region_i/data_mem/CTS_ccl_BUF_clk_G0_L7_10/Z
-     HS65_LL_CNBFX103     rise   0.173   1.080   0.074  0.136  (466.415,1332.010)    2.120      5    
pulpino_top_rtl_inst_core_region_i/data_mem/sp_ram_i_ram_row[3].ram_byte[0].sram_2k1/CK
-     ST_SPHDL_2048x8m8_L  rise   0.003   1.083   0.075  -      (465.000,1345.185)   14.590   -       
------------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, max clock_path:
========================================================

PathID    : 2
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/CP
Delay     : 1.217

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.382  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10   rise   0.003   0.005   0.006  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10   rise   0.064   0.069   0.030  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34   rise   0.000   0.069   0.030  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34   rise   0.115   0.185   0.147  0.106  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82   rise   0.048   0.232   0.163  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82   rise   0.158   0.391   0.090  0.156  (629.100,1108.370)    1.690      4    
CTS_ccl_BUF_clk_G0_L5_1/A
-     HS65_LL_CNBFX52   rise   0.034   0.424   0.127  -      (804.810,983.050)   301.030   -       
CTS_ccl_BUF_clk_G0_L5_1/Z
-     HS65_LL_CNBFX52   rise   0.190   0.615   0.178  0.194  (805.900,983.570)     1.610     15    
pulpino_top_rtl_inst_peripherals_i/genblk1[4].core_clock_gate/g13/A
-     HS65_LL_AND2X4    rise   0.018   0.633   0.183  -      (860.650,800.990)   237.330   -       
pulpino_top_rtl_inst_peripherals_i/genblk1[4].core_clock_gate/g13/Z
-     HS65_LL_AND2X4    rise   0.197   0.829   0.064  0.004  (861.045,800.645)     0.740      1    
pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/CTS_ccl_BUF_clk_G1_L7_1/A
-     HS65_LL_CNBFX14   rise   0.000   0.829   0.064  -      (863.845,795.935)     7.510   -       
pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/CTS_ccl_BUF_clk_G1_L7_1/Z
-     HS65_LL_CNBFX14   rise   0.162   0.991   0.128  0.042  (864.335,796.410)     0.965      4    
pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/CTS_ccl_BUF_clk_G1_L8_2/A
-     HS65_LL_CNBFX52   rise   0.002   0.993   0.128  -      (946.410,769.850)   108.635   -       
pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/CTS_ccl_BUF_clk_G1_L8_2/Z
-     HS65_LL_CNBFX52   rise   0.212   1.204   0.179  0.221  (947.500,770.370)     1.610    100    
pulpino_top_rtl_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/CP
-     HS65_LL_SDFPRQX9  rise   0.012   1.217   0.180  -      (855.450,814.610)   136.290   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, min clock_path:
=======================================================

PathID    : 3
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_core_region_i/data_mem/sp_ram_i_ram_row[3].ram_byte[0].sram_2k1/CK
Delay     : 1.608

------------------------------------------------------------------------------------------------------------
Name  Lib cell             Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                                  (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -----------------------------------------------------------------------------------------
clk
-     -                    rise   -       0.500   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN     rise   0.000   0.500   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN     rise   0.002   0.502   0.003  1.382  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10      rise   0.003   0.505   0.006  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10      rise   0.067   0.572   0.033  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34      rise   0.000   0.572   0.033  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34      rise   0.118   0.689   0.149  0.106  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82      rise   0.049   0.739   0.167  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82      rise   0.160   0.899   0.092  0.156  (629.100,1108.370)    1.690      4    
CTS_ccl_BUF_clk_G0_L5_1/A
-     HS65_LL_CNBFX52      rise   0.035   0.934   0.130  -      (804.810,983.050)   301.030   -       
CTS_ccl_BUF_clk_G0_L5_1/Z
-     HS65_LL_CNBFX52      rise   0.193   1.126   0.180  0.194  (805.900,983.570)     1.610     15    
CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX45      rise   0.037   1.163   0.189  -      (505.820,983.170)   300.480   -       
CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX45      rise   0.208   1.371   0.170  0.160  (506.855,983.575)     1.440     11    
pulpino_top_rtl_inst_core_region_i/data_mem/CTS_ccl_BUF_clk_G0_L7_10/A
-     HS65_LL_CNBFX103     rise   0.055   1.426   0.192  -      (464.780,1331.525)  390.025   -       
pulpino_top_rtl_inst_core_region_i/data_mem/CTS_ccl_BUF_clk_G0_L7_10/Z
-     HS65_LL_CNBFX103     rise   0.179   1.605   0.075  0.136  (466.415,1332.010)    2.120      5    
pulpino_top_rtl_inst_core_region_i/data_mem/sp_ram_i_ram_row[3].ram_byte[0].sram_2k1/CK
-     ST_SPHDL_2048x8m8_L  rise   0.003   1.608   0.075  -      (465.000,1345.185)   14.590   -       
------------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, max clock_path:
=======================================================

PathID    : 4
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/CP
Delay     : 1.756

----------------------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------------------
clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.382  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10   rise   0.003   0.505   0.006  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10   rise   0.067   0.572   0.033  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34   rise   0.000   0.572   0.033  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34   rise   0.118   0.689   0.149  0.106  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82   rise   0.049   0.739   0.167  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82   rise   0.160   0.899   0.092  0.156  (629.100,1108.370)    1.690      4    
CTS_ccl_BUF_clk_G0_L5_1/A
-     HS65_LL_CNBFX52   rise   0.035   0.934   0.130  -      (804.810,983.050)   301.030   -       
CTS_ccl_BUF_clk_G0_L5_1/Z
-     HS65_LL_CNBFX52   rise   0.193   1.126   0.180  0.194  (805.900,983.570)     1.610     15    
pulpino_top_rtl_inst_peripherals_i/genblk1[0].core_clock_gate/g13/A
-     HS65_LL_AND2X4    rise   0.037   1.163   0.190  -      (694.850,820.010)   274.610   -       
pulpino_top_rtl_inst_peripherals_i/genblk1[0].core_clock_gate/g13/Z
-     HS65_LL_AND2X4    rise   0.223   1.386   0.099  0.007  (695.245,820.355)     0.740      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_G1_L7_3/A
-     HS65_LL_CNBFX48   rise   0.000   1.387   0.099  -      (700.990,814.730)    11.370   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_G1_L7_3/Z
-     HS65_LL_CNBFX48   rise   0.155   1.542   0.108  0.106  (699.945,814.260)     1.515      5    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/CTS_ccl_BUF_clk_G1_L8_12/A
-     HS65_LL_CNBFX58   rise   0.010   1.552   0.109  -      (698.210,671.050)   144.945   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/CTS_ccl_BUF_clk_G1_L8_12/Z
-     HS65_LL_CNBFX58   rise   0.188   1.741   0.163  0.203  (699.305,671.570)     1.615    100    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/CP
-     HS65_LL_SDFPRQX9  rise   0.016   1.756   0.164  -      (707.850,728.390)    65.365   -       
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, min clock_path:
=======================================================

PathID    : 5
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/CP
Delay     : 0.255

------------------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -----------------------------------------------------------------------------------------------
clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.377  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10   rise   0.002   0.004   0.004  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10   rise   0.018   0.021   0.009  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34   rise   0.000   0.021   0.009  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34   rise   0.024   0.046   0.033  0.086  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82   rise   0.020   0.066   0.048  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82   rise   0.032   0.098   0.020  0.124  (629.100,1108.370)    1.690      4    
CTS_ccl_BUF_clk_G0_L5_1/A
-     HS65_LL_CNBFX52   rise   0.012   0.110   0.042  -      (804.810,983.050)   301.030   -       
CTS_ccl_BUF_clk_G0_L5_1/Z
-     HS65_LL_CNBFX52   rise   0.039   0.150   0.042  0.155  (805.900,983.570)     1.610     15    
CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX45   rise   0.015   0.165   0.050  -      (505.820,983.170)   300.480   -       
CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX45   rise   0.039   0.204   0.039  0.136  (506.855,983.575)     1.440     11    
pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g905/A
-     HS65_LL_AND2X4    rise   0.006   0.210   0.047  -      (405.650,988.190)   105.820   -       
pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g905/Z
-     HS65_LL_AND2X4    rise   0.045   0.255   0.027  0.007  (406.045,987.845)     0.740      4    
pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/CP
-     HS65_LL_SDFPRQX9  rise   0.000   0.255   0.027  -      (400.950,991.410)     8.660   -       
------------------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, max clock_path:
=======================================================

PathID    : 6
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/outdata_reg_reg[63][2]/CP
Delay     : 0.305

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.377  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10   rise   0.002   0.004   0.004  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10   rise   0.018   0.021   0.009  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34   rise   0.000   0.021   0.009  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34   rise   0.024   0.046   0.033  0.086  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82   rise   0.020   0.066   0.048  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82   rise   0.032   0.098   0.020  0.124  (629.100,1108.370)    1.690      4    
pulpino_top_rtl_inst_peripherals_i/CTS_ccl_BUF_clk_G0_L5_3/A
-     HS65_LL_CNBFX82   rise   0.019   0.117   0.044  -      (971.400,983.180)   467.490   -       
pulpino_top_rtl_inst_peripherals_i/CTS_ccl_BUF_clk_G0_L5_3/Z
-     HS65_LL_CNBFX82   rise   0.032   0.149   0.015  0.062  (972.700,983.570)     1.690      3    
pulpino_top_rtl_inst_peripherals_i/genblk1[3].core_clock_gate/g13/A
-     HS65_LL_AND2X4    rise   0.005   0.154   0.017  -      (979.850,613.790)   376.930   -       
pulpino_top_rtl_inst_peripherals_i/genblk1[3].core_clock_gate/g13/Z
-     HS65_LL_AND2X4    rise   0.028   0.181   0.013  0.003  (980.245,613.445)     0.740      1    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_cid_BUF_clk_G1_L7_18/A
-     HS65_LL_CNBFX21   rise   0.000   0.181   0.013  -      (978.755,611.865)     3.070   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_cid_BUF_clk_G1_L7_18/Z
-     HS65_LL_CNBFX21   rise   0.021   0.203   0.010  0.010  (978.265,611.390)     0.965      1    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L8_60/A
-     HS65_LL_CNBFX103  rise   0.000   0.203   0.010  -      (981.380,608.725)     5.780   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L8_60/Z
-     HS65_LL_CNBFX103  rise   0.023   0.225   0.014  0.078  (983.015,609.210)     2.120      4    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L9_24/A
-     HS65_LL_CNBFX124  rise   0.002   0.228   0.014  -      (1121.410,613.980)  143.165   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L9_24/Z
-     HS65_LL_CNBFX124  rise   0.025   0.253   0.024  0.201  (1123.265,614.390)    2.265     13    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L10_24/A
-     HS65_LL_CNBFX103  rise   0.012   0.265   0.032  -      (1258.980,780.325)  301.650   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L10_24/Z
-     HS65_LL_CNBFX103  rise   0.038   0.303   0.027  0.198  (1260.615,780.810)    2.120    100    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/outdata_reg_reg[63][2]/CP
-     HS65_LL_SDFPRQX9  rise   0.002   0.305   0.027  -      (1213.250,702.390)  125.785   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, min clock_path:
======================================================

PathID    : 7
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/CP
Delay     : 0.760

------------------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -----------------------------------------------------------------------------------------------
clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.377  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10   rise   0.002   0.504   0.004  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10   rise   0.018   0.522   0.009  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34   rise   0.000   0.522   0.009  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34   rise   0.024   0.546   0.034  0.086  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82   rise   0.020   0.567   0.049  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82   rise   0.033   0.599   0.020  0.124  (629.100,1108.370)    1.690      4    
CTS_ccl_BUF_clk_G0_L5_1/A
-     HS65_LL_CNBFX52   rise   0.013   0.612   0.043  -      (804.810,983.050)   301.030   -       
CTS_ccl_BUF_clk_G0_L5_1/Z
-     HS65_LL_CNBFX52   rise   0.040   0.652   0.043  0.155  (805.900,983.570)     1.610     15    
CTS_ccl_BUF_clk_G0_L6_1/A
-     HS65_LL_CNBFX45   rise   0.015   0.667   0.050  -      (505.820,983.170)   300.480   -       
CTS_ccl_BUF_clk_G0_L6_1/Z
-     HS65_LL_CNBFX45   rise   0.040   0.707   0.041  0.136  (506.855,983.575)     1.440     11    
pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g905/A
-     HS65_LL_AND2X4    rise   0.007   0.714   0.050  -      (405.650,988.190)   105.820   -       
pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g905/Z
-     HS65_LL_AND2X4    rise   0.047   0.760   0.029  0.007  (406.045,987.845)     0.740      4    
pulpino_top_rtl_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/CP
-     HS65_LL_SDFPRQX9  rise   0.000   0.760   0.029  -      (400.950,991.410)     8.660   -       
------------------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, max clock_path:
======================================================

PathID    : 8
Path type : skew group clk/Clock_Constraint (path 1 of 1)
Start     : clk
End       : pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/outdata_reg_reg[63][2]/CP
Delay     : 0.815

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,1525.865)    -            1    
clkpad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,1525.865)      0.000   -       
clkpad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.377  (69.770,1546.925)    87.225      1    
CTS_ccl_BUF_clk_G0_L2_1/A
-     HS65_LL_CNBFX10   rise   0.002   0.504   0.004  -      (96.445,1331.535)   242.065   -       
CTS_ccl_BUF_clk_G0_L2_1/Z
-     HS65_LL_CNBFX10   rise   0.018   0.522   0.009  0.004  (96.935,1332.010)     0.965      1    
CTS_ccl_BUF_clk_G0_L3_1/A
-     HS65_LL_CNBFX34   rise   0.000   0.522   0.009  -      (99.645,1331.540)     3.180   -       
CTS_ccl_BUF_clk_G0_L3_1/Z
-     HS65_LL_CNBFX34   rise   0.024   0.546   0.034  0.086  (100.400,1331.975)    1.190      1    
CTS_ccl_BUF_clk_G0_L4_1/A
-     HS65_LL_CNBFX82   rise   0.020   0.567   0.049  -      (627.800,1107.980)  751.395   -       
CTS_ccl_BUF_clk_G0_L4_1/Z
-     HS65_LL_CNBFX82   rise   0.033   0.599   0.020  0.124  (629.100,1108.370)    1.690      4    
pulpino_top_rtl_inst_peripherals_i/CTS_ccl_BUF_clk_G0_L5_3/A
-     HS65_LL_CNBFX82   rise   0.019   0.618   0.046  -      (971.400,983.180)   467.490   -       
pulpino_top_rtl_inst_peripherals_i/CTS_ccl_BUF_clk_G0_L5_3/Z
-     HS65_LL_CNBFX82   rise   0.033   0.651   0.015  0.062  (972.700,983.570)     1.690      3    
pulpino_top_rtl_inst_peripherals_i/genblk1[3].core_clock_gate/g13/A
-     HS65_LL_AND2X4    rise   0.005   0.656   0.017  -      (979.850,613.790)   376.930   -       
pulpino_top_rtl_inst_peripherals_i/genblk1[3].core_clock_gate/g13/Z
-     HS65_LL_AND2X4    rise   0.029   0.685   0.014  0.003  (980.245,613.445)     0.740      1    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_cid_BUF_clk_G1_L7_18/A
-     HS65_LL_CNBFX21   rise   0.000   0.685   0.014  -      (978.755,611.865)     3.070   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_cid_BUF_clk_G1_L7_18/Z
-     HS65_LL_CNBFX21   rise   0.022   0.707   0.011  0.010  (978.265,611.390)     0.965      1    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L8_60/A
-     HS65_LL_CNBFX103  rise   0.000   0.707   0.011  -      (981.380,608.725)     5.780   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L8_60/Z
-     HS65_LL_CNBFX103  rise   0.024   0.731   0.015  0.078  (983.015,609.210)     2.120      4    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L9_24/A
-     HS65_LL_CNBFX124  rise   0.002   0.733   0.015  -      (1121.410,613.980)  143.165   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L9_24/Z
-     HS65_LL_CNBFX124  rise   0.026   0.759   0.026  0.201  (1123.265,614.390)    2.265     13    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L10_24/A
-     HS65_LL_CNBFX103  rise   0.014   0.773   0.035  -      (1258.980,780.325)  301.650   -       
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/CTS_ccl_BUF_clk_G1_L10_24/Z
-     HS65_LL_CNBFX103  rise   0.040   0.813   0.029  0.198  (1260.615,780.810)    2.120    100    
pulpino_top_rtl_inst_peripherals_i/apb_mmu_i/outdata_reg_reg[63][2]/CP
-     HS65_LL_SDFPRQX9  rise   0.002   0.815   0.029  -      (1213.250,702.390)  125.785   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, min clock_path:
========================================================

PathID    : 9
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
Delay     : 0.427

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.384  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.003   0.005   0.006  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.062   0.067   0.030  0.009  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.000   0.067   0.030  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.148   0.215   0.167  0.095  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/A
-     HS65_LL_CNBFX124  rise   0.012   0.227   0.169  -      (196.410,546.380)  137.180   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/Z
-     HS65_LL_CNBFX124  rise   0.146   0.374   0.064  0.208  (198.265,546.790)    2.265     65    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-     HS65_LL_DFPRQX9   rise   0.053   0.427   0.182  -      (430.550,752.350)  437.845   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, max clock_path:
========================================================

PathID    : 10
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/CP
Delay     :  0.480

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,216.865)    -           1     
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.384  (69.770,237.925)    87.225     1     
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.003   0.005   0.006  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.062   0.067   0.030  0.009  (97.235,458.375)     1.205     1     
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.000   0.067   0.030  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.148   0.215   0.167  0.095  (147.235,458.375)    1.205     4     
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/g1166/B
-     HS65_LL_XOR2X27   rise   0.004   0.220   0.168  -      (112.845,499.485)   75.500   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/g1166/Z
-     HS65_LL_XOR2X27   rise   0.234   0.454   0.167  0.074  (115.790,499.145)    3.285     4     
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/CP
-     HS65_LL_DFPRQX9   rise   0.027   0.480   0.171  -      (433.750,757.550)  576.365   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, min clock_path:
=======================================================

PathID    : 11
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
Delay     :  0.947

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.384  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.003   0.505   0.006  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.063   0.568   0.031  0.009  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.001   0.569   0.031  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.155   0.724   0.184  0.095  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/A
-     HS65_LL_CNBFX124  rise   0.013   0.737   0.186  -      (196.410,546.380)  137.180   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/Z
-     HS65_LL_CNBFX124  rise   0.154   0.891   0.067  0.208  (198.265,546.790)    2.265     65    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-     HS65_LL_DFPRQX9   rise   0.056   0.947   0.194  -      (430.550,752.350)  437.845   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, max clock_path:
=======================================================

PathID    : 12
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/CP
Delay     :  0.999

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.384  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.003   0.505   0.006  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.063   0.568   0.031  0.009  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.001   0.569   0.031  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.155   0.724   0.184  0.095  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_3/A
-     HS65_LL_CNBFX55   rise   0.023   0.748   0.186  -      (352.810,733.450)  480.650   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_3/Z
-     HS65_LL_CNBFX55   rise   0.192   0.940   0.165  0.188  (353.900,733.970)    1.610     74    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/CP
-     HS65_LL_SDFPRQX9  rise   0.059   0.999   0.194  -      (525.550,923.810)  361.490   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, min clock_path:
=======================================================

PathID    : 13
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
Delay     :  0.112

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.379  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.002   0.004   0.004  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.017   0.021   0.008  0.008  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.000   0.021   0.008  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.034   0.054   0.044  0.085  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/A
-     HS65_LL_CNBFX124  rise   0.006   0.060   0.046  -      (196.410,546.380)  137.180   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/Z
-     HS65_LL_CNBFX124  rise   0.031   0.091   0.014  0.181  (198.265,546.790)    2.265     65    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-     HS65_LL_DFPRQX9   rise   0.021   0.112   0.076  -      (430.550,752.350)  437.845   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, max clock_path:
=======================================================

PathID    : 14
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/CP
Delay     :  0.126

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.000   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.379  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.002   0.004   0.004  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.017   0.021   0.008  0.008  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.000   0.021   0.008  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.034   0.054   0.044  0.085  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/A
-     HS65_LL_CNBFX124  rise   0.006   0.060   0.046  -      (196.410,546.380)  137.180   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/Z
-     HS65_LL_CNBFX124  rise   0.031   0.091   0.014  0.181  (198.265,546.790)    2.265     65    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/CP
-     HS65_LL_DFPRQX9   rise   0.035   0.126   0.079  -      (552.850,879.050)  686.845   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, min clock_path:
======================================================

PathID    : 15
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
Delay     :  0.617

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.379  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.002   0.504   0.004  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.017   0.521   0.008  0.008  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.000   0.521   0.008  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.036   0.557   0.049  0.085  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/A
-     HS65_LL_CNBFX124  rise   0.006   0.563   0.050  -      (196.410,546.380)  137.180   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/Z
-     HS65_LL_CNBFX124  rise   0.032   0.595   0.014  0.181  (198.265,546.790)    2.265     65    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/CP
-     HS65_LL_DFPRQX9   rise   0.022   0.617   0.082  -      (430.550,752.350)  437.845   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, max clock_path:
======================================================

PathID    : 16
Path type : skew group clk_jtag/Clock_Constraint (path 1 of 1)
Start     : jtag_clk
End       : pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/CP
Delay     :  0.633

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
jtag_clk
-     -                 rise   -       0.500   0.000  0.000  (3.605,216.865)    -            1    
jtag_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (3.605,216.865)      0.000   -       
jtag_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.379  (69.770,237.925)    87.225      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/A
-     HS65_LL_CNBFX24   rise   0.002   0.504   0.004  -      (96.445,457.960)   246.710   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L2_1/Z
-     HS65_LL_CNBFX24   rise   0.017   0.521   0.008  0.008  (97.235,458.375)     1.205      1    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/A
-     HS65_LL_CNBFX24   rise   0.000   0.521   0.008  -      (146.445,457.960)   49.625   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_cdb_BUF_clk_jtag_G0_L3_1/Z
-     HS65_LL_CNBFX24   rise   0.036   0.557   0.049  0.085  (147.235,458.375)    1.205      4    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/A
-     HS65_LL_CNBFX124  rise   0.006   0.563   0.050  -      (196.410,546.380)  137.180   -       
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/CTS_ccl_BUF_clk_jtag_G0_L4_2/Z
-     HS65_LL_CNBFX124  rise   0.032   0.595   0.014  0.181  (198.265,546.790)    2.265     65    
pulpino_top_rtl_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/CP
-     HS65_LL_DFPRQX9   rise   0.038   0.633   0.085  -      (552.850,879.050)  686.845   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, min clock_path:
========================================================

PathID    : 17
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
Delay     :  0.615

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.000   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.367  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.000   0.002   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.123   0.125   0.163  0.074  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.026   0.151   0.167  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.136   0.287   0.028  0.018  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.001   0.288   0.028  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.075   0.363   0.055  0.198  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/A
-     HS65_LL_CNBFX124  rise   0.045   0.408   0.161  -      (1088.810,603.580)  417.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/Z
-     HS65_LL_CNBFX124  rise   0.147   0.555   0.070  0.228  (1090.665,603.990)    2.265     69    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-     HS65_LL_DFPRQX4   rise   0.059   0.615   0.182  -      (693.950,624.250)   416.975   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.early, max clock_path:
========================================================

PathID    : 18
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/CP
Delay     :  0.690

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.000   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.367  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.000   0.002   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.123   0.125   0.163  0.074  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.026   0.151   0.167  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.136   0.287   0.028  0.018  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.001   0.288   0.028  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.075   0.363   0.055  0.198  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/clk_mux_i_g14/B
-     HS65_LL_XOR2X35   rise   0.070   0.433   0.168  -      (876.250,617.150)   638.625   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/clk_mux_i_g14/Z
-     HS65_LL_XOR2X35   rise   0.232   0.665   0.184  0.118  (873.335,617.550)     3.315     43    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/CP
-     HS65_LL_SDFPSQX9  rise   0.025   0.690   0.188  -      (610.850,622.210)   267.145   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, min clock_path:
=======================================================

PathID    : 19
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
Delay     :  1.138

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.500   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.367  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.000   0.502   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.125   0.627   0.169  0.074  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.028   0.654   0.174  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.140   0.795   0.029  0.018  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.001   0.796   0.029  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.076   0.872   0.056  0.198  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/A
-     HS65_LL_CNBFX124  rise   0.048   0.921   0.177  -      (1088.810,603.580)  417.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/Z
-     HS65_LL_CNBFX124  rise   0.154   1.075   0.073  0.228  (1090.665,603.990)    2.265     69    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-     HS65_LL_DFPRQX4   rise   0.063   1.138   0.194  -      (693.950,624.250)   416.975   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner SS:setup.late, max clock_path:
=======================================================

PathID    : 20
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/CP
Delay     :  1.220

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.500   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.367  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.000   0.502   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.125   0.627   0.169  0.074  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.028   0.654   0.174  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.140   0.795   0.029  0.018  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.001   0.796   0.029  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.076   0.872   0.056  0.198  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/clk_mux_i_g14/B
-     HS65_LL_XOR2X35   rise   0.077   0.949   0.186  -      (876.250,617.150)   638.625   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/clk_mux_i_g14/Z
-     HS65_LL_XOR2X35   rise   0.244   1.193   0.195  0.118  (873.335,617.550)     3.315     43    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/CP
-     HS65_LL_SDFPSQX9  rise   0.027   1.220   0.199  -      (610.850,622.210)   267.145   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, min clock_path:
=======================================================

PathID    : 21
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
Delay     :  0.171

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.000   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.365  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.000   0.002   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.029   0.032   0.041  0.063  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.012   0.044   0.046  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.029   0.073   0.009  0.017  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.000   0.074   0.009  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.020   0.093   0.011  0.169  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/A
-     HS65_LL_CNBFX124  rise   0.017   0.110   0.065  -      (1088.810,603.580)  417.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/Z
-     HS65_LL_CNBFX124  rise   0.036   0.147   0.016  0.195  (1090.665,603.990)    2.265     69    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-     HS65_LL_DFPRQX4   rise   0.024   0.171   0.075  -      (693.950,624.250)   416.975   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.early, max clock_path:
=======================================================

PathID    : 22
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer_data_reg[6][8]/CP
Delay     :  0.196

-------------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.000   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.000   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.002   0.003  1.365  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.000   0.002   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.029   0.032   0.041  0.063  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.012   0.044   0.046  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.029   0.073   0.009  0.017  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.000   0.074   0.009  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.020   0.093   0.011  0.169  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_2/A
-     HS65_LL_CNBFX124  rise   0.033   0.127   0.070  -      (832.010,702.380)   768.095   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_2/Z
-     HS65_LL_CNBFX124  rise   0.037   0.164   0.019  0.225  (833.865,702.790)     2.265    100    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer_data_reg[6][8]/CP
-     HS65_LL_SDFPRQX9  rise   0.032   0.196   0.075  -      (480.450,738.790)   389.415   -       
-------------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, min clock_path:
======================================================

PathID    : 23
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
Delay     :  0.678

---------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.500   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.365  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.001   0.503   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.030   0.532   0.043  0.063  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.013   0.545   0.048  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.030   0.576   0.009  0.017  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.001   0.576   0.009  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.020   0.596   0.012  0.169  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/A
-     HS65_LL_CNBFX124  rise   0.018   0.614   0.072  -      (1088.810,603.580)  417.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_1/Z
-     HS65_LL_CNBFX124  rise   0.038   0.652   0.017  0.195  (1090.665,603.990)    2.265     69    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/CP
-     HS65_LL_DFPRQX4   rise   0.026   0.678   0.081  -      (693.950,624.250)   416.975   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner FF:hold.late, max clock_path:
======================================================

PathID    : 24
Path type : skew group clk_spi/Clock_Constraint (path 1 of 1)
Start     : spi_clk
End       : pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer_data_reg[6][8]/CP
Delay     :  0.707

-------------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------------
spi_clk
-     -                 rise   -       0.500   0.000  0.000  (1787.395,265.135)  -            1    
spi_clk_pad/PADIO
-     CPAD_S_74x50u_IN  rise   0.000   0.500   0.003  -      (1787.395,265.135)    0.000   -       
spi_clk_pad/COREIO
-     CPAD_S_74x50u_IN  rise   0.002   0.502   0.003  1.365  (1721.230,244.075)   87.225      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/A
-     HS65_LL_CNBFX21   rise   0.001   0.503   0.003  -      (1688.045,166.735)  110.525   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L2_1/Z
-     HS65_LL_CNBFX21   rise   0.030   0.532   0.043  0.063  (1688.535,167.210)    0.965      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/A
-     HS65_LL_CNBFX124  rise   0.013   0.545   0.048  -      (1509.990,554.620)  565.955   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L3_1/Z
-     HS65_LL_CNBFX124  rise   0.030   0.576   0.009  0.017  (1508.135,554.210)    2.265      1    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/A
-     HS65_LL_CNBFX124  rise   0.001   0.576   0.009  -      (1505.790,606.620)   54.755   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_cpc_drv_BUF_clk_spi_G0_L4_1/Z
-     HS65_LL_CNBFX124  rise   0.020   0.596   0.012  0.169  (1503.935,606.210)    2.265      6    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_2/A
-     HS65_LL_CNBFX124  rise   0.036   0.632   0.078  -      (832.010,702.380)   768.095   -       
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/CTS_ccl_BUF_clk_spi_G0_L5_2/Z
-     HS65_LL_CNBFX124  rise   0.039   0.672   0.020  0.225  (833.865,702.790)     2.265    100    
pulpino_top_rtl_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer_data_reg[6][8]/CP
-     HS65_LL_SDFPRQX9  rise   0.035   0.707   0.082  -      (480.450,738.790)   389.415   -       
-------------------------------------------------------------------------------------------------------------

