<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/cpx_buf_p3.v.html" target="file-frame">third_party/tests/utd-sv/cpx_buf_p3.v</a>
time_elapsed: 0.020s
ram usage: 12224 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e cpx_buf_p3 <a href="../../../../third_party/tests/utd-sv/cpx_buf_p3.v.html" target="file-frame">third_party/tests/utd-sv/cpx_buf_p3.v</a>
entity @cpx_buf_p3 (i8$ %scache3_cpx_req_bufp4_cq, i1$ %scache3_cpx_atom_bufp4_cq, i8$ %io_cpx_req_bufp4_cq, i8$ %cpx_scache3_grant_ca, i1$ %cpx_spc5_data_rdy_cx, i1$ %cpx_spc6_data_rdy_cx, i1$ %cpx_spc7_data_rdy_cx, i1$ %arbcp0_cpxdp_grant_arbbf_ca_5, i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp0_cpxdp_shift_arbbf_cx_5, i1$ %arbcp1_cpxdp_grant_arbbf_ca_5, i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp1_cpxdp_shift_arbbf_cx_5, i1$ %arbcp2_cpxdp_grant_arbbf_ca_5, i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp2_cpxdp_shift_arbbf_cx_5, i1$ %arbcp3_cpxdp_grant_arbbf_ca_5, i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp3_cpxdp_shift_arbbf_cx_5, i1$ %arbcp4_cpxdp_grant_arbbf_ca_5, i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp4_cpxdp_shift_arbbf_cx_5, i1$ %arbcp5_cpxdp_grant_arbbf_ca_5, i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp5_cpxdp_shift_arbbf_cx_5, i1$ %arbcp6_cpxdp_grant_arbbf_ca_5, i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp6_cpxdp_shift_arbbf_cx_5, i1$ %arbcp7_cpxdp_grant_arbbf_ca_5, i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_5, i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_5, i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_5, i1$ %arbcp7_cpxdp_shift_arbbf_cx_5, i1$ %arbcp0_cpxdp_grant_arbbf_ca_2, i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp0_cpxdp_shift_arbbf_cx_2, i1$ %arbcp1_cpxdp_grant_arbbf_ca_2, i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp1_cpxdp_shift_arbbf_cx_2, i1$ %arbcp2_cpxdp_grant_arbbf_ca_2, i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp2_cpxdp_shift_arbbf_cx_2, i1$ %arbcp3_cpxdp_grant_arbbf_ca_2, i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp3_cpxdp_shift_arbbf_cx_2, i1$ %arbcp4_cpxdp_grant_arbbf_ca_2, i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp4_cpxdp_shift_arbbf_cx_2, i1$ %arbcp5_cpxdp_grant_arbbf_ca_2, i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp5_cpxdp_shift_arbbf_cx_2, i1$ %arbcp6_cpxdp_grant_arbbf_ca_2, i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp6_cpxdp_shift_arbbf_cx_2, i1$ %arbcp7_cpxdp_grant_arbbf_ca_2, i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_2, i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_2, i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_2, i1$ %arbcp7_cpxdp_shift_arbbf_cx_2) -&gt; (i8$ %scache3_cpx_req_bufp3_cq, i1$ %scache3_cpx_atom_bufp3_cq, i8$ %io_cpx_req_bufp3_cq, i8$ %cpx_scache3_grant_bufp3_ca_l, i1$ %cpx_spc5_data_rdy_bufp3_cx, i1$ %cpx_spc6_data_rdy_bufp3_cx, i1$ %cpx_spc7_data_rdy_bufp3_cx, i1$ %arbcp0_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp0_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp0_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp0_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp0_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp1_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp1_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp1_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp1_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp1_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp2_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp2_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp2_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp2_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp2_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp3_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp3_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp3_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp3_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp3_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp4_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp4_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp4_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp4_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp4_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp5_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp5_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp5_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp5_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp5_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp6_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp6_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp6_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp6_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp6_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp7_cpxdp_grant_bufp3_ca_l_5, i1$ %arbcp7_cpxdp_q0_hold_bufp3_ca_5, i1$ %arbcp7_cpxdp_qsel0_bufp3_ca_l_5, i1$ %arbcp7_cpxdp_qsel1_bufp3_ca_5, i1$ %arbcp7_cpxdp_shift_bufp3_cx_l_5, i1$ %arbcp0_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp0_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp0_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp0_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp0_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp1_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp1_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp1_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp1_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp1_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp2_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp2_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp2_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp2_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp2_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp3_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp3_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp3_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp3_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp3_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp4_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp4_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp4_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp4_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp4_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp5_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp5_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp5_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp5_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp5_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp6_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp6_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp6_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp6_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp6_cpxdp_shift_bufp3_cx_l_2, i1$ %arbcp7_cpxdp_grant_bufp3_ca_l_2, i1$ %arbcp7_cpxdp_q0_hold_bufp3_ca_2, i1$ %arbcp7_cpxdp_qsel0_bufp3_ca_l_2, i1$ %arbcp7_cpxdp_qsel1_bufp3_ca_2, i1$ %arbcp7_cpxdp_shift_bufp3_cx_l_2) {
    %0 = exts i8$, i8$ %scache3_cpx_req_bufp3_cq, 0, 8
    %scache3_cpx_req_bufp4_cq1 = prb i8$ %scache3_cpx_req_bufp4_cq
    %1 = const time 0s 1e
    drv i8$ %0, %scache3_cpx_req_bufp4_cq1, %1
    %scache3_cpx_atom_bufp4_cq1 = prb i1$ %scache3_cpx_atom_bufp4_cq
    drv i1$ %scache3_cpx_atom_bufp3_cq, %scache3_cpx_atom_bufp4_cq1, %1
    %2 = exts i8$, i8$ %io_cpx_req_bufp3_cq, 0, 8
    %io_cpx_req_bufp4_cq1 = prb i8$ %io_cpx_req_bufp4_cq
    drv i8$ %2, %io_cpx_req_bufp4_cq1, %1
    %cpx_scache3_grant_ca1 = prb i8$ %cpx_scache3_grant_ca
    %3 = not i8 %cpx_scache3_grant_ca1
    drv i8$ %cpx_scache3_grant_bufp3_ca_l, %3, %1
    %cpx_spc5_data_rdy_cx1 = prb i1$ %cpx_spc5_data_rdy_cx
    drv i1$ %cpx_spc5_data_rdy_bufp3_cx, %cpx_spc5_data_rdy_cx1, %1
    %cpx_spc6_data_rdy_cx1 = prb i1$ %cpx_spc6_data_rdy_cx
    drv i1$ %cpx_spc6_data_rdy_bufp3_cx, %cpx_spc6_data_rdy_cx1, %1
    %cpx_spc7_data_rdy_cx1 = prb i1$ %cpx_spc7_data_rdy_cx
    drv i1$ %cpx_spc7_data_rdy_bufp3_cx, %cpx_spc7_data_rdy_cx1, %1
    %arbcp0_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp0_cpxdp_grant_arbbf_ca_5
    %4 = not i1 %arbcp0_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp0_cpxdp_grant_bufp3_ca_l_5, %4, %1
    %arbcp0_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_5
    %5 = not i1 %arbcp0_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp0_cpxdp_q0_hold_bufp3_ca_5, %5, %1
    %arbcp0_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_5
    %6 = not i1 %arbcp0_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp0_cpxdp_qsel0_bufp3_ca_l_5, %6, %1
    %arbcp0_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_5
    %7 = not i1 %arbcp0_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp0_cpxdp_qsel1_bufp3_ca_5, %7, %1
    %arbcp0_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp0_cpxdp_shift_arbbf_cx_5
    %8 = not i1 %arbcp0_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp0_cpxdp_shift_bufp3_cx_l_5, %8, %1
    %arbcp1_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp1_cpxdp_grant_arbbf_ca_5
    %9 = not i1 %arbcp1_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp1_cpxdp_grant_bufp3_ca_l_5, %9, %1
    %arbcp1_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_5
    %10 = not i1 %arbcp1_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp1_cpxdp_q0_hold_bufp3_ca_5, %10, %1
    %arbcp1_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_5
    %11 = not i1 %arbcp1_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp1_cpxdp_qsel0_bufp3_ca_l_5, %11, %1
    %arbcp1_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_5
    %12 = not i1 %arbcp1_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp1_cpxdp_qsel1_bufp3_ca_5, %12, %1
    %arbcp1_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp1_cpxdp_shift_arbbf_cx_5
    %13 = not i1 %arbcp1_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp1_cpxdp_shift_bufp3_cx_l_5, %13, %1
    %arbcp2_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp2_cpxdp_grant_arbbf_ca_5
    %14 = not i1 %arbcp2_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp2_cpxdp_grant_bufp3_ca_l_5, %14, %1
    %arbcp2_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_5
    %15 = not i1 %arbcp2_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp2_cpxdp_q0_hold_bufp3_ca_5, %15, %1
    %arbcp2_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_5
    %16 = not i1 %arbcp2_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp2_cpxdp_qsel0_bufp3_ca_l_5, %16, %1
    %arbcp2_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_5
    %17 = not i1 %arbcp2_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp2_cpxdp_qsel1_bufp3_ca_5, %17, %1
    %arbcp2_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp2_cpxdp_shift_arbbf_cx_5
    %18 = not i1 %arbcp2_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp2_cpxdp_shift_bufp3_cx_l_5, %18, %1
    %arbcp3_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp3_cpxdp_grant_arbbf_ca_5
    %19 = not i1 %arbcp3_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp3_cpxdp_grant_bufp3_ca_l_5, %19, %1
    %arbcp3_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_5
    %20 = not i1 %arbcp3_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp3_cpxdp_q0_hold_bufp3_ca_5, %20, %1
    %arbcp3_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_5
    %21 = not i1 %arbcp3_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp3_cpxdp_qsel0_bufp3_ca_l_5, %21, %1
    %arbcp3_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_5
    %22 = not i1 %arbcp3_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp3_cpxdp_qsel1_bufp3_ca_5, %22, %1
    %arbcp3_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp3_cpxdp_shift_arbbf_cx_5
    %23 = not i1 %arbcp3_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp3_cpxdp_shift_bufp3_cx_l_5, %23, %1
    %arbcp4_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp4_cpxdp_grant_arbbf_ca_5
    %24 = not i1 %arbcp4_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp4_cpxdp_grant_bufp3_ca_l_5, %24, %1
    %arbcp4_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_5
    %25 = not i1 %arbcp4_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp4_cpxdp_q0_hold_bufp3_ca_5, %25, %1
    %arbcp4_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_5
    %26 = not i1 %arbcp4_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp4_cpxdp_qsel0_bufp3_ca_l_5, %26, %1
    %arbcp4_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_5
    %27 = not i1 %arbcp4_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp4_cpxdp_qsel1_bufp3_ca_5, %27, %1
    %arbcp4_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp4_cpxdp_shift_arbbf_cx_5
    %28 = not i1 %arbcp4_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp4_cpxdp_shift_bufp3_cx_l_5, %28, %1
    %arbcp5_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp5_cpxdp_grant_arbbf_ca_5
    %29 = not i1 %arbcp5_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp5_cpxdp_grant_bufp3_ca_l_5, %29, %1
    %arbcp5_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_5
    %30 = not i1 %arbcp5_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp5_cpxdp_q0_hold_bufp3_ca_5, %30, %1
    %arbcp5_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_5
    %31 = not i1 %arbcp5_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp5_cpxdp_qsel0_bufp3_ca_l_5, %31, %1
    %arbcp5_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_5
    %32 = not i1 %arbcp5_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp5_cpxdp_qsel1_bufp3_ca_5, %32, %1
    %arbcp5_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp5_cpxdp_shift_arbbf_cx_5
    %33 = not i1 %arbcp5_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp5_cpxdp_shift_bufp3_cx_l_5, %33, %1
    %arbcp6_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp6_cpxdp_grant_arbbf_ca_5
    %34 = not i1 %arbcp6_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp6_cpxdp_grant_bufp3_ca_l_5, %34, %1
    %arbcp6_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_5
    %35 = not i1 %arbcp6_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp6_cpxdp_q0_hold_bufp3_ca_5, %35, %1
    %arbcp6_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_5
    %36 = not i1 %arbcp6_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp6_cpxdp_qsel0_bufp3_ca_l_5, %36, %1
    %arbcp6_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_5
    %37 = not i1 %arbcp6_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp6_cpxdp_qsel1_bufp3_ca_5, %37, %1
    %arbcp6_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp6_cpxdp_shift_arbbf_cx_5
    %38 = not i1 %arbcp6_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp6_cpxdp_shift_bufp3_cx_l_5, %38, %1
    %arbcp7_cpxdp_grant_arbbf_ca_51 = prb i1$ %arbcp7_cpxdp_grant_arbbf_ca_5
    %39 = not i1 %arbcp7_cpxdp_grant_arbbf_ca_51
    drv i1$ %arbcp7_cpxdp_grant_bufp3_ca_l_5, %39, %1
    %arbcp7_cpxdp_q0_hold_arbbf_ca_l_51 = prb i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_5
    %40 = not i1 %arbcp7_cpxdp_q0_hold_arbbf_ca_l_51
    drv i1$ %arbcp7_cpxdp_q0_hold_bufp3_ca_5, %40, %1
    %arbcp7_cpxdp_qsel0_arbbf_ca_51 = prb i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_5
    %41 = not i1 %arbcp7_cpxdp_qsel0_arbbf_ca_51
    drv i1$ %arbcp7_cpxdp_qsel0_bufp3_ca_l_5, %41, %1
    %arbcp7_cpxdp_qsel1_arbbf_ca_l_51 = prb i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_5
    %42 = not i1 %arbcp7_cpxdp_qsel1_arbbf_ca_l_51
    drv i1$ %arbcp7_cpxdp_qsel1_bufp3_ca_5, %42, %1
    %arbcp7_cpxdp_shift_arbbf_cx_51 = prb i1$ %arbcp7_cpxdp_shift_arbbf_cx_5
    %43 = not i1 %arbcp7_cpxdp_shift_arbbf_cx_51
    drv i1$ %arbcp7_cpxdp_shift_bufp3_cx_l_5, %43, %1
    %arbcp0_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp0_cpxdp_grant_arbbf_ca_2
    %44 = not i1 %arbcp0_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp0_cpxdp_grant_bufp3_ca_l_2, %44, %1
    %arbcp0_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_2
    %45 = not i1 %arbcp0_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp0_cpxdp_q0_hold_bufp3_ca_2, %45, %1
    %arbcp0_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_2
    %46 = not i1 %arbcp0_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp0_cpxdp_qsel0_bufp3_ca_l_2, %46, %1
    %arbcp0_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_2
    %47 = not i1 %arbcp0_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp0_cpxdp_qsel1_bufp3_ca_2, %47, %1
    %arbcp0_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp0_cpxdp_shift_arbbf_cx_2
    %48 = not i1 %arbcp0_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp0_cpxdp_shift_bufp3_cx_l_2, %48, %1
    %arbcp1_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp1_cpxdp_grant_arbbf_ca_2
    %49 = not i1 %arbcp1_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp1_cpxdp_grant_bufp3_ca_l_2, %49, %1
    %arbcp1_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_2
    %50 = not i1 %arbcp1_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp1_cpxdp_q0_hold_bufp3_ca_2, %50, %1
    %arbcp1_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_2
    %51 = not i1 %arbcp1_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp1_cpxdp_qsel0_bufp3_ca_l_2, %51, %1
    %arbcp1_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_2
    %52 = not i1 %arbcp1_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp1_cpxdp_qsel1_bufp3_ca_2, %52, %1
    %arbcp1_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp1_cpxdp_shift_arbbf_cx_2
    %53 = not i1 %arbcp1_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp1_cpxdp_shift_bufp3_cx_l_2, %53, %1
    %arbcp2_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp2_cpxdp_grant_arbbf_ca_2
    %54 = not i1 %arbcp2_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp2_cpxdp_grant_bufp3_ca_l_2, %54, %1
    %arbcp2_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_2
    %55 = not i1 %arbcp2_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp2_cpxdp_q0_hold_bufp3_ca_2, %55, %1
    %arbcp2_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_2
    %56 = not i1 %arbcp2_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp2_cpxdp_qsel0_bufp3_ca_l_2, %56, %1
    %arbcp2_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_2
    %57 = not i1 %arbcp2_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp2_cpxdp_qsel1_bufp3_ca_2, %57, %1
    %arbcp2_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp2_cpxdp_shift_arbbf_cx_2
    %58 = not i1 %arbcp2_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp2_cpxdp_shift_bufp3_cx_l_2, %58, %1
    %arbcp3_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp3_cpxdp_grant_arbbf_ca_2
    %59 = not i1 %arbcp3_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp3_cpxdp_grant_bufp3_ca_l_2, %59, %1
    %arbcp3_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_2
    %60 = not i1 %arbcp3_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp3_cpxdp_q0_hold_bufp3_ca_2, %60, %1
    %arbcp3_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_2
    %61 = not i1 %arbcp3_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp3_cpxdp_qsel0_bufp3_ca_l_2, %61, %1
    %arbcp3_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_2
    %62 = not i1 %arbcp3_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp3_cpxdp_qsel1_bufp3_ca_2, %62, %1
    %arbcp3_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp3_cpxdp_shift_arbbf_cx_2
    %63 = not i1 %arbcp3_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp3_cpxdp_shift_bufp3_cx_l_2, %63, %1
    %arbcp4_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp4_cpxdp_grant_arbbf_ca_2
    %64 = not i1 %arbcp4_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp4_cpxdp_grant_bufp3_ca_l_2, %64, %1
    %arbcp4_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_2
    %65 = not i1 %arbcp4_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp4_cpxdp_q0_hold_bufp3_ca_2, %65, %1
    %arbcp4_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_2
    %66 = not i1 %arbcp4_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp4_cpxdp_qsel0_bufp3_ca_l_2, %66, %1
    %arbcp4_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_2
    %67 = not i1 %arbcp4_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp4_cpxdp_qsel1_bufp3_ca_2, %67, %1
    %arbcp4_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp4_cpxdp_shift_arbbf_cx_2
    %68 = not i1 %arbcp4_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp4_cpxdp_shift_bufp3_cx_l_2, %68, %1
    %arbcp5_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp5_cpxdp_grant_arbbf_ca_2
    %69 = not i1 %arbcp5_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp5_cpxdp_grant_bufp3_ca_l_2, %69, %1
    %arbcp5_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_2
    %70 = not i1 %arbcp5_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp5_cpxdp_q0_hold_bufp3_ca_2, %70, %1
    %arbcp5_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_2
    %71 = not i1 %arbcp5_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp5_cpxdp_qsel0_bufp3_ca_l_2, %71, %1
    %arbcp5_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_2
    %72 = not i1 %arbcp5_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp5_cpxdp_qsel1_bufp3_ca_2, %72, %1
    %arbcp5_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp5_cpxdp_shift_arbbf_cx_2
    %73 = not i1 %arbcp5_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp5_cpxdp_shift_bufp3_cx_l_2, %73, %1
    %arbcp6_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp6_cpxdp_grant_arbbf_ca_2
    %74 = not i1 %arbcp6_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp6_cpxdp_grant_bufp3_ca_l_2, %74, %1
    %arbcp6_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_2
    %75 = not i1 %arbcp6_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp6_cpxdp_q0_hold_bufp3_ca_2, %75, %1
    %arbcp6_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_2
    %76 = not i1 %arbcp6_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp6_cpxdp_qsel0_bufp3_ca_l_2, %76, %1
    %arbcp6_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_2
    %77 = not i1 %arbcp6_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp6_cpxdp_qsel1_bufp3_ca_2, %77, %1
    %arbcp6_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp6_cpxdp_shift_arbbf_cx_2
    %78 = not i1 %arbcp6_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp6_cpxdp_shift_bufp3_cx_l_2, %78, %1
    %arbcp7_cpxdp_grant_arbbf_ca_21 = prb i1$ %arbcp7_cpxdp_grant_arbbf_ca_2
    %79 = not i1 %arbcp7_cpxdp_grant_arbbf_ca_21
    drv i1$ %arbcp7_cpxdp_grant_bufp3_ca_l_2, %79, %1
    %arbcp7_cpxdp_q0_hold_arbbf_ca_l_21 = prb i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_2
    %80 = not i1 %arbcp7_cpxdp_q0_hold_arbbf_ca_l_21
    drv i1$ %arbcp7_cpxdp_q0_hold_bufp3_ca_2, %80, %1
    %arbcp7_cpxdp_qsel0_arbbf_ca_21 = prb i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_2
    %81 = not i1 %arbcp7_cpxdp_qsel0_arbbf_ca_21
    drv i1$ %arbcp7_cpxdp_qsel0_bufp3_ca_l_2, %81, %1
    %arbcp7_cpxdp_qsel1_arbbf_ca_l_21 = prb i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_2
    %82 = not i1 %arbcp7_cpxdp_qsel1_arbbf_ca_l_21
    drv i1$ %arbcp7_cpxdp_qsel1_bufp3_ca_2, %82, %1
    %arbcp7_cpxdp_shift_arbbf_cx_21 = prb i1$ %arbcp7_cpxdp_shift_arbbf_cx_2
    %83 = not i1 %arbcp7_cpxdp_shift_arbbf_cx_21
    drv i1$ %arbcp7_cpxdp_shift_bufp3_cx_l_2, %83, %1
    %84 = const i8 0
    %85 = const time 0s
    drv i8$ %scache3_cpx_req_bufp3_cq, %84, %85
    drv i8$ %io_cpx_req_bufp3_cq, %84, %85
    halt
}

</pre>
</body>