{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1660.0000"
  ],
  "cts__clock__skew__hold": 56.6409,
  "cts__clock__skew__hold__post_repair": 56.1796,
  "cts__clock__skew__hold__pre_repair": 56.1796,
  "cts__clock__skew__setup": 56.6409,
  "cts__clock__skew__setup__post_repair": 56.1796,
  "cts__clock__skew__setup__pre_repair": 56.1796,
  "cts__cpu__total": 33.56,
  "cts__design__core__area": 5569.92,
  "cts__design__core__area__post_repair": 5569.92,
  "cts__design__core__area__pre_repair": 5569.92,
  "cts__design__die__area": 7200,
  "cts__design__die__area__post_repair": 7200,
  "cts__design__die__area__pre_repair": 7200,
  "cts__design__instance__area": 2654.69,
  "cts__design__instance__area__macros": 1404.48,
  "cts__design__instance__area__macros__post_repair": 1404.48,
  "cts__design__instance__area__macros__pre_repair": 1404.48,
  "cts__design__instance__area__post_repair": 2654.35,
  "cts__design__instance__area__pre_repair": 2654.35,
  "cts__design__instance__area__stdcell": 1250.21,
  "cts__design__instance__area__stdcell__post_repair": 1249.87,
  "cts__design__instance__area__stdcell__pre_repair": 1249.87,
  "cts__design__instance__count": 11522,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 4,
  "cts__design__instance__count__macros__post_repair": 4,
  "cts__design__instance__count__macros__pre_repair": 4,
  "cts__design__instance__count__post_repair": 11519,
  "cts__design__instance__count__pre_repair": 11519,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 11518,
  "cts__design__instance__count__stdcell__post_repair": 11515,
  "cts__design__instance__count__stdcell__pre_repair": 11515,
  "cts__design__instance__displacement__max": 0.518,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 0.698,
  "cts__design__instance__utilization": 0.476611,
  "cts__design__instance__utilization__post_repair": 0.476551,
  "cts__design__instance__utilization__pre_repair": 0.476551,
  "cts__design__instance__utilization__stdcell": 0.300137,
  "cts__design__instance__utilization__stdcell__post_repair": 0.300057,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.300057,
  "cts__design__io": 135,
  "cts__design__io__post_repair": 135,
  "cts__design__io__pre_repair": 135,
  "cts__design__violations": 0,
  "cts__mem__peak": 268360.0,
  "cts__power__internal__total": 0.00748313,
  "cts__power__internal__total__post_repair": 0.0074829,
  "cts__power__internal__total__pre_repair": 0.0074829,
  "cts__power__leakage__total": 0.000516915,
  "cts__power__leakage__total__post_repair": 0.000516914,
  "cts__power__leakage__total__pre_repair": 0.000516914,
  "cts__power__switching__total": 0.000326454,
  "cts__power__switching__total__post_repair": 0.000324934,
  "cts__power__switching__total__pre_repair": 0.000324934,
  "cts__power__total": 0.0083265,
  "cts__power__total__post_repair": 0.00832475,
  "cts__power__total__pre_repair": 0.00832475,
  "cts__route__wirelength__estimated": 46512.8,
  "cts__runtime__total": "0:33.65",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 1,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": -0.0914518,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0326628,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0326628,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.00428642,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0333071,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0333071,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 728,
  "cts__timing__drv__setup_violation_count__pre_repair": 728,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -38901.1,
  "cts__timing__setup__tns__pre_repair": -38901.1,
  "cts__timing__setup__ws": 22.4303,
  "cts__timing__setup__ws__post_repair": -119.832,
  "cts__timing__setup__ws__pre_repair": -119.832,
  "design__io__hpwl": 6606928,
  "detailedplace__cpu__total": 6.8,
  "detailedplace__design__core__area": 5569.92,
  "detailedplace__design__die__area": 7200,
  "detailedplace__design__instance__area": 2650.17,
  "detailedplace__design__instance__area__macros": 1404.48,
  "detailedplace__design__instance__area__stdcell": 1245.69,
  "detailedplace__design__instance__count": 11478,
  "detailedplace__design__instance__count__macros": 4,
  "detailedplace__design__instance__count__stdcell": 11474,
  "detailedplace__design__instance__displacement__max": 7.217,
  "detailedplace__design__instance__displacement__mean": 0.212,
  "detailedplace__design__instance__displacement__total": 2443.37,
  "detailedplace__design__instance__utilization": 0.475799,
  "detailedplace__design__instance__utilization__stdcell": 0.299052,
  "detailedplace__design__io": 135,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 250672.0,
  "detailedplace__power__internal__total": 0.00745426,
  "detailedplace__power__leakage__total": 0.000516912,
  "detailedplace__power__switching__total": 1.92427e-06,
  "detailedplace__power__total": 0.0079731,
  "detailedplace__route__wirelength__estimated": 46185.3,
  "detailedplace__runtime__total": "0:06.94",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0326628,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.033305,
  "detailedplace__timing__drv__setup_violation_count": 769,
  "detailedplace__timing__setup__tns": -46326.6,
  "detailedplace__timing__setup__ws": -127.574,
  "detailedroute__cpu__total": 2647.84,
  "detailedroute__mem__peak": 2888812.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 6948,
  "detailedroute__route__drc_errors__iter:2": 234,
  "detailedroute__route__drc_errors__iter:3": 123,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 9739,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 98772,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 98772,
  "detailedroute__route__wirelength": 62696,
  "detailedroute__route__wirelength__iter:1": 63012,
  "detailedroute__route__wirelength__iter:2": 62755,
  "detailedroute__route__wirelength__iter:3": 62694,
  "detailedroute__route__wirelength__iter:4": 62696,
  "detailedroute__route__wirelength__iter:5": 62696,
  "detailedroute__runtime__total": "6:11.88",
  "fillcell__cpu__total": 1.52,
  "fillcell__mem__peak": 230420.0,
  "fillcell__runtime__total": "0:01.64",
  "finish__clock__skew__hold": 59.4116,
  "finish__clock__skew__setup": 58.9841,
  "finish__cpu__total": 31.41,
  "finish__design__core__area": 5569.92,
  "finish__design__die__area": 7200,
  "finish__design__instance__area": 2658.14,
  "finish__design__instance__area__macros": 1404.48,
  "finish__design__instance__area__stdcell": 1253.66,
  "finish__design__instance__count": 11532,
  "finish__design__instance__count__macros": 4,
  "finish__design__instance__count__stdcell": 11528,
  "finish__design__instance__utilization": 0.477231,
  "finish__design__instance__utilization__stdcell": 0.300967,
  "finish__design__io": 135,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0426763,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0429435,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0602234,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0613776,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.709777,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0613776,
  "finish__mem__peak": 488032.0,
  "finish__power__internal__total": 0.00748319,
  "finish__power__leakage__total": 0.000516922,
  "finish__power__switching__total": 0.000342721,
  "finish__power__total": 0.00834284,
  "finish__runtime__total": "0:31.73",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0307745,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 50,
  "finish__timing__drv__max_slew_limit": -0.08067,
  "finish__timing__drv__setup_violation_count": 31,
  "finish__timing__setup__tns": -1067.26,
  "finish__timing__setup__ws": -51.7992,
  "finish__timing__wns_percent_delay": -2.856093,
  "finish_merge__cpu__total": 2.67,
  "finish_merge__mem__peak": 471228.0,
  "finish_merge__runtime__total": "0:02.85",
  "floorplan__cpu__total": 3.71,
  "floorplan__design__core__area": 5569.92,
  "floorplan__design__die__area": 7200,
  "floorplan__design__instance__area": 2489.14,
  "floorplan__design__instance__area__macros": 1404.48,
  "floorplan__design__instance__area__stdcell": 1084.66,
  "floorplan__design__instance__count": 9068,
  "floorplan__design__instance__count__macros": 4,
  "floorplan__design__instance__count__stdcell": 9064,
  "floorplan__design__instance__utilization": 0.44689,
  "floorplan__design__instance__utilization__stdcell": 0.260396,
  "floorplan__design__io": 135,
  "floorplan__mem__peak": 224612.0,
  "floorplan__power__internal__total": 0.00745297,
  "floorplan__power__leakage__total": 0.000516723,
  "floorplan__power__switching__total": 6.65454e-07,
  "floorplan__power__total": 0.00797036,
  "floorplan__runtime__total": "0:03.82",
  "floorplan__timing__setup__tns": -1179750.0,
  "floorplan__timing__setup__ws": -1131.81,
  "floorplan_io__cpu__total": 1.35,
  "floorplan_io__mem__peak": 200260.0,
  "floorplan_io__runtime__total": "0:01.45",
  "floorplan_macro__cpu__total": 124.87,
  "floorplan_macro__mem__peak": 277628.0,
  "floorplan_macro__runtime__total": "0:49.12",
  "floorplan_pdn__cpu__total": 1.88,
  "floorplan_pdn__mem__peak": 210924.0,
  "floorplan_pdn__runtime__total": "0:01.97",
  "floorplan_tap__cpu__total": 1.7,
  "floorplan_tap__mem__peak": 195472.0,
  "floorplan_tap__runtime__total": "0:01.82",
  "globalplace__cpu__total": 42.3,
  "globalplace__design__core__area": 5569.92,
  "globalplace__design__die__area": 7200,
  "globalplace__design__instance__area": 2550.18,
  "globalplace__design__instance__area__macros": 1404.48,
  "globalplace__design__instance__area__stdcell": 1145.7,
  "globalplace__design__instance__count": 11161,
  "globalplace__design__instance__count__macros": 4,
  "globalplace__design__instance__count__stdcell": 11157,
  "globalplace__design__instance__utilization": 0.457848,
  "globalplace__design__instance__utilization__stdcell": 0.275048,
  "globalplace__design__io": 135,
  "globalplace__mem__peak": 377052.0,
  "globalplace__power__internal__total": 0.00745297,
  "globalplace__power__leakage__total": 0.000516723,
  "globalplace__power__switching__total": 7.97208e-07,
  "globalplace__power__total": 0.00797049,
  "globalplace__runtime__total": "0:41.10",
  "globalplace__timing__setup__tns": -2793410.0,
  "globalplace__timing__setup__ws": -2464.51,
  "globalplace_io__cpu__total": 1.57,
  "globalplace_io__mem__peak": 204904.0,
  "globalplace_io__runtime__total": "0:01.68",
  "globalplace_skip_io__cpu__total": 1.51,
  "globalplace_skip_io__mem__peak": 196512.0,
  "globalplace_skip_io__runtime__total": "0:01.58",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 55.8179,
  "globalroute__clock__skew__setup": 55.8179,
  "globalroute__cpu__total": 48.19,
  "globalroute__design__core__area": 5569.92,
  "globalroute__design__die__area": 7200,
  "globalroute__design__instance__area": 2658.14,
  "globalroute__design__instance__area__macros": 1404.48,
  "globalroute__design__instance__area__stdcell": 1253.66,
  "globalroute__design__instance__count": 11532,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 4,
  "globalroute__design__instance__count__setup_buffer": 1,
  "globalroute__design__instance__count__stdcell": 11528,
  "globalroute__design__instance__displacement__max": 1.998,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 5.022,
  "globalroute__design__instance__utilization": 0.477231,
  "globalroute__design__instance__utilization__stdcell": 0.300967,
  "globalroute__design__io": 135,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 442208.0,
  "globalroute__power__internal__total": 0.00748412,
  "globalroute__power__leakage__total": 0.000516921,
  "globalroute__power__switching__total": 0.000340408,
  "globalroute__power__total": 0.00834144,
  "globalroute__route__wirelength__estimated": 47058.8,
  "globalroute__runtime__total": "0:48.37",
  "globalroute__timing__clock__slack": -77.352,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.0211749,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0359745,
  "globalroute__timing__drv__setup_violation_count": 191,
  "globalroute__timing__setup__tns": -3185.48,
  "globalroute__timing__setup__ws": -77.3518,
  "placeopt__cpu__total": 9.85,
  "placeopt__design__core__area": 5569.92,
  "placeopt__design__core__area__pre_opt": 5569.92,
  "placeopt__design__die__area": 7200,
  "placeopt__design__die__area__pre_opt": 7200,
  "placeopt__design__instance__area": 2650.17,
  "placeopt__design__instance__area__macros": 1404.48,
  "placeopt__design__instance__area__macros__pre_opt": 1404.48,
  "placeopt__design__instance__area__pre_opt": 2550.18,
  "placeopt__design__instance__area__stdcell": 1245.69,
  "placeopt__design__instance__area__stdcell__pre_opt": 1145.7,
  "placeopt__design__instance__count": 11478,
  "placeopt__design__instance__count__macros": 4,
  "placeopt__design__instance__count__macros__pre_opt": 4,
  "placeopt__design__instance__count__pre_opt": 11161,
  "placeopt__design__instance__count__stdcell": 11474,
  "placeopt__design__instance__count__stdcell__pre_opt": 11157,
  "placeopt__design__instance__utilization": 0.475799,
  "placeopt__design__instance__utilization__pre_opt": 0.457848,
  "placeopt__design__instance__utilization__stdcell": 0.299052,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.275048,
  "placeopt__design__io": 135,
  "placeopt__design__io__pre_opt": 135,
  "placeopt__mem__peak": 246892.0,
  "placeopt__power__internal__total": 0.00745277,
  "placeopt__power__internal__total__pre_opt": 0.00745297,
  "placeopt__power__leakage__total": 0.0005169,
  "placeopt__power__leakage__total__pre_opt": 0.000516723,
  "placeopt__power__switching__total": 7.97501e-07,
  "placeopt__power__switching__total__pre_opt": 7.97208e-07,
  "placeopt__power__total": 0.00797047,
  "placeopt__power__total__pre_opt": 0.00797049,
  "placeopt__runtime__total": "0:10.02",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0226995,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0227897,
  "placeopt__timing__drv__setup_violation_count": 752,
  "placeopt__timing__setup__tns": -41067.4,
  "placeopt__timing__setup__tns__pre_opt": -2793410.0,
  "placeopt__timing__setup__ws": -118.966,
  "placeopt__timing__setup__ws__pre_opt": -2464.51,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2023-11-23 00:06",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11160-g835a6520a",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "fc5c0b19fed5486b0166b0e7f34f94f878700c8e",
  "run__flow__scripts_commit": "fc5c0b19fed5486b0166b0e7f34f94f878700c8e",
  "run__flow__uuid": "f7034abb-0b87-48cd-9aa6-36f7bed43c96",
  "run__flow__variant": "base",
  "synth__cpu__total": 26.8,
  "synth__design__instance__area__stdcell": 2536.508,
  "synth__design__instance__count__stdcell": 10054.0,
  "synth__mem__peak": 152040.0,
  "synth__runtime__total": "0:27.80",
  "total_time": "0:10:37.420000"
}