

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s'
================================================================
* Date:           Tue Jan 28 04:09:05 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.969 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      896|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|      896|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |icmp_ln1649_100_fu_508_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_101_fu_526_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_102_fu_544_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_103_fu_562_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_104_fu_580_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_105_fu_598_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_106_fu_616_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_107_fu_634_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_108_fu_652_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_109_fu_670_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_110_fu_688_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_111_fu_706_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_112_fu_724_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_113_fu_742_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_114_fu_760_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_115_fu_778_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_116_fu_796_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_117_fu_814_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_118_fu_832_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_119_fu_850_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_120_fu_868_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_121_fu_886_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_122_fu_904_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_123_fu_922_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_124_fu_940_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_125_fu_958_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_95_fu_418_p2   |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_96_fu_436_p2   |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_97_fu_454_p2   |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_98_fu_472_p2   |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_99_fu_490_p2   |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_fu_400_p2      |      icmp|   0|  0|  13|          16|           1|
    |datareg_V_100_fu_514_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_101_fu_532_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_102_fu_550_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_103_fu_568_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_104_fu_586_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_105_fu_604_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_106_fu_622_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_107_fu_640_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_108_fu_658_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_109_fu_676_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_110_fu_694_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_111_fu_712_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_112_fu_730_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_113_fu_748_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_114_fu_766_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_115_fu_784_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_116_fu_802_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_117_fu_820_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_118_fu_838_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_119_fu_856_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_120_fu_874_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_121_fu_892_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_122_fu_910_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_123_fu_928_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_124_fu_946_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_125_fu_964_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_V_95_fu_424_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_V_96_fu_442_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_V_97_fu_460_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_V_98_fu_478_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_V_99_fu_496_p3     |    select|   0|  0|  15|           1|          15|
    |datareg_V_fu_406_p3        |    select|   0|  0|  15|           1|          15|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 896|         544|         512|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_0   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_1   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_2   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_3   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_4   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_5   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_6   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_7   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_8   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_9   |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_10  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_11  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_12  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_13  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_14  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_15  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_16  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_17  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_18  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_19  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_20  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_21  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_22  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_23  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_24  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_25  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_26  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_27  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_28  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_29  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_30  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|ap_return_31  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config10>|  return value|
|p_read        |   in|   16|     ap_none|                                                                   p_read|        scalar|
|p_read1       |   in|   16|     ap_none|                                                                  p_read1|        scalar|
|p_read2       |   in|   16|     ap_none|                                                                  p_read2|        scalar|
|p_read3       |   in|   16|     ap_none|                                                                  p_read3|        scalar|
|p_read4       |   in|   16|     ap_none|                                                                  p_read4|        scalar|
|p_read5       |   in|   16|     ap_none|                                                                  p_read5|        scalar|
|p_read6       |   in|   16|     ap_none|                                                                  p_read6|        scalar|
|p_read7       |   in|   16|     ap_none|                                                                  p_read7|        scalar|
|p_read8       |   in|   16|     ap_none|                                                                  p_read8|        scalar|
|p_read9       |   in|   16|     ap_none|                                                                  p_read9|        scalar|
|p_read10      |   in|   16|     ap_none|                                                                 p_read10|        scalar|
|p_read11      |   in|   16|     ap_none|                                                                 p_read11|        scalar|
|p_read12      |   in|   16|     ap_none|                                                                 p_read12|        scalar|
|p_read13      |   in|   16|     ap_none|                                                                 p_read13|        scalar|
|p_read14      |   in|   16|     ap_none|                                                                 p_read14|        scalar|
|p_read15      |   in|   16|     ap_none|                                                                 p_read15|        scalar|
|p_read16      |   in|   16|     ap_none|                                                                 p_read16|        scalar|
|p_read17      |   in|   16|     ap_none|                                                                 p_read17|        scalar|
|p_read18      |   in|   16|     ap_none|                                                                 p_read18|        scalar|
|p_read19      |   in|   16|     ap_none|                                                                 p_read19|        scalar|
|p_read20      |   in|   16|     ap_none|                                                                 p_read20|        scalar|
|p_read21      |   in|   16|     ap_none|                                                                 p_read21|        scalar|
|p_read22      |   in|   16|     ap_none|                                                                 p_read22|        scalar|
|p_read23      |   in|   16|     ap_none|                                                                 p_read23|        scalar|
|p_read24      |   in|   16|     ap_none|                                                                 p_read24|        scalar|
|p_read25      |   in|   16|     ap_none|                                                                 p_read25|        scalar|
|p_read26      |   in|   16|     ap_none|                                                                 p_read26|        scalar|
|p_read27      |   in|   16|     ap_none|                                                                 p_read27|        scalar|
|p_read28      |   in|   16|     ap_none|                                                                 p_read28|        scalar|
|p_read29      |   in|   16|     ap_none|                                                                 p_read29|        scalar|
|p_read30      |   in|   16|     ap_none|                                                                 p_read30|        scalar|
|p_read31      |   in|   16|     ap_none|                                                                 p_read31|        scalar|
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

