module system_buffer_register_1_0(
    clk,      
    val_in,   
    val_out   
);
  input clk;             
  input [31:0] val_in;   
  output [31:0] val_out; 
endmodule 