/*
 * drivers/media/platform/exynos/mfc/s5p_mfc_data_struct.h
 *
 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __S5P_MFC_DATA_STRUCT_H
#define __S5P_MFC_DATA_STRUCT_H __FILE__

#ifdef CONFIG_ARM_EXYNOS_DEVFREQ
#define CONFIG_MFC_USE_BUS_DEVFREQ
#endif

#ifdef CONFIG_MFC_USE_BUS_DEVFREQ
#include <linux/pm_qos.h>
#include <soc/samsung/bts.h>
#endif
#include <linux/videodev2.h>

#include <media/v4l2-device.h>
#include <media/v4l2-ioctl.h>
#include <media/videobuf2-v4l2.h>

#include "exynos_mfc_media.h"

#define MFC_NUM_CONTEXTS		32
#define MFC_MAX_PLANES			3
#define MFC_MAX_DPBS			32
#define MFC_MAX_BUFFERS			32
#define MFC_MAX_EXTRA_BUF		10
#define MFC_TIME_INDEX			15
#define MFC_SFR_LOGGING_COUNT_SET1	4
#define MFC_SFR_LOGGING_COUNT_SET2	23
#define MFC_LOGGING_DATA_SIZE		256

#define HWFC_MAX_BUF			10
#define OTF_MAX_BUF			30

/* Maximum number of temporal layers */
#define VIDEO_MAX_TEMPORAL_LAYERS	7

/*
 *  MFC version
 */
enum mfc_ip_version {
	IP_VER_MFC_4P_0,
	IP_VER_MFC_4P_1,
	IP_VER_MFC_4P_2,
	IP_VER_MFC_5G_0,
	IP_VER_MFC_5G_1,
	IP_VER_MFC_5A_0,
	IP_VER_MFC_5A_1,
	IP_VER_MFC_6A_0,
	IP_VER_MFC_6A_1,
	IP_VER_MFC_6A_2,
	IP_VER_MFC_7A_0,
	IP_VER_MFC_8I_0,
	IP_VER_MFC_6I_0,
	IP_VER_MFC_8J_0,
	IP_VER_MFC_8J_1,
	IP_VER_MFC_8K_0,
	IP_VER_MFC_7K_0,
	IP_VER_MFC_9L_0,
};

/*
 *  MFC region id for smc
 */
enum {
	FC_MFC_EXYNOS_ID_MFC_SH        = 0,
	FC_MFC_EXYNOS_ID_VIDEO         = 1,
	FC_MFC_EXYNOS_ID_MFC_FW        = 2,
	FC_MFC_EXYNOS_ID_SECTBL        = 3,
	FC_MFC_EXYNOS_ID_G2D_WFD       = 4,
	FC_MFC_EXYNOS_ID_MFC_NFW       = 5,
	FC_MFC_EXYNOS_ID_VIDEO_EXT     = 6,
};

/**
 * enum s5p_mfc_inst_type - The type of an MFC device node.
 */
enum s5p_mfc_node_type {
	MFCNODE_INVALID = -1,
	MFCNODE_DECODER = 0,
	MFCNODE_ENCODER = 1,
	MFCNODE_DECODER_DRM = 2,
	MFCNODE_ENCODER_DRM = 3,
	MFCNODE_ENCODER_OTF = 4,
	MFCNODE_ENCODER_OTF_DRM = 5,
};

/**
 * enum s5p_mfc_inst_type - The type of an MFC instance.
 */
enum s5p_mfc_inst_type {
	MFCINST_INVALID = 0,
	MFCINST_DECODER = 1,
	MFCINST_ENCODER = 2,
};

/**
 * enum s5p_mfc_inst_state - The state of an MFC instance.
 */
enum s5p_mfc_inst_state {
	MFCINST_FREE = 0,
	MFCINST_INIT = 100,
	MFCINST_GOT_INST,
	MFCINST_HEAD_PARSED,
	MFCINST_RUNNING_BUF_FULL,
	MFCINST_RUNNING,
	MFCINST_FINISHING,
	MFCINST_RETURN_INST,
	MFCINST_ERROR,
	MFCINST_ABORT,
	MFCINST_RES_CHANGE_INIT,
	MFCINST_RES_CHANGE_FLUSH,
	MFCINST_RES_CHANGE_END,
	MFCINST_RUNNING_NO_OUTPUT,
	MFCINST_ABORT_INST,
	MFCINST_DPB_FLUSHING,
	MFCINST_SPECIAL_PARSING,
	MFCINST_SPECIAL_PARSING_NAL,
};

/**
 * enum s5p_mfc_queue_state - The state of buffer queue.
 */
enum s5p_mfc_queue_state {
	QUEUE_FREE = 0,
	QUEUE_BUFS_REQUESTED,
	QUEUE_BUFS_QUERIED,
	QUEUE_BUFS_MMAPED,
};

enum mfc_dec_wait_state {
	WAIT_NONE = 0,
	WAIT_DECODING,
	WAIT_INITBUF_DONE,
};

/**
 * enum s5p_mfc_check_state - The state for user notification
 */
enum s5p_mfc_check_state {
	MFCSTATE_PROCESSING = 0,
	MFCSTATE_DEC_RES_DETECT,
	MFCSTATE_DEC_TERMINATING,
	MFCSTATE_ENC_NO_OUTPUT,
	MFCSTATE_DEC_S3D_REALLOC,
};

enum mfc_buf_usage_type {
	MFCBUF_INVALID = 0,
	MFCBUF_NORMAL,
	MFCBUF_DRM,
	MFCBUF_NORMAL_FW,
	MFCBUF_DRM_FW,
};

enum mfc_buf_process_type {
	MFCBUFPROC_DEFAULT		= 0x0,
	MFCBUFPROC_COPY			= (1 << 0),
	MFCBUFPROC_SHARE		= (1 << 1),
	MFCBUFPROC_META			= (1 << 2),
	MFCBUFPROC_ANBSHARE		= (1 << 3),
	MFCBUFPROC_ANBSHARE_NV12L	= (1 << 4),
};

enum s5p_mfc_ctrl_type {
	MFC_CTRL_TYPE_GET_SRC	= 0x1,
	MFC_CTRL_TYPE_GET_DST	= 0x2,
	MFC_CTRL_TYPE_SET	= 0x4,
};

enum s5p_mfc_ctrl_mode {
	MFC_CTRL_MODE_NONE	= 0x0,
	MFC_CTRL_MODE_SFR	= 0x1,
	MFC_CTRL_MODE_CST	= 0x2,
};

struct s5p_mfc_ctx;

enum s5p_mfc_debug_cause {
	MFC_CAUSE_0WRITE_PAGE_FAULT		= 0,
	MFC_CAUSE_0READ_PAGE_FAULT		= 1,
	MFC_CAUSE_1WRITE_PAGE_FAULT		= 2,
	MFC_CAUSE_1READ_PAGE_FAULT		= 3,
	MFC_CAUSE_NO_INTERRUPT			= 4,
	MFC_CAUSE_NO_SCHEDULING			= 5,
	MFC_CAUSE_FAIL_STOP_NAL_Q		= 6,
	MFC_CAUSE_FAIL_STOP_NAL_Q_FOR_OTHER	= 7,
	MFC_CAUSE_FAIL_CLOSE_INST		= 8,
	MFC_CAUSE_FAIL_SLEEP			= 9,
	MFC_CAUSE_FAIL_WAKEUP			= 10,
	MFC_CAUSE_FAIL_RISC_ON			= 11,
	MFC_CAUSE_FAIL_DPB_FLUSH		= 12,
	MFC_CAUSE_FAIL_CHACHE_FLUSH		= 13,
};

struct s5p_mfc_debug {
	u32	cause;
	u8	fault_status;
	u32	fault_trans_info;
	u32	fault_addr;
	u8	SFRs_set1[MFC_SFR_LOGGING_COUNT_SET1];
	u32	SFRs_set2[MFC_SFR_LOGGING_COUNT_SET2];
	char	errorinfo[MFC_LOGGING_DATA_SIZE];
};

/**
 * struct s5p_mfc_buf - MFC buffer
 *
 */
struct s5p_mfc_buf {
	struct vb2_v4l2_buffer vb;
	struct list_head list;
	union {
		dma_addr_t raw[3];
		dma_addr_t stream;
	} planes;
	int used;
	unsigned char *vir_addr;
};

struct s5p_mfc_buf_queue {
	struct list_head head;
	unsigned int count;
};

struct s5p_mfc_bits {
	unsigned long bits;
	spinlock_t lock;
};

struct s5p_mfc_hwlock {
	struct list_head waiting_list;
	unsigned int wl_count;
	unsigned long bits;
	unsigned long dev;
	unsigned int owned_by_irq;
	unsigned int transfer_owner;
	spinlock_t lock;
};

struct s5p_mfc_listable_wq {
	struct list_head list;
	wait_queue_head_t wait_queue;
	struct mutex wait_mutex;
	struct s5p_mfc_dev *dev;
	struct s5p_mfc_ctx *ctx;
};

struct s5p_mfc_pm {
	struct clk	*clock;
	atomic_t	pwr_ref;
	struct device	*device;
	spinlock_t	clklock;

	int clock_on_steps;
	int clock_off_steps;
	enum mfc_buf_usage_type base_type;
};

struct s5p_mfc_fw {
	int		date;
	int		fimv_info;
	size_t		size;
	int		status;
	int		drm_status;
};

struct s5p_mfc_buf_align {
	unsigned int mfc_base_align;
};

struct s5p_mfc_buf_size_v6 {
	size_t dev_ctx;
	size_t h264_dec_ctx;
	size_t other_dec_ctx;
	size_t h264_enc_ctx;
	size_t hevc_enc_ctx;
	size_t other_enc_ctx;
	size_t shared_buf;
	size_t dbg_info_buf;
};

struct s5p_mfc_buf_size {
	size_t firmware_code;
	unsigned int cpb_buf;
	void *buf;
};

struct s5p_mfc_variant {
	struct s5p_mfc_buf_size *buf_size;
	struct s5p_mfc_buf_align *buf_align;
	int	num_entities;
};

struct s5p_mfc_debugfs {
	struct dentry *root;
	struct dentry *mfc_info;
	struct dentry *debug_info;
	struct dentry *debug_level;
	struct dentry *debug_ts;
	struct dentry *dbg_enable;
	struct dentry *nal_q_dump;
	struct dentry *nal_q_disable;
	struct dentry *nal_q_parallel_disable;
	struct dentry *otf_dump;
};

/**
 * struct s5p_mfc_special_buf - represents internal used buffer
 * @daddr:		device virtual address
 * @virt:		kernel virtual address, only valid when the
 *			buffer accessed by driver
 */
struct s5p_mfc_special_buf {
	enum mfc_buf_usage_type		buftype;
	struct ion_handle		*handle;
	struct dma_buf			*dma_buf;
	struct dma_buf_attachment	*attachment;
	struct sg_table			*sgt;
	dma_addr_t			daddr;
	void				*vaddr;
	size_t				size;
};

#ifdef CONFIG_MFC_USE_BUS_DEVFREQ
struct mfc_qos_bw_data {
	unsigned long	peak;
	unsigned long	read;
	unsigned long	write;
};

struct s5p_mfc_qos_bw {
	struct mfc_qos_bw_data h264_dec_uhd_bw;
	struct mfc_qos_bw_data hevc_dec_uhd_bw;
	struct mfc_qos_bw_data hevc_dec_uhd_10bit_bw;
	struct mfc_qos_bw_data vp8_dec_uhd_bw;
	struct mfc_qos_bw_data vp9_dec_uhd_bw;
	struct mfc_qos_bw_data mpeg4_dec_uhd_bw;
	struct mfc_qos_bw_data h264_enc_uhd_bw;
	struct mfc_qos_bw_data hevc_enc_uhd_bw;
	struct mfc_qos_bw_data hevc_enc_uhd_10bit_bw;
	struct mfc_qos_bw_data vp8_enc_uhd_bw;
	struct mfc_qos_bw_data vp9_enc_uhd_bw;
	struct mfc_qos_bw_data mpeg4_enc_uhd_bw;
};

/*
 * threshold_mb - threshold of total MB(macroblock) count
 * Total MB count can be calculated by
 *	(MB of width) * (MB of height) * fps
 */
struct s5p_mfc_qos {
	unsigned int threshold_mb;
	unsigned int freq_mfc;
	unsigned int freq_int;
	unsigned int freq_mif;
	unsigned int freq_cpu;
	unsigned int freq_kfc;
	unsigned int mo_value;
	unsigned int mo_10bit_value;
	unsigned int mo_uhd_enc60_value;
	unsigned int time_fw;
};
#endif

struct s5p_mfc_platdata {
	enum mfc_ip_version ip_ver;
	int clock_rate;
	int min_rate;
#ifdef CONFIG_MFC_USE_BUS_DEVFREQ
	int num_qos_steps;
	int max_qos_steps;
	int max_mb;
	struct s5p_mfc_qos *qos_table;
#endif
};

/************************ NAL_Q data structure ************************/
#define NAL_Q_ENABLE 1

#define NAL_Q_IN_ENTRY_SIZE		256
#define NAL_Q_OUT_ENTRY_SIZE		256

#define NAL_Q_IN_DEC_STR_SIZE		112
#define NAL_Q_IN_ENC_STR_SIZE		204
#define NAL_Q_OUT_DEC_STR_SIZE		248
#define NAL_Q_OUT_ENC_STR_SIZE		64

#define NAL_Q_IN_QUEUE_SIZE		16 /* 256*16 = 4096 bytes */
#define NAL_Q_OUT_QUEUE_SIZE		16 /* 256*16 = 4096 bytes */

typedef struct __DecoderInputStr {
	int StartCode; /* = 0xAAAAAAAA; Decoder input structure marker */
	int CommandId;
	int InstanceId;
	int PictureTag;
	unsigned int CpbBufferAddr;
	int CpbBufferSize;
	int CpbBufferOffset;
	int StreamDataSize;
	int AvailableDpbFlagUpper;
	int AvailableDpbFlagLower;
	int DynamicDpbFlagUpper;
	int DynamicDpbFlagLower;
	unsigned int FrameAddr[3];
	int FrameSize[3];
	int NalStartOptions;
	int FrameStrideSize[3];
	int Frame2BitSize[2];
	int Frame2BitStrideSize[2];
	unsigned int ScratchBufAddr;
	int ScratchBufSize;
	char reserved[NAL_Q_IN_ENTRY_SIZE - NAL_Q_IN_DEC_STR_SIZE];
} DecoderInputStr; /* 28*4 = 112 bytes */

typedef struct __EncoderInputStr {
	int StartCode; /* 0xBBBBBBBB; Encoder input structure marker */
	int CommandId;
	int InstanceId;
	int PictureTag;
	unsigned int FrameAddr[3];
	unsigned int StreamBufferAddr;
	int StreamBufferSize;
	int StreamBufferOffset;
	int RcRoiCtrl;
	unsigned int RoiBufferAddr;
	int ParamChange;
	int IrSize;
	int GopConfig;
	int RcFrameRate;
	int RcBitRate;
	int MsliceMode;
	int MsliceSizeMb;
	int MsliceSizeBits;
	int FrameInsertion;
	int HierarchicalBitRateLayer[7];
	int H264RefreshPeriod;
	int HevcRefreshPeriod;
	int RcQpBound;
	int RcQpBoundPb;
	int FixedPictureQp;
	int PictureProfile;
	int BitCountEnable;
	int MaxBitCount;
	int MinBitCount;
	int NumTLayer;
	int H264NalControl;
	int HevcNalControl;
	int Vp8NalControl;
	int Vp9NalControl;
	int H264HDSvcExtension0;
	int H264HDSvcExtension1;
	int GopConfig2;
	int Frame2bitAddr[2];
	int Weight;
	int ExtCtbQpAddr;
	int WeightUpper;
	int RcMode;
	char reserved[NAL_Q_IN_ENTRY_SIZE - NAL_Q_IN_ENC_STR_SIZE];
} EncoderInputStr; /* 51*4 = 204 bytes */

typedef struct __DecoderOutputStr {
	int StartCode; /* 0xAAAAAAAA; Decoder output structure marker */
	int CommandId;
	int InstanceId;
	int ErrorCode;
	int PictureTagTop;
	int PictureTimeTop;
	int DisplayFrameWidth;
	int DisplayFrameHeight;
	int DisplayStatus;
	unsigned int DisplayAddr[3];
	int DisplayFrameType;
	int DisplayCropInfo1;
	int DisplayCropInfo2;
	int DisplayPictureProfile;
	int DisplayAspectRatio;
	int DisplayExtendedAr;
	int DecodedNalSize;
	int UsedDpbFlagUpper;
	int UsedDpbFlagLower;
	int SeiAvail;
	int FramePackArrgmentId;
	int FramePackSeiInfo;
	int FramePackGridPos;
	int DisplayRecoverySeiInfo;
	int H264Info;
	int DisplayFirstCrc;
	int DisplaySecondCrc;
	int DisplayThirdCrc;
	int DisplayFirst2BitCrc;
	int DisplaySecond2BitCrc;
	int DecodedFrameWidth;
	int DecodedFrameHeight;
	int DecodedStatus;
	unsigned int DecodedAddr[3];
	int DecodedFrameType;
	int DecodedCropInfo1;
	int DecodedCropInfo2;
	int DecodedPictureProfile;
	int DecodedRecoverySeiInfo;
	int DecodedFirstCrc;
	int DecodedSecondCrc;
	int DecodedThirdCrc;
	int DecodedFirst2BitCrc;
	int DecodedSecond2BitCrc;
	int PictureTagBot;
	int PictureTimeBot;
	int ChromaFormat;
	int Mpeg4Info;
	int HevcInfo;
	int Vc1Info;
	int VideoSignalType;
	int ContentLightLevelInfoSei;
	int MasteringDisplayColourVolumeSei0;
	int MasteringDisplayColourVolumeSei1;
	int MasteringDisplayColourVolumeSei2;
	int MasteringDisplayColourVolumeSei3;
	int MasteringDisplayColourVolumeSei4;
	int MasteringDisplayColourVolumeSei5;
	char reserved[NAL_Q_OUT_ENTRY_SIZE - NAL_Q_OUT_DEC_STR_SIZE];
} DecoderOutputStr; /* 62*4 =  248 bytes */

typedef struct __EncoderOutputStr {
	int StartCode; /* 0xBBBBBBBB; Encoder output structure marker */
	int CommandId;
	int InstanceId;
	int ErrorCode;
	int PictureTag;
	unsigned int EncodedFrameAddr[3];
	unsigned int StreamBufferAddr;
	int StreamBufferOffset;
	int StreamSize;
	int SliceType;
	int NalDoneInfo;
	unsigned int ReconLumaDpbAddr;
	unsigned int ReconChromaDpbAddr;
	int EncCnt;
	char reserved[NAL_Q_OUT_ENTRY_SIZE - NAL_Q_OUT_ENC_STR_SIZE];
} EncoderOutputStr; /* 16*4 = 64 bytes */

/**
 * enum nal_queue_state - The state for nal queue operation.
 */
typedef enum _nal_queue_state {
	NAL_Q_STATE_CREATED = 0,
	NAL_Q_STATE_INITIALIZED,
	NAL_Q_STATE_STARTED, /* when s5p_mfc_nal_q_start() is called */
	NAL_Q_STATE_STOPPED, /* when s5p_mfc_nal_q_stop() is called */
} nal_queue_state;

typedef struct _nal_in_queue {
	union {
		DecoderInputStr dec;
		EncoderInputStr enc;
	} entry[NAL_Q_IN_QUEUE_SIZE];
} nal_in_queue;

typedef struct _nal_out_queue {
	union {
		DecoderOutputStr dec;
		EncoderOutputStr enc;
	} entry[NAL_Q_OUT_QUEUE_SIZE];
} nal_out_queue;

struct _nal_queue_handle;
typedef struct _nal_queue_in_handle {
	struct _nal_queue_handle *nal_q_handle;
	struct s5p_mfc_special_buf in_buf;
	unsigned int in_exe_count;
	nal_in_queue *nal_q_in_addr;
} nal_queue_in_handle;

typedef struct _nal_queue_out_handle {
	struct _nal_queue_handle *nal_q_handle;
	struct s5p_mfc_special_buf out_buf;
	unsigned int out_exe_count;
	nal_out_queue *nal_q_out_addr;
	int nal_q_ctx;
} nal_queue_out_handle;

typedef struct _nal_queue_handle {
	nal_queue_in_handle *nal_q_in_handle;
	nal_queue_out_handle *nal_q_out_handle;
	nal_queue_state nal_q_state;
	spinlock_t lock;
	int nal_q_exception;
} nal_queue_handle;

/************************ OTF data structure ************************/
struct _otf_buf_addr {
	dma_addr_t otf_daddr[HWFC_MAX_BUF][3];
	struct dma_buf_attachment *otf_buf_attach[HWFC_MAX_BUF];
};

struct _otf_buf_info {
	int pixel_format;
	int width;
	int height;
	int buffer_count;
	struct dma_buf *bufs[HWFC_MAX_BUF];
};

struct _otf_debug {
	struct s5p_mfc_special_buf stream_buf[OTF_MAX_BUF];
	unsigned int stream_size[OTF_MAX_BUF];
	unsigned char frame_cnt;
};

struct _otf_handle {
	int otf_work_bit;
	int otf_buf_index;
	int otf_job_id;
	u64 otf_time_stamp;
	struct _otf_buf_addr otf_buf_addr;
	struct _otf_buf_info otf_buf_info;
	struct _otf_debug otf_debug;
};
/********************************************************************/

/**
 * struct s5p_mfc_dev - The struct containing driver internal parameters.
 */
struct s5p_mfc_dev {
	struct v4l2_device	v4l2_dev;
	struct video_device	*vfd_dec;
	struct video_device	*vfd_enc;
	struct video_device	*vfd_dec_drm;
	struct video_device	*vfd_enc_drm;
	struct video_device	*vfd_enc_otf;
	struct video_device	*vfd_enc_otf_drm;
	struct device		*device;
#ifdef CONFIG_ION_EXYNOS
	struct ion_client	*mfc_ion_client;
#endif

	void __iomem		*regs_base;
	void __iomem		*sysmmu0_base;
	void __iomem		*sysmmu1_base;
	void __iomem		*hwfc_base;

	int			irq;
	struct resource		*mfc_mem;

	struct s5p_mfc_pm	pm;
	struct s5p_mfc_fw	fw;
	struct s5p_mfc_variant	*variant;
	struct s5p_mfc_platdata	*pdata;
	struct s5p_mfc_debug	*logging_data;

	int num_inst;

	struct mutex mfc_mutex;

	int int_condition;
	int int_reason;
	unsigned int int_err;

	wait_queue_head_t cmd_wq;
	struct s5p_mfc_listable_wq hwlock_wq;

	/*
	struct clk *clock1;
	struct clk *clock2;
	*/

	struct s5p_mfc_special_buf common_ctx_buf;
	struct s5p_mfc_special_buf drm_common_ctx_buf;

	struct s5p_mfc_ctx *ctx[MFC_NUM_CONTEXTS];
	int curr_ctx;
	int preempt_ctx;

	struct s5p_mfc_bits work_bits;

	struct s5p_mfc_hwlock hwlock;

	atomic_t watchdog_tick_running;
	atomic_t watchdog_tick_cnt;
	atomic_t watchdog_run;
	struct timer_list watchdog_timer;
	struct workqueue_struct *watchdog_wq;
	struct work_struct watchdog_work;

	/* for DRM */
	int curr_ctx_is_drm;
	int num_drm_inst;
	struct s5p_mfc_special_buf fw_buf;
	struct s5p_mfc_special_buf drm_fw_buf;

	struct workqueue_struct *butler_wq;
	struct work_struct butler_work;

#ifdef CONFIG_MFC_USE_BUS_DEVFREQ
	struct list_head qos_queue;
	atomic_t qos_req_cur;
	struct pm_qos_request qos_req_int;
	struct pm_qos_request qos_req_mif;
#ifdef CONFIG_ARM_EXYNOS_MP_CPUFREQ
	struct pm_qos_request qos_req_cluster1;
	struct pm_qos_request qos_req_cluster0;
#endif
	int qos_has_enc_ctx;
#endif
	int id;
	atomic_t clk_ref;

	atomic_t trace_ref;
	struct _mfc_trace *mfc_trace;
	atomic_t trace_ref_hwlock;
	struct _mfc_trace *mfc_trace_hwlock;
	bool continue_clock_on;

	bool shutdown;
	bool sleep;

	nal_queue_handle *nal_q_handle;

	struct s5p_mfc_special_buf dbg_info_buf;

#ifdef CONFIG_MFC_USE_BUS_DEVFREQ
	struct bts_bw mfc_bw;
#endif

	struct s5p_mfc_debugfs debugfs;
};

/**
 *
 */
struct s5p_mfc_h264_enc_params {
	enum v4l2_mpeg_video_h264_profile profile;
	u8 level;
	u8 interlace;
	enum v4l2_mpeg_video_h264_loop_filter_mode loop_filter_mode;
	s8 loop_filter_alpha;
	s8 loop_filter_beta;
	enum v4l2_mpeg_video_h264_entropy_mode entropy_mode;
	u8 _8x8_transform;
	u32 rc_framerate;
	u8 rc_frame_qp;
	u8 rc_min_qp;
	u8 rc_max_qp;
	u8 rc_min_qp_p;
	u8 rc_max_qp_p;
	u8 rc_min_qp_b;
	u8 rc_max_qp_b;
	u8 rc_mb_dark;
	u8 rc_mb_smooth;
	u8 rc_mb_static;
	u8 rc_mb_activity;
	u8 rc_p_frame_qp;
	u8 rc_b_frame_qp;
	u8 ar_vui;
	enum v4l2_mpeg_video_h264_vui_sar_idc ar_vui_idc;
	u16 ext_sar_width;
	u16 ext_sar_height;
	u8 open_gop;
	u16 open_gop_size;
	u8 hier_qp_enable;
	enum v4l2_mpeg_video_h264_hierarchical_coding_type hier_qp_type;
	u8 num_hier_layer;
	u8 hier_ref_type;
	u8 hier_qp_layer[7];
	u32 hier_bit_layer[7];
	u8 sei_gen_enable;
	u8 sei_fp_curr_frame_0;
	enum v4l2_mpeg_video_h264_sei_fp_arrangement_type sei_fp_arrangement_type;
	u32 fmo_enable;
	u32 fmo_slice_map_type;
	u32 fmo_slice_num_grp;
	u32 fmo_run_length[4];
	u32 fmo_sg_dir;
	u32 fmo_sg_rate;
	u32 aso_enable;
	u32 aso_slice_order[8];

	u32 prepend_sps_pps_to_idr;
	u8 enable_ltr;
	u8 num_of_ltr;
	u32 set_priority;
	u32 base_priority;
	u32 vui_enable;
};

/**
 *
 */
struct s5p_mfc_mpeg4_enc_params {
	/* MPEG4 Only */
	enum v4l2_mpeg_video_mpeg4_profile profile;
	u8 level;
	u8 quarter_pixel;
	u16 vop_time_res;
	u16 vop_frm_delta;
	u8 rc_b_frame_qp;
	/* Common for MPEG4, H263 */
	u32 rc_framerate;
	u8 rc_frame_qp;
	u8 rc_min_qp;
	u8 rc_max_qp;
	u8 rc_min_qp_p;
	u8 rc_max_qp_p;
	u8 rc_min_qp_b;
	u8 rc_max_qp_b;
	u8 rc_p_frame_qp;
};

/**
 *
 */
struct s5p_mfc_vp9_enc_params {
	/* VP9 Only */
	u32 rc_framerate;
	u8 vp9_version;
	u8 rc_min_qp;
	u8 rc_max_qp;
	u8 rc_min_qp_p;
	u8 rc_max_qp_p;
	u8 rc_frame_qp;
	u8 rc_p_frame_qp;
	u8 vp9_goldenframesel;
	u16 vp9_gfrefreshperiod;
	u8 hier_qp_enable;
	u8 hier_qp_layer[3];
	u32 hier_bit_layer[3];
	u8 num_hier_layer;
	u8 max_partition_depth;
	u8 intra_pu_split_disable;
	u8 profile;
};

/**
 *
 */
struct s5p_mfc_vp8_enc_params {
	/* VP8 Only */
	u32 rc_framerate;
	u8 vp8_version;
	u8 rc_min_qp;
	u8 rc_max_qp;
	u8 rc_min_qp_p;
	u8 rc_max_qp_p;
	u8 rc_frame_qp;
	u8 rc_p_frame_qp;
	u8 vp8_numberofpartitions;
	u8 vp8_filterlevel;
	u8 vp8_filtersharpness;
	u8 vp8_goldenframesel;
	u16 vp8_gfrefreshperiod;
	u8 hier_qp_enable;
	u8 hier_qp_layer[3];
	u32 hier_bit_layer[3];
	u8 intra_4x4mode_disable;
	u8 num_hier_layer;
};

/**
 *
 */
struct s5p_mfc_hevc_enc_params {
	u8 profile;
	u8 level;
	u8 tier_flag;
	/* HEVC Only */
	u32 rc_framerate;
	u8 rc_min_qp;
	u8 rc_max_qp;
	u8 rc_min_qp_p;
	u8 rc_max_qp_p;
	u8 rc_min_qp_b;
	u8 rc_max_qp_b;
	u8 rc_lcu_dark;
	u8 rc_lcu_smooth;
	u8 rc_lcu_static;
	u8 rc_lcu_activity;
	u8 rc_frame_qp;
	u8 rc_p_frame_qp;
	u8 rc_b_frame_qp;
	u8 max_partition_depth;
	u8 refreshtype;
	u16 refreshperiod;
	s32 lf_beta_offset_div2;
	s32 lf_tc_offset_div2;
	u8 loopfilter_disable;
	u8 loopfilter_across;
	u8 nal_control_length_filed;
	u8 nal_control_user_ref;
	u8 nal_control_store_ref;
	u8 const_intra_period_enable;
	u8 lossless_cu_enable;
	u8 wavefront_enable;
	u8 enable_ltr;
	u8 hier_qp_enable;
	enum v4l2_mpeg_video_hevc_hierarchical_coding_type hier_qp_type;
	u8 hier_ref_type;
	u8 num_hier_layer;
	u8 hier_qp_layer[7];
	u32 hier_bit_layer[7];
	u8 general_pb_enable;
	u8 temporal_id_enable;
	u8 strong_intra_smooth;
	u8 intra_pu_split_disable;
	u8 tmv_prediction_disable;
	u8 max_num_merge_mv;
	u8 eco_mode_enable;
	u8 encoding_nostartcode_enable;
	u8 size_of_length_field;
	u8 user_ref;
	u8 store_ref;
	u8 prepend_sps_pps_to_idr;
};

/**
 *
 */
struct s5p_mfc_bpg_enc_params {
	u32 thumb_size;
	u32 exif_size;
};

/**
 *
 */
struct s5p_mfc_enc_params {
	u16 width;
	u16 height;

	u32 gop_size;
	enum v4l2_mpeg_video_multi_slice_mode slice_mode;
	u32 slice_mb;
	u32 slice_bit;
	u32 slice_mb_row;
	u32 intra_refresh_mb;
	u8 pad;
	u8 pad_luma;
	u8 pad_cb;
	u8 pad_cr;
	u8 rc_frame;
	u32 rc_bitrate;
	u16 rc_reaction_coeff;
	u32 config_qp;
	u32 dynamic_qp;
	u8 frame_tag;
	u8 ratio_intra;

	u8 num_b_frame;		/* H.264, HEVC, MPEG4 */
	u8 num_refs_for_p;	/* H.264, HEVC, VP8, VP9 */
	u8 rc_mb;		/* H.264: MFCv5, MPEG4/H.263: MFCv6 */
	u8 rc_pvc;
	u16 vbv_buf_size;
	enum v4l2_mpeg_video_header_mode seq_hdr_mode;
	enum v4l2_mpeg_mfc51_video_frame_skip_mode frame_skip_mode;
	u8 fixed_target_bit;
	u8 num_hier_max_layer;
	u8 weighted_enable;
	u8 roi_enable;
	u8 ivf_header_disable;	/* VP8, VP9 */

	u16 rc_frame_delta;	/* MFC6.1 Only */

	u32 i_frm_ctrl_mode;
	u32 i_frm_ctrl;

	u32 color_range;
	u32 colour_primaries;
	u32 transfer_characteristics;
	u32 matrix_coefficients;

	u32 static_info_enable;
	u32 max_pic_average_light;
	u32 max_content_light;
	u32 max_display_luminance;
	u32 min_display_luminance;
	u32 white_point;
	u32 display_primaries_0;
	u32 display_primaries_1;
	u32 display_primaries_2;

	union {
		struct s5p_mfc_h264_enc_params h264;
		struct s5p_mfc_mpeg4_enc_params mpeg4;
		struct s5p_mfc_vp8_enc_params vp8;
		struct s5p_mfc_vp9_enc_params vp9;
		struct s5p_mfc_hevc_enc_params hevc;
		struct s5p_mfc_bpg_enc_params bpg;
	} codec;
};

struct s5p_mfc_ctx_ctrl {
	struct list_head list;
	enum s5p_mfc_ctrl_type type;
	unsigned int id;
	unsigned int addr;
	int has_new;
	int val;
};

struct s5p_mfc_buf_ctrl {
	struct list_head list;
	unsigned int id;
	enum s5p_mfc_ctrl_type type;
	int has_new;
	int val;
	unsigned int old_val;		/* only for MFC_CTRL_TYPE_SET */
	unsigned int old_val2;		/* only for MFC_CTRL_TYPE_SET */
	unsigned int is_volatile;	/* only for MFC_CTRL_TYPE_SET */
	unsigned int updated;
	unsigned int mode;
	unsigned int addr;
	unsigned int mask;
	unsigned int shft;
	unsigned int flag_mode;		/* only for MFC_CTRL_TYPE_SET */
	unsigned int flag_addr;		/* only for MFC_CTRL_TYPE_SET */
	unsigned int flag_shft;		/* only for MFC_CTRL_TYPE_SET */
	int (*read_cst) (struct s5p_mfc_ctx *ctx,
			struct s5p_mfc_buf_ctrl *buf_ctrl);
	void (*write_cst) (struct s5p_mfc_ctx *ctx,
			struct s5p_mfc_buf_ctrl *buf_ctrl);
};

struct s5p_mfc_ctrl_cfg {
	enum s5p_mfc_ctrl_type type;
	unsigned int id;
	unsigned int is_volatile;	/* only for MFC_CTRL_TYPE_SET */
	unsigned int mode;
	unsigned int addr;
	unsigned int mask;
	unsigned int shft;
	unsigned int flag_mode;		/* only for MFC_CTRL_TYPE_SET */
	unsigned int flag_addr;		/* only for MFC_CTRL_TYPE_SET */
	unsigned int flag_shft;		/* only for MFC_CTRL_TYPE_SET */
	int (*read_cst) (struct s5p_mfc_ctx *ctx,
			struct s5p_mfc_buf_ctrl *buf_ctrl);
	void (*write_cst) (struct s5p_mfc_ctx *ctx,
			struct s5p_mfc_buf_ctrl *buf_ctrl);
};

/* per buffer contol */
struct s5p_mfc_ctrls_ops {
	/* controls per buffer */
	int (*init_ctx_ctrls) (struct s5p_mfc_ctx *ctx);
	int (*cleanup_ctx_ctrls) (struct s5p_mfc_ctx *ctx);
	int (*init_buf_ctrls) (struct s5p_mfc_ctx *ctx,
			enum s5p_mfc_ctrl_type type, unsigned int index);
	void (*reset_buf_ctrls) (struct list_head *head);
	int (*cleanup_buf_ctrls) (struct s5p_mfc_ctx *ctx,
			enum s5p_mfc_ctrl_type type, unsigned int index);
	int (*to_buf_ctrls) (struct s5p_mfc_ctx *ctx, struct list_head *head);
	int (*to_ctx_ctrls) (struct s5p_mfc_ctx *ctx, struct list_head *head);
	int (*set_buf_ctrls_val) (struct s5p_mfc_ctx *ctx,
			struct list_head *head);
	int (*get_buf_ctrls_val) (struct s5p_mfc_ctx *ctx,
			struct list_head *head);
	int (*recover_buf_ctrls_val) (struct s5p_mfc_ctx *ctx,
			struct list_head *head);
	int (*get_buf_update_val) (struct s5p_mfc_ctx *ctx,
			struct list_head *head, unsigned int id, int value);
	int (*set_buf_ctrls_val_nal_q_dec) (struct s5p_mfc_ctx *ctx,
			struct list_head *head, DecoderInputStr *pInStr);
	int (*get_buf_ctrls_val_nal_q_dec) (struct s5p_mfc_ctx *ctx,
			struct list_head *head, DecoderOutputStr *pOutStr);
	int (*set_buf_ctrls_val_nal_q_enc) (struct s5p_mfc_ctx *ctx,
			struct list_head *head, EncoderInputStr *pInStr);
	int (*get_buf_ctrls_val_nal_q_enc) (struct s5p_mfc_ctx *ctx,
			struct list_head *head, EncoderOutputStr *pOutStr);
	int (*recover_buf_ctrls_nal_q) (struct s5p_mfc_ctx *ctx,
			struct list_head *head);
};

struct stored_dpb_info {
	int fd[MFC_MAX_PLANES];
};

struct dec_dpb_ref_info {
	int index;
	struct stored_dpb_info dpb[MFC_MAX_DPBS];
};

struct temporal_layer_info {
	unsigned int temporal_layer_count;
	unsigned int temporal_layer_bitrate[VIDEO_MAX_TEMPORAL_LAYERS];
};

struct mfc_enc_roi_info {
	char *addr;
	int size;
	int upper_qp;
	int lower_qp;
	bool enable;
};

struct mfc_user_shared_handle {
	int fd;
	struct ion_handle *ion_handle;
	void *vaddr;
};

struct s5p_mfc_raw_info {
	int num_planes;
	int stride[3];
	int plane_size[3];
	int stride_2bits[3];
	int plane_size_2bits[3];
	unsigned int total_plane_size;
};

struct mfc_timestamp {
	struct list_head list;
	struct timeval timestamp;
	int index;
	int interval;
};

struct s5p_mfc_dec {
	int total_dpb_count;

	unsigned int src_buf_size;

	int loop_filter_mpeg4;
	int display_delay;
	int immediate_display;
	int slice_enable;
	int mv_count;
	int idr_decoding;
	int is_interlaced;
	int is_dts_mode;

	int crc_enable;
	int crc_luma0;
	int crc_chroma0;
	int crc_luma1;
	int crc_chroma1;

	unsigned long consumed;
	unsigned long remained_size;

	enum v4l2_memory dst_memtype;
	int sei_parse;
	int stored_tag;
	dma_addr_t y_addr_for_pb;

	int cr_left, cr_right, cr_top, cr_bot;

	int detect_black_bar;
	bool black_bar_updated;
	struct v4l2_rect black_bar;

	/* For dynamic DPB */
	int is_dynamic_dpb;
	unsigned long available_dpb;
	unsigned int dynamic_set;
	unsigned int dynamic_used;

	struct dec_dpb_ref_info *ref_info;
	int assigned_fd[MFC_MAX_DPBS];
	struct mfc_user_shared_handle sh_handle;
	struct s5p_mfc_buf *assigned_dpb[MFC_MAX_DPBS];

	int has_multiframe;
	int is_dpb_full;

	unsigned int err_reuse_flag;
	unsigned int dec_only_release_flag;	

	/* for debugging about black bar detection */
	void *frame_vaddr[3][30];
	dma_addr_t frame_daddr[3][30];
	int index[3][30];
	int fd[3][30];
	unsigned int frame_size[3][30];
	unsigned char frame_cnt;

	unsigned int num_of_tile_over_4;

	unsigned int color_range;
	unsigned int color_space;
};

struct s5p_mfc_enc {
	struct s5p_mfc_enc_params params;

	unsigned int dst_buf_size;
	unsigned int header_size;

	enum v4l2_mpeg_mfc51_video_frame_type frame_type;
	enum v4l2_mpeg_mfc51_video_force_frame_type force_frame_type;

	size_t luma_dpb_size;
	size_t chroma_dpb_size;
	size_t me_buffer_size;
	size_t tmv_buffer_size;

	unsigned int slice_mode;
	union {
		unsigned int mb;
		unsigned int bits;
	} slice_size;
	unsigned int in_slice;
	unsigned int buf_full;

	int stored_tag;
	struct mfc_user_shared_handle sh_handle_svc;
	struct mfc_user_shared_handle sh_handle_roi;
	int roi_index;
	struct s5p_mfc_special_buf roi_buf[MFC_MAX_EXTRA_BUF];
	struct mfc_enc_roi_info roi_info[MFC_MAX_EXTRA_BUF];
};

struct s5p_mfc_fmt {
	char *name;
	u32 fourcc;
	u32 codec_mode;
	u32 type;
	u32 num_planes;
	u32 mem_planes;
};

/**
 * struct s5p_mfc_ctx - This struct contains the instance context
 */
struct s5p_mfc_ctx {
	struct s5p_mfc_dev *dev;
	struct v4l2_fh fh;
	int num;

	int int_condition;
	int int_reason;
	unsigned int int_err;

	wait_queue_head_t cmd_wq;
	struct s5p_mfc_listable_wq hwlock_wq;

	struct s5p_mfc_fmt *src_fmt;
	struct s5p_mfc_fmt *dst_fmt;

	struct vb2_queue vq_src;
	struct vb2_queue vq_dst;

	struct s5p_mfc_buf_queue src_buf_queue;
	struct s5p_mfc_buf_queue dst_buf_queue;
	struct s5p_mfc_buf_queue src_buf_nal_queue;
	struct s5p_mfc_buf_queue dst_buf_nal_queue;
	struct s5p_mfc_buf_queue ref_buf_queue;
	spinlock_t buf_queue_lock;

	enum s5p_mfc_inst_type type;
	enum s5p_mfc_inst_state state;
	int inst_no;

	int img_width;
	int img_height;
	int dpb_count;
	int buf_stride;

	int old_img_width;
	int old_img_height;
	int min_dpb_size[3];

	unsigned int enc_drc_flag;
	int enc_res_change;
	int enc_res_change_state;
	int enc_res_change_re_input;
	size_t min_scratch_buf_size;

	struct s5p_mfc_raw_info raw_buf;
	size_t mv_size;

	struct s5p_mfc_special_buf codec_buf;
	int codec_buffer_allocated;

	enum s5p_mfc_queue_state capture_state;
	enum s5p_mfc_queue_state output_state;

	struct list_head ctrls;

	struct list_head src_ctrls[MFC_MAX_BUFFERS];
	struct list_head dst_ctrls[MFC_MAX_BUFFERS];

	unsigned long src_ctrls_avail;
	unsigned long dst_ctrls_avail;

	unsigned int sequence;

	/* Control values */
	int codec_mode;
	__u32 pix_format;

	/* Extra Buffers */
	struct s5p_mfc_special_buf instance_ctx_buf;

	struct s5p_mfc_dec *dec_priv;
	struct s5p_mfc_enc *enc_priv;

	struct s5p_mfc_ctrls_ops *c_ops;

	size_t scratch_buf_size;
	size_t loopfilter_luma_size;
	size_t loopfilter_chroma_size;

	/* Profile infomation */
	int is_10bit;
	int is_422format;

	/* for DRM */
	int is_drm;

	int is_dpb_realloc;
	enum mfc_dec_wait_state wait_state;
	int clear_work_bit;

#ifdef CONFIG_MFC_USE_BUS_DEVFREQ
	int qos_req_step;
	struct list_head qos_list;
#endif
	unsigned int qos_ratio;
	unsigned long framerate;
	unsigned long last_framerate;

	struct mfc_timestamp ts_array[MFC_TIME_INDEX];
	struct list_head ts_list;
	int ts_count;
	int ts_is_full;

	int buf_process_type;

	unsigned long raw_protect_flag;
	unsigned long stream_protect_flag;
	struct _otf_handle *otf_handle;
};

#endif /* __S5P_MFC_DATA_STRUCT_H */
