{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:36:06 2023 " "Info: Processing started: Mon Nov 27 20:36:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.vhd 2 1 " "Warning: Using design file instruction_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-structural " "Info: Found design unit 1: instruction_memory-structural" {  } { { "instruction_memory.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/instruction_memory.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/instruction_memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_memory " "Info: Elaborating entity \"instruction_memory\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/instruction_memory.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/instruction_memory.vhd" 33 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imemory.mif " "Info: Parameter \"init_file\" = \"imemory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction_memory.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/instruction_memory.vhd" 33 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1bo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bo " "Info: Found entity 1: altsyncram_1bo" {  } { { "db/altsyncram_1bo.tdf" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/db/altsyncram_1bo.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bo altsyncram:altsyncram_component\|altsyncram_1bo:auto_generated " "Info: Elaborating entity \"altsyncram_1bo\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_1bo:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/imemory.mif  " "Error: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/imemory.mif for ROM instance " {  } { { "instruction_memory.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_05_20231124_13221076/Attempt/instruction_memory/instruction_memory.vhd" 33 0 0 } }  } 0 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "altsyncram:altsyncram_component\|altsyncram_1bo:auto_generated " "Error: Can't elaborate user hierarchy \"altsyncram:altsyncram_component\|altsyncram_1bo:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Error: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 20:36:07 2023 " "Error: Processing ended: Mon Nov 27 20:36:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
