

================================================================
== Vitis HLS Report for 'AddWeightedKernel_1080_1920_s'
================================================================
* Date:           Tue Jan  9 15:45:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        sobel_focus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.717 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073603|  2073603|  20.736 ms|  20.736 ms|  2073603|  2073603|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_77_1_VITIS_LOOP_79_2  |  2073601|  2073601|         3|          1|          1|  2073600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_81_p2                 |         +|   0|  0|  21|          21|           1|
    |pixel3_fu_120_p2                  |         +|   0|  0|   8|           8|           8|
    |ap_condition_121                  |       and|   0|  0|   1|           1|           1|
    |icmp_ln77_fu_75_p2                |      icmp|   0|  0|  21|          21|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  55|          54|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   21|         42|
    |indvar_flatten_fu_44                  |   9|          2|   21|         42|
    |real_start                            |   9|          2|    1|          2|
    |sobelImg_data_blk_n                   |   9|          2|    1|          2|
    |sobelImg_x_data_blk_n                 |   9|          2|    1|          2|
    |sobelImg_y_data_blk_n                 |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   48|         96|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_44              |  21|   0|   21|          0|
    |pixel3_reg_137                    |   8|   0|    8|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  35|   0|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|  AddWeightedKernel<1080, 1920>|  return value|
|sobelImg_x_data_dout            |   in|    8|     ap_fifo|                sobelImg_x_data|       pointer|
|sobelImg_x_data_num_data_valid  |   in|    2|     ap_fifo|                sobelImg_x_data|       pointer|
|sobelImg_x_data_fifo_cap        |   in|    2|     ap_fifo|                sobelImg_x_data|       pointer|
|sobelImg_x_data_empty_n         |   in|    1|     ap_fifo|                sobelImg_x_data|       pointer|
|sobelImg_x_data_read            |  out|    1|     ap_fifo|                sobelImg_x_data|       pointer|
|sobelImg_y_data_dout            |   in|    8|     ap_fifo|                sobelImg_y_data|       pointer|
|sobelImg_y_data_num_data_valid  |   in|    2|     ap_fifo|                sobelImg_y_data|       pointer|
|sobelImg_y_data_fifo_cap        |   in|    2|     ap_fifo|                sobelImg_y_data|       pointer|
|sobelImg_y_data_empty_n         |   in|    1|     ap_fifo|                sobelImg_y_data|       pointer|
|sobelImg_y_data_read            |  out|    1|     ap_fifo|                sobelImg_y_data|       pointer|
|sobelImg_data_din               |  out|    8|     ap_fifo|                  sobelImg_data|       pointer|
|sobelImg_data_num_data_valid    |   in|    2|     ap_fifo|                  sobelImg_data|       pointer|
|sobelImg_data_fifo_cap          |   in|    2|     ap_fifo|                  sobelImg_data|       pointer|
|sobelImg_data_full_n            |   in|    1|     ap_fifo|                  sobelImg_data|       pointer|
|sobelImg_data_write             |  out|    1|     ap_fifo|                  sobelImg_data|       pointer|
+--------------------------------+-----+-----+------------+-------------------------------+--------------+

