
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002452  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002452  000024e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800078  00800078  000024fe  2**0
                  ALLOC
  3 .stab         00002c28  00000000  00000000  00002500  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000014a3  00000000  00000000  00005128  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000065cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000670b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000687b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000084c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000093af  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a15c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a2bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a549  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ad17  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 10 0f 	jmp	0x1e20	; 0x1e20 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 0f 	jmp	0x1e8e	; 0x1e8e <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e5       	ldi	r30, 0x52	; 82
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 38       	cpi	r26, 0x88	; 136
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 c9 08 	call	0x1192	; 0x1192 <main>
      8a:	0c 94 27 12 	jmp	0x244e	; 0x244e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f0 11 	jmp	0x23e0	; 0x23e0 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 0c 12 	jmp	0x2418	; 0x2418 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f0 11 	jmp	0x23e0	; 0x23e0 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 0c 12 	jmp	0x2418	; 0x2418 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 00 12 	jmp	0x2400	; 0x2400 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Buzzer_init>:
 ******************************************************************************/
#include "Buzzer.h"
#include "std_types.h"

void Buzzer_init()
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID,PIN_OUTPUT);
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 4b 0b 	call	0x1696	; 0x1696 <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID,LOGIC_LOW);
     b58:	81 e0       	ldi	r24, 0x01	; 1
     b5a:	67 e0       	ldi	r22, 0x07	; 7
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <Buzzer_on>:
void Buzzer_on()
{
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID,LOGIC_HIGH);
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	67 e0       	ldi	r22, 0x07	; 7
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <Buzzer_off>:
void Buzzer_off()
{
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID,LOGIC_LOW);
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	67 e0       	ldi	r22, 0x07	; 7
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <Receive_Password>:





void Receive_Password(uint8 ptr[]){
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	00 d0       	rcall	.+0      	; 0xb9e <Receive_Password+0x6>
     b9e:	00 d0       	rcall	.+0      	; 0xba0 <Receive_Password+0x8>
     ba0:	0f 92       	push	r0
     ba2:	cd b7       	in	r28, 0x3d	; 61
     ba4:	de b7       	in	r29, 0x3e	; 62
     ba6:	9d 83       	std	Y+5, r25	; 0x05
     ba8:	8c 83       	std	Y+4, r24	; 0x04
	for(int i=0;i<5;i++){
     baa:	1b 82       	std	Y+3, r1	; 0x03
     bac:	1a 82       	std	Y+2, r1	; 0x02
     bae:	11 c0       	rjmp	.+34     	; 0xbd2 <Receive_Password+0x3a>
			uint8  x =UART_recieveByte();
     bb0:	0e 94 53 11 	call	0x22a6	; 0x22a6 <UART_recieveByte>
     bb4:	89 83       	std	Y+1, r24	; 0x01
			ptr[i]=x;
     bb6:	2a 81       	ldd	r18, Y+2	; 0x02
     bb8:	3b 81       	ldd	r19, Y+3	; 0x03
     bba:	8c 81       	ldd	r24, Y+4	; 0x04
     bbc:	9d 81       	ldd	r25, Y+5	; 0x05
     bbe:	fc 01       	movw	r30, r24
     bc0:	e2 0f       	add	r30, r18
     bc2:	f3 1f       	adc	r31, r19
     bc4:	89 81       	ldd	r24, Y+1	; 0x01
     bc6:	80 83       	st	Z, r24




void Receive_Password(uint8 ptr[]){
	for(int i=0;i<5;i++){
     bc8:	8a 81       	ldd	r24, Y+2	; 0x02
     bca:	9b 81       	ldd	r25, Y+3	; 0x03
     bcc:	01 96       	adiw	r24, 0x01	; 1
     bce:	9b 83       	std	Y+3, r25	; 0x03
     bd0:	8a 83       	std	Y+2, r24	; 0x02
     bd2:	8a 81       	ldd	r24, Y+2	; 0x02
     bd4:	9b 81       	ldd	r25, Y+3	; 0x03
     bd6:	85 30       	cpi	r24, 0x05	; 5
     bd8:	91 05       	cpc	r25, r1
     bda:	54 f3       	brlt	.-44     	; 0xbb0 <Receive_Password+0x18>
			uint8  x =UART_recieveByte();
			ptr[i]=x;
		}
}
     bdc:	0f 90       	pop	r0
     bde:	0f 90       	pop	r0
     be0:	0f 90       	pop	r0
     be2:	0f 90       	pop	r0
     be4:	0f 90       	pop	r0
     be6:	cf 91       	pop	r28
     be8:	df 91       	pop	r29
     bea:	08 95       	ret

00000bec <ReadPasswordFormEEPROM>:

void ReadPasswordFormEEPROM(uint8 ptr[]){
     bec:	df 93       	push	r29
     bee:	cf 93       	push	r28
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
     bf4:	62 97       	sbiw	r28, 0x12	; 18
     bf6:	0f b6       	in	r0, 0x3f	; 63
     bf8:	f8 94       	cli
     bfa:	de bf       	out	0x3e, r29	; 62
     bfc:	0f be       	out	0x3f, r0	; 63
     bfe:	cd bf       	out	0x3d, r28	; 61
     c00:	9a 8b       	std	Y+18, r25	; 0x12
     c02:	89 8b       	std	Y+17, r24	; 0x11
	for(int i=0;i<5;i++){
     c04:	18 8a       	std	Y+16, r1	; 0x10
     c06:	1f 86       	std	Y+15, r1	; 0x0f
     c08:	83 c0       	rjmp	.+262    	; 0xd10 <ReadPasswordFormEEPROM+0x124>
			EEPROM_readByte(i,&ptr[i]);
     c0a:	4f 85       	ldd	r20, Y+15	; 0x0f
     c0c:	58 89       	ldd	r21, Y+16	; 0x10
     c0e:	2f 85       	ldd	r18, Y+15	; 0x0f
     c10:	38 89       	ldd	r19, Y+16	; 0x10
     c12:	89 89       	ldd	r24, Y+17	; 0x11
     c14:	9a 89       	ldd	r25, Y+18	; 0x12
     c16:	28 0f       	add	r18, r24
     c18:	39 1f       	adc	r19, r25
     c1a:	ca 01       	movw	r24, r20
     c1c:	b9 01       	movw	r22, r18
     c1e:	0e 94 eb 0a 	call	0x15d6	; 0x15d6 <EEPROM_readByte>
     c22:	80 e0       	ldi	r24, 0x00	; 0
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	a0 e2       	ldi	r26, 0x20	; 32
     c28:	b1 e4       	ldi	r27, 0x41	; 65
     c2a:	8b 87       	std	Y+11, r24	; 0x0b
     c2c:	9c 87       	std	Y+12, r25	; 0x0c
     c2e:	ad 87       	std	Y+13, r26	; 0x0d
     c30:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c32:	6b 85       	ldd	r22, Y+11	; 0x0b
     c34:	7c 85       	ldd	r23, Y+12	; 0x0c
     c36:	8d 85       	ldd	r24, Y+13	; 0x0d
     c38:	9e 85       	ldd	r25, Y+14	; 0x0e
     c3a:	20 e0       	ldi	r18, 0x00	; 0
     c3c:	30 e0       	ldi	r19, 0x00	; 0
     c3e:	4a ef       	ldi	r20, 0xFA	; 250
     c40:	54 e4       	ldi	r21, 0x44	; 68
     c42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c46:	dc 01       	movw	r26, r24
     c48:	cb 01       	movw	r24, r22
     c4a:	8f 83       	std	Y+7, r24	; 0x07
     c4c:	98 87       	std	Y+8, r25	; 0x08
     c4e:	a9 87       	std	Y+9, r26	; 0x09
     c50:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     c52:	6f 81       	ldd	r22, Y+7	; 0x07
     c54:	78 85       	ldd	r23, Y+8	; 0x08
     c56:	89 85       	ldd	r24, Y+9	; 0x09
     c58:	9a 85       	ldd	r25, Y+10	; 0x0a
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	40 e8       	ldi	r20, 0x80	; 128
     c60:	5f e3       	ldi	r21, 0x3F	; 63
     c62:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     c66:	88 23       	and	r24, r24
     c68:	2c f4       	brge	.+10     	; 0xc74 <ReadPasswordFormEEPROM+0x88>
		__ticks = 1;
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	9e 83       	std	Y+6, r25	; 0x06
     c70:	8d 83       	std	Y+5, r24	; 0x05
     c72:	3f c0       	rjmp	.+126    	; 0xcf2 <ReadPasswordFormEEPROM+0x106>
	else if (__tmp > 65535)
     c74:	6f 81       	ldd	r22, Y+7	; 0x07
     c76:	78 85       	ldd	r23, Y+8	; 0x08
     c78:	89 85       	ldd	r24, Y+9	; 0x09
     c7a:	9a 85       	ldd	r25, Y+10	; 0x0a
     c7c:	20 e0       	ldi	r18, 0x00	; 0
     c7e:	3f ef       	ldi	r19, 0xFF	; 255
     c80:	4f e7       	ldi	r20, 0x7F	; 127
     c82:	57 e4       	ldi	r21, 0x47	; 71
     c84:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c88:	18 16       	cp	r1, r24
     c8a:	4c f5       	brge	.+82     	; 0xcde <ReadPasswordFormEEPROM+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c8c:	6b 85       	ldd	r22, Y+11	; 0x0b
     c8e:	7c 85       	ldd	r23, Y+12	; 0x0c
     c90:	8d 85       	ldd	r24, Y+13	; 0x0d
     c92:	9e 85       	ldd	r25, Y+14	; 0x0e
     c94:	20 e0       	ldi	r18, 0x00	; 0
     c96:	30 e0       	ldi	r19, 0x00	; 0
     c98:	40 e2       	ldi	r20, 0x20	; 32
     c9a:	51 e4       	ldi	r21, 0x41	; 65
     c9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ca0:	dc 01       	movw	r26, r24
     ca2:	cb 01       	movw	r24, r22
     ca4:	bc 01       	movw	r22, r24
     ca6:	cd 01       	movw	r24, r26
     ca8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     cac:	dc 01       	movw	r26, r24
     cae:	cb 01       	movw	r24, r22
     cb0:	9e 83       	std	Y+6, r25	; 0x06
     cb2:	8d 83       	std	Y+5, r24	; 0x05
     cb4:	0f c0       	rjmp	.+30     	; 0xcd4 <ReadPasswordFormEEPROM+0xe8>
     cb6:	88 ec       	ldi	r24, 0xC8	; 200
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	9c 83       	std	Y+4, r25	; 0x04
     cbc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cbe:	8b 81       	ldd	r24, Y+3	; 0x03
     cc0:	9c 81       	ldd	r25, Y+4	; 0x04
     cc2:	01 97       	sbiw	r24, 0x01	; 1
     cc4:	f1 f7       	brne	.-4      	; 0xcc2 <ReadPasswordFormEEPROM+0xd6>
     cc6:	9c 83       	std	Y+4, r25	; 0x04
     cc8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cca:	8d 81       	ldd	r24, Y+5	; 0x05
     ccc:	9e 81       	ldd	r25, Y+6	; 0x06
     cce:	01 97       	sbiw	r24, 0x01	; 1
     cd0:	9e 83       	std	Y+6, r25	; 0x06
     cd2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     cd4:	8d 81       	ldd	r24, Y+5	; 0x05
     cd6:	9e 81       	ldd	r25, Y+6	; 0x06
     cd8:	00 97       	sbiw	r24, 0x00	; 0
     cda:	69 f7       	brne	.-38     	; 0xcb6 <ReadPasswordFormEEPROM+0xca>
     cdc:	14 c0       	rjmp	.+40     	; 0xd06 <ReadPasswordFormEEPROM+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     cde:	6f 81       	ldd	r22, Y+7	; 0x07
     ce0:	78 85       	ldd	r23, Y+8	; 0x08
     ce2:	89 85       	ldd	r24, Y+9	; 0x09
     ce4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ce6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     cea:	dc 01       	movw	r26, r24
     cec:	cb 01       	movw	r24, r22
     cee:	9e 83       	std	Y+6, r25	; 0x06
     cf0:	8d 83       	std	Y+5, r24	; 0x05
     cf2:	8d 81       	ldd	r24, Y+5	; 0x05
     cf4:	9e 81       	ldd	r25, Y+6	; 0x06
     cf6:	9a 83       	std	Y+2, r25	; 0x02
     cf8:	89 83       	std	Y+1, r24	; 0x01
     cfa:	89 81       	ldd	r24, Y+1	; 0x01
     cfc:	9a 81       	ldd	r25, Y+2	; 0x02
     cfe:	01 97       	sbiw	r24, 0x01	; 1
     d00:	f1 f7       	brne	.-4      	; 0xcfe <ReadPasswordFormEEPROM+0x112>
     d02:	9a 83       	std	Y+2, r25	; 0x02
     d04:	89 83       	std	Y+1, r24	; 0x01
			ptr[i]=x;
		}
}

void ReadPasswordFormEEPROM(uint8 ptr[]){
	for(int i=0;i<5;i++){
     d06:	8f 85       	ldd	r24, Y+15	; 0x0f
     d08:	98 89       	ldd	r25, Y+16	; 0x10
     d0a:	01 96       	adiw	r24, 0x01	; 1
     d0c:	98 8b       	std	Y+16, r25	; 0x10
     d0e:	8f 87       	std	Y+15, r24	; 0x0f
     d10:	8f 85       	ldd	r24, Y+15	; 0x0f
     d12:	98 89       	ldd	r25, Y+16	; 0x10
     d14:	85 30       	cpi	r24, 0x05	; 5
     d16:	91 05       	cpc	r25, r1
     d18:	0c f4       	brge	.+2      	; 0xd1c <ReadPasswordFormEEPROM+0x130>
     d1a:	77 cf       	rjmp	.-274    	; 0xc0a <ReadPasswordFormEEPROM+0x1e>
			EEPROM_readByte(i,&ptr[i]);
			_delay_ms(10);
		}
}
     d1c:	62 96       	adiw	r28, 0x12	; 18
     d1e:	0f b6       	in	r0, 0x3f	; 63
     d20:	f8 94       	cli
     d22:	de bf       	out	0x3e, r29	; 62
     d24:	0f be       	out	0x3f, r0	; 63
     d26:	cd bf       	out	0x3d, r28	; 61
     d28:	cf 91       	pop	r28
     d2a:	df 91       	pop	r29
     d2c:	08 95       	ret

00000d2e <CompareTheTwoPasswords>:




uint8 CompareTheTwoPasswords(){
     d2e:	df 93       	push	r29
     d30:	cf 93       	push	r28
     d32:	00 d0       	rcall	.+0      	; 0xd34 <CompareTheTwoPasswords+0x6>
     d34:	cd b7       	in	r28, 0x3d	; 61
     d36:	de b7       	in	r29, 0x3e	; 62
	for(uint8 counter=0;counter<5;counter++){
     d38:	19 82       	std	Y+1, r1	; 0x01
     d3a:	15 c0       	rjmp	.+42     	; 0xd66 <CompareTheTwoPasswords+0x38>
			if(Password[counter]!=Password2[counter]){
     d3c:	89 81       	ldd	r24, Y+1	; 0x01
     d3e:	88 2f       	mov	r24, r24
     d40:	90 e0       	ldi	r25, 0x00	; 0
     d42:	fc 01       	movw	r30, r24
     d44:	e8 58       	subi	r30, 0x88	; 136
     d46:	ff 4f       	sbci	r31, 0xFF	; 255
     d48:	20 81       	ld	r18, Z
     d4a:	89 81       	ldd	r24, Y+1	; 0x01
     d4c:	88 2f       	mov	r24, r24
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	fc 01       	movw	r30, r24
     d52:	e3 58       	subi	r30, 0x83	; 131
     d54:	ff 4f       	sbci	r31, 0xFF	; 255
     d56:	80 81       	ld	r24, Z
     d58:	28 17       	cp	r18, r24
     d5a:	11 f0       	breq	.+4      	; 0xd60 <CompareTheTwoPasswords+0x32>
				return 0;
     d5c:	1a 82       	std	Y+2, r1	; 0x02
     d5e:	08 c0       	rjmp	.+16     	; 0xd70 <CompareTheTwoPasswords+0x42>




uint8 CompareTheTwoPasswords(){
	for(uint8 counter=0;counter<5;counter++){
     d60:	89 81       	ldd	r24, Y+1	; 0x01
     d62:	8f 5f       	subi	r24, 0xFF	; 255
     d64:	89 83       	std	Y+1, r24	; 0x01
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	85 30       	cpi	r24, 0x05	; 5
     d6a:	40 f3       	brcs	.-48     	; 0xd3c <CompareTheTwoPasswords+0xe>
			if(Password[counter]!=Password2[counter]){
				return 0;
			}
		}
	return 1;
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	8a 83       	std	Y+2, r24	; 0x02
     d70:	8a 81       	ldd	r24, Y+2	; 0x02
}
     d72:	0f 90       	pop	r0
     d74:	0f 90       	pop	r0
     d76:	cf 91       	pop	r28
     d78:	df 91       	pop	r29
     d7a:	08 95       	ret

00000d7c <CheckPassword>:



void CheckPassword(){
     d7c:	df 93       	push	r29
     d7e:	cf 93       	push	r28
     d80:	0f 92       	push	r0
     d82:	cd b7       	in	r28, 0x3d	; 61
     d84:	de b7       	in	r29, 0x3e	; 62
	uint8 flag=1;
     d86:	81 e0       	ldi	r24, 0x01	; 1
     d88:	89 83       	std	Y+1, r24	; 0x01
	Receive_Password(Password);
     d8a:	88 e7       	ldi	r24, 0x78	; 120
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	0e 94 cc 05 	call	0xb98	; 0xb98 <Receive_Password>
	ReadPasswordFormEEPROM(Password2);
     d92:	8d e7       	ldi	r24, 0x7D	; 125
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	0e 94 f6 05 	call	0xbec	; 0xbec <ReadPasswordFormEEPROM>
	flag=CompareTheTwoPasswords();
     d9a:	0e 94 97 06 	call	0xd2e	; 0xd2e <CompareTheTwoPasswords>
     d9e:	89 83       	std	Y+1, r24	; 0x01
	if(flag){
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	88 23       	and	r24, r24
     da4:	21 f0       	breq	.+8      	; 0xdae <CheckPassword+0x32>
		UART_sendByte(SAVEDPASSWORD);
     da6:	83 e1       	ldi	r24, 0x13	; 19
     da8:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
     dac:	03 c0       	rjmp	.+6      	; 0xdb4 <CheckPassword+0x38>
	}
	else{
		UART_sendByte(WRONGPASSWORD);
     dae:	84 e1       	ldi	r24, 0x14	; 20
     db0:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
	}
}
     db4:	0f 90       	pop	r0
     db6:	cf 91       	pop	r28
     db8:	df 91       	pop	r29
     dba:	08 95       	ret

00000dbc <CreatingPassword>:




void CreatingPassword(){
     dbc:	df 93       	push	r29
     dbe:	cf 93       	push	r28
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	6e 97       	sbiw	r28, 0x1e	; 30
     dc6:	0f b6       	in	r0, 0x3f	; 63
     dc8:	f8 94       	cli
     dca:	de bf       	out	0x3e, r29	; 62
     dcc:	0f be       	out	0x3f, r0	; 63
     dce:	cd bf       	out	0x3d, r28	; 61
	uint8 flag=1;
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	8e 8f       	std	Y+30, r24	; 0x1e
	Receive_Password(Password);
     dd4:	88 e7       	ldi	r24, 0x78	; 120
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	0e 94 cc 05 	call	0xb98	; 0xb98 <Receive_Password>
	Receive_Password(Password2);
     ddc:	8d e7       	ldi	r24, 0x7D	; 125
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	0e 94 cc 05 	call	0xb98	; 0xb98 <Receive_Password>

	flag=CompareTheTwoPasswords();
     de4:	0e 94 97 06 	call	0xd2e	; 0xd2e <CompareTheTwoPasswords>
     de8:	8e 8f       	std	Y+30, r24	; 0x1e
	if(flag){
     dea:	8e 8d       	ldd	r24, Y+30	; 0x1e
     dec:	88 23       	and	r24, r24
     dee:	09 f4       	brne	.+2      	; 0xdf2 <CreatingPassword+0x36>
     df0:	04 c1       	rjmp	.+520    	; 0xffa <CreatingPassword+0x23e>
		for(uint8 counter=0;counter<5;counter++){
     df2:	1d 8e       	std	Y+29, r1	; 0x1d
     df4:	83 c0       	rjmp	.+262    	; 0xefc <CreatingPassword+0x140>
			EEPROM_writeByte(counter, Password[counter]); /* Write 0x0F in the external EEPROM */
     df6:	8d 8d       	ldd	r24, Y+29	; 0x1d
     df8:	48 2f       	mov	r20, r24
     dfa:	50 e0       	ldi	r21, 0x00	; 0
     dfc:	8d 8d       	ldd	r24, Y+29	; 0x1d
     dfe:	88 2f       	mov	r24, r24
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	fc 01       	movw	r30, r24
     e04:	e8 58       	subi	r30, 0x88	; 136
     e06:	ff 4f       	sbci	r31, 0xFF	; 255
     e08:	20 81       	ld	r18, Z
     e0a:	ca 01       	movw	r24, r20
     e0c:	62 2f       	mov	r22, r18
     e0e:	0e 94 aa 0a 	call	0x1554	; 0x1554 <EEPROM_writeByte>
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	a0 e2       	ldi	r26, 0x20	; 32
     e18:	b1 e4       	ldi	r27, 0x41	; 65
     e1a:	89 8f       	std	Y+25, r24	; 0x19
     e1c:	9a 8f       	std	Y+26, r25	; 0x1a
     e1e:	ab 8f       	std	Y+27, r26	; 0x1b
     e20:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e22:	69 8d       	ldd	r22, Y+25	; 0x19
     e24:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e26:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e28:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e2a:	20 e0       	ldi	r18, 0x00	; 0
     e2c:	30 e0       	ldi	r19, 0x00	; 0
     e2e:	4a ef       	ldi	r20, 0xFA	; 250
     e30:	54 e4       	ldi	r21, 0x44	; 68
     e32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e36:	dc 01       	movw	r26, r24
     e38:	cb 01       	movw	r24, r22
     e3a:	8d 8b       	std	Y+21, r24	; 0x15
     e3c:	9e 8b       	std	Y+22, r25	; 0x16
     e3e:	af 8b       	std	Y+23, r26	; 0x17
     e40:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     e42:	6d 89       	ldd	r22, Y+21	; 0x15
     e44:	7e 89       	ldd	r23, Y+22	; 0x16
     e46:	8f 89       	ldd	r24, Y+23	; 0x17
     e48:	98 8d       	ldd	r25, Y+24	; 0x18
     e4a:	20 e0       	ldi	r18, 0x00	; 0
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	40 e8       	ldi	r20, 0x80	; 128
     e50:	5f e3       	ldi	r21, 0x3F	; 63
     e52:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e56:	88 23       	and	r24, r24
     e58:	2c f4       	brge	.+10     	; 0xe64 <CreatingPassword+0xa8>
		__ticks = 1;
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	9c 8b       	std	Y+20, r25	; 0x14
     e60:	8b 8b       	std	Y+19, r24	; 0x13
     e62:	3f c0       	rjmp	.+126    	; 0xee2 <CreatingPassword+0x126>
	else if (__tmp > 65535)
     e64:	6d 89       	ldd	r22, Y+21	; 0x15
     e66:	7e 89       	ldd	r23, Y+22	; 0x16
     e68:	8f 89       	ldd	r24, Y+23	; 0x17
     e6a:	98 8d       	ldd	r25, Y+24	; 0x18
     e6c:	20 e0       	ldi	r18, 0x00	; 0
     e6e:	3f ef       	ldi	r19, 0xFF	; 255
     e70:	4f e7       	ldi	r20, 0x7F	; 127
     e72:	57 e4       	ldi	r21, 0x47	; 71
     e74:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e78:	18 16       	cp	r1, r24
     e7a:	4c f5       	brge	.+82     	; 0xece <CreatingPassword+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e7c:	69 8d       	ldd	r22, Y+25	; 0x19
     e7e:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e80:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e82:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e84:	20 e0       	ldi	r18, 0x00	; 0
     e86:	30 e0       	ldi	r19, 0x00	; 0
     e88:	40 e2       	ldi	r20, 0x20	; 32
     e8a:	51 e4       	ldi	r21, 0x41	; 65
     e8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e90:	dc 01       	movw	r26, r24
     e92:	cb 01       	movw	r24, r22
     e94:	bc 01       	movw	r22, r24
     e96:	cd 01       	movw	r24, r26
     e98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e9c:	dc 01       	movw	r26, r24
     e9e:	cb 01       	movw	r24, r22
     ea0:	9c 8b       	std	Y+20, r25	; 0x14
     ea2:	8b 8b       	std	Y+19, r24	; 0x13
     ea4:	0f c0       	rjmp	.+30     	; 0xec4 <CreatingPassword+0x108>
     ea6:	88 ec       	ldi	r24, 0xC8	; 200
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	9a 8b       	std	Y+18, r25	; 0x12
     eac:	89 8b       	std	Y+17, r24	; 0x11
     eae:	89 89       	ldd	r24, Y+17	; 0x11
     eb0:	9a 89       	ldd	r25, Y+18	; 0x12
     eb2:	01 97       	sbiw	r24, 0x01	; 1
     eb4:	f1 f7       	brne	.-4      	; 0xeb2 <CreatingPassword+0xf6>
     eb6:	9a 8b       	std	Y+18, r25	; 0x12
     eb8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     eba:	8b 89       	ldd	r24, Y+19	; 0x13
     ebc:	9c 89       	ldd	r25, Y+20	; 0x14
     ebe:	01 97       	sbiw	r24, 0x01	; 1
     ec0:	9c 8b       	std	Y+20, r25	; 0x14
     ec2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ec4:	8b 89       	ldd	r24, Y+19	; 0x13
     ec6:	9c 89       	ldd	r25, Y+20	; 0x14
     ec8:	00 97       	sbiw	r24, 0x00	; 0
     eca:	69 f7       	brne	.-38     	; 0xea6 <CreatingPassword+0xea>
     ecc:	14 c0       	rjmp	.+40     	; 0xef6 <CreatingPassword+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ece:	6d 89       	ldd	r22, Y+21	; 0x15
     ed0:	7e 89       	ldd	r23, Y+22	; 0x16
     ed2:	8f 89       	ldd	r24, Y+23	; 0x17
     ed4:	98 8d       	ldd	r25, Y+24	; 0x18
     ed6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     eda:	dc 01       	movw	r26, r24
     edc:	cb 01       	movw	r24, r22
     ede:	9c 8b       	std	Y+20, r25	; 0x14
     ee0:	8b 8b       	std	Y+19, r24	; 0x13
     ee2:	8b 89       	ldd	r24, Y+19	; 0x13
     ee4:	9c 89       	ldd	r25, Y+20	; 0x14
     ee6:	98 8b       	std	Y+16, r25	; 0x10
     ee8:	8f 87       	std	Y+15, r24	; 0x0f
     eea:	8f 85       	ldd	r24, Y+15	; 0x0f
     eec:	98 89       	ldd	r25, Y+16	; 0x10
     eee:	01 97       	sbiw	r24, 0x01	; 1
     ef0:	f1 f7       	brne	.-4      	; 0xeee <CreatingPassword+0x132>
     ef2:	98 8b       	std	Y+16, r25	; 0x10
     ef4:	8f 87       	std	Y+15, r24	; 0x0f
	Receive_Password(Password);
	Receive_Password(Password2);

	flag=CompareTheTwoPasswords();
	if(flag){
		for(uint8 counter=0;counter<5;counter++){
     ef6:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ef8:	8f 5f       	subi	r24, 0xFF	; 255
     efa:	8d 8f       	std	Y+29, r24	; 0x1d
     efc:	8d 8d       	ldd	r24, Y+29	; 0x1d
     efe:	85 30       	cpi	r24, 0x05	; 5
     f00:	08 f4       	brcc	.+2      	; 0xf04 <CreatingPassword+0x148>
     f02:	79 cf       	rjmp	.-270    	; 0xdf6 <CreatingPassword+0x3a>
			EEPROM_writeByte(counter, Password[counter]); /* Write 0x0F in the external EEPROM */
			_delay_ms(10);
		}
		EEPROM_writeByte(0x0100,1);
     f04:	80 e0       	ldi	r24, 0x00	; 0
     f06:	91 e0       	ldi	r25, 0x01	; 1
     f08:	61 e0       	ldi	r22, 0x01	; 1
     f0a:	0e 94 aa 0a 	call	0x1554	; 0x1554 <EEPROM_writeByte>
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	a0 e2       	ldi	r26, 0x20	; 32
     f14:	b1 e4       	ldi	r27, 0x41	; 65
     f16:	8b 87       	std	Y+11, r24	; 0x0b
     f18:	9c 87       	std	Y+12, r25	; 0x0c
     f1a:	ad 87       	std	Y+13, r26	; 0x0d
     f1c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f1e:	6b 85       	ldd	r22, Y+11	; 0x0b
     f20:	7c 85       	ldd	r23, Y+12	; 0x0c
     f22:	8d 85       	ldd	r24, Y+13	; 0x0d
     f24:	9e 85       	ldd	r25, Y+14	; 0x0e
     f26:	20 e0       	ldi	r18, 0x00	; 0
     f28:	30 e0       	ldi	r19, 0x00	; 0
     f2a:	4a ef       	ldi	r20, 0xFA	; 250
     f2c:	54 e4       	ldi	r21, 0x44	; 68
     f2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f32:	dc 01       	movw	r26, r24
     f34:	cb 01       	movw	r24, r22
     f36:	8f 83       	std	Y+7, r24	; 0x07
     f38:	98 87       	std	Y+8, r25	; 0x08
     f3a:	a9 87       	std	Y+9, r26	; 0x09
     f3c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f3e:	6f 81       	ldd	r22, Y+7	; 0x07
     f40:	78 85       	ldd	r23, Y+8	; 0x08
     f42:	89 85       	ldd	r24, Y+9	; 0x09
     f44:	9a 85       	ldd	r25, Y+10	; 0x0a
     f46:	20 e0       	ldi	r18, 0x00	; 0
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	40 e8       	ldi	r20, 0x80	; 128
     f4c:	5f e3       	ldi	r21, 0x3F	; 63
     f4e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f52:	88 23       	and	r24, r24
     f54:	2c f4       	brge	.+10     	; 0xf60 <CreatingPassword+0x1a4>
		__ticks = 1;
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	9e 83       	std	Y+6, r25	; 0x06
     f5c:	8d 83       	std	Y+5, r24	; 0x05
     f5e:	3f c0       	rjmp	.+126    	; 0xfde <CreatingPassword+0x222>
	else if (__tmp > 65535)
     f60:	6f 81       	ldd	r22, Y+7	; 0x07
     f62:	78 85       	ldd	r23, Y+8	; 0x08
     f64:	89 85       	ldd	r24, Y+9	; 0x09
     f66:	9a 85       	ldd	r25, Y+10	; 0x0a
     f68:	20 e0       	ldi	r18, 0x00	; 0
     f6a:	3f ef       	ldi	r19, 0xFF	; 255
     f6c:	4f e7       	ldi	r20, 0x7F	; 127
     f6e:	57 e4       	ldi	r21, 0x47	; 71
     f70:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f74:	18 16       	cp	r1, r24
     f76:	4c f5       	brge	.+82     	; 0xfca <CreatingPassword+0x20e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f78:	6b 85       	ldd	r22, Y+11	; 0x0b
     f7a:	7c 85       	ldd	r23, Y+12	; 0x0c
     f7c:	8d 85       	ldd	r24, Y+13	; 0x0d
     f7e:	9e 85       	ldd	r25, Y+14	; 0x0e
     f80:	20 e0       	ldi	r18, 0x00	; 0
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	40 e2       	ldi	r20, 0x20	; 32
     f86:	51 e4       	ldi	r21, 0x41	; 65
     f88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f8c:	dc 01       	movw	r26, r24
     f8e:	cb 01       	movw	r24, r22
     f90:	bc 01       	movw	r22, r24
     f92:	cd 01       	movw	r24, r26
     f94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f98:	dc 01       	movw	r26, r24
     f9a:	cb 01       	movw	r24, r22
     f9c:	9e 83       	std	Y+6, r25	; 0x06
     f9e:	8d 83       	std	Y+5, r24	; 0x05
     fa0:	0f c0       	rjmp	.+30     	; 0xfc0 <CreatingPassword+0x204>
     fa2:	88 ec       	ldi	r24, 0xC8	; 200
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	9c 83       	std	Y+4, r25	; 0x04
     fa8:	8b 83       	std	Y+3, r24	; 0x03
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	9c 81       	ldd	r25, Y+4	; 0x04
     fae:	01 97       	sbiw	r24, 0x01	; 1
     fb0:	f1 f7       	brne	.-4      	; 0xfae <CreatingPassword+0x1f2>
     fb2:	9c 83       	std	Y+4, r25	; 0x04
     fb4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fb6:	8d 81       	ldd	r24, Y+5	; 0x05
     fb8:	9e 81       	ldd	r25, Y+6	; 0x06
     fba:	01 97       	sbiw	r24, 0x01	; 1
     fbc:	9e 83       	std	Y+6, r25	; 0x06
     fbe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fc0:	8d 81       	ldd	r24, Y+5	; 0x05
     fc2:	9e 81       	ldd	r25, Y+6	; 0x06
     fc4:	00 97       	sbiw	r24, 0x00	; 0
     fc6:	69 f7       	brne	.-38     	; 0xfa2 <CreatingPassword+0x1e6>
     fc8:	14 c0       	rjmp	.+40     	; 0xff2 <CreatingPassword+0x236>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fca:	6f 81       	ldd	r22, Y+7	; 0x07
     fcc:	78 85       	ldd	r23, Y+8	; 0x08
     fce:	89 85       	ldd	r24, Y+9	; 0x09
     fd0:	9a 85       	ldd	r25, Y+10	; 0x0a
     fd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fd6:	dc 01       	movw	r26, r24
     fd8:	cb 01       	movw	r24, r22
     fda:	9e 83       	std	Y+6, r25	; 0x06
     fdc:	8d 83       	std	Y+5, r24	; 0x05
     fde:	8d 81       	ldd	r24, Y+5	; 0x05
     fe0:	9e 81       	ldd	r25, Y+6	; 0x06
     fe2:	9a 83       	std	Y+2, r25	; 0x02
     fe4:	89 83       	std	Y+1, r24	; 0x01
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	9a 81       	ldd	r25, Y+2	; 0x02
     fea:	01 97       	sbiw	r24, 0x01	; 1
     fec:	f1 f7       	brne	.-4      	; 0xfea <CreatingPassword+0x22e>
     fee:	9a 83       	std	Y+2, r25	; 0x02
     ff0:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		UART_sendByte(SAVEDPASSWORD);
     ff2:	83 e1       	ldi	r24, 0x13	; 19
     ff4:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
     ff8:	03 c0       	rjmp	.+6      	; 0x1000 <CreatingPassword+0x244>
	}
	else{
		UART_sendByte(WRONGPASSWORD);
     ffa:	84 e1       	ldi	r24, 0x14	; 20
     ffc:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
	}

}
    1000:	6e 96       	adiw	r28, 0x1e	; 30
    1002:	0f b6       	in	r0, 0x3f	; 63
    1004:	f8 94       	cli
    1006:	de bf       	out	0x3e, r29	; 62
    1008:	0f be       	out	0x3f, r0	; 63
    100a:	cd bf       	out	0x3d, r28	; 61
    100c:	cf 91       	pop	r28
    100e:	df 91       	pop	r29
    1010:	08 95       	ret

00001012 <UnLock_Door_15_S>:


void UnLock_Door_15_S(){
    1012:	df 93       	push	r29
    1014:	cf 93       	push	r28
    1016:	cd b7       	in	r28, 0x3d	; 61
    1018:	de b7       	in	r29, 0x3e	; 62
	static uint8 count=0;
	count++;
    101a:	80 91 83 00 	lds	r24, 0x0083
    101e:	8f 5f       	subi	r24, 0xFF	; 255
    1020:	80 93 83 00 	sts	0x0083, r24
	if(count==14){
    1024:	80 91 83 00 	lds	r24, 0x0083
    1028:	8e 30       	cpi	r24, 0x0E	; 14
    102a:	31 f4       	brne	.+12     	; 0x1038 <UnLock_Door_15_S+0x26>
	count=0;
    102c:	10 92 83 00 	sts	0x0083, r1
	freeze=0;
    1030:	10 92 82 00 	sts	0x0082, r1
	Timer1_deInit();
    1034:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <Timer1_deInit>
	}
}
    1038:	cf 91       	pop	r28
    103a:	df 91       	pop	r29
    103c:	08 95       	ret

0000103e <freeze_3_Seconds>:




void freeze_3_Seconds(){
    103e:	df 93       	push	r29
    1040:	cf 93       	push	r28
    1042:	cd b7       	in	r28, 0x3d	; 61
    1044:	de b7       	in	r29, 0x3e	; 62
	static uint8 count=0;
		count++;
    1046:	80 91 84 00 	lds	r24, 0x0084
    104a:	8f 5f       	subi	r24, 0xFF	; 255
    104c:	80 93 84 00 	sts	0x0084, r24
		if(count==2){
    1050:	80 91 84 00 	lds	r24, 0x0084
    1054:	82 30       	cpi	r24, 0x02	; 2
    1056:	31 f4       	brne	.+12     	; 0x1064 <freeze_3_Seconds+0x26>
		count=0;
    1058:	10 92 84 00 	sts	0x0084, r1
		freeze=0;
    105c:	10 92 82 00 	sts	0x0082, r1
		Timer1_deInit();
    1060:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <Timer1_deInit>
		}
}
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	08 95       	ret

0000106a <OpeningDoor>:


void OpeningDoor(){
    106a:	df 93       	push	r29
    106c:	cf 93       	push	r28
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62
	Timer1_init(&Config);
    1072:	88 e6       	ldi	r24, 0x68	; 104
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	0e 94 89 0e 	call	0x1d12	; 0x1d12 <Timer1_init>
	Timer1_setCallBack(&UnLock_Door_15_S);
    107a:	89 e0       	ldi	r24, 0x09	; 9
    107c:	98 e0       	ldi	r25, 0x08	; 8
    107e:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <Timer1_setCallBack>
	DcMotor_Rotate(MOTOR_CLOCKWISE, 255);
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	6f ef       	ldi	r22, 0xFF	; 255
    1086:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <DcMotor_Rotate>
	freeze=1;
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	80 93 82 00 	sts	0x0082, r24
	while(freeze);
    1090:	80 91 82 00 	lds	r24, 0x0082
    1094:	88 23       	and	r24, r24
    1096:	e1 f7       	brne	.-8      	; 0x1090 <OpeningDoor+0x26>
	Timer1_init(&Config);
    1098:	88 e6       	ldi	r24, 0x68	; 104
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	0e 94 89 0e 	call	0x1d12	; 0x1d12 <Timer1_init>
	Timer1_setCallBack(&freeze_3_Seconds);
    10a0:	8f e1       	ldi	r24, 0x1F	; 31
    10a2:	98 e0       	ldi	r25, 0x08	; 8
    10a4:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <Timer1_setCallBack>
	DcMotor_Rotate(MOTOR_STOP, 0);
    10a8:	80 e0       	ldi	r24, 0x00	; 0
    10aa:	60 e0       	ldi	r22, 0x00	; 0
    10ac:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <DcMotor_Rotate>
	freeze=1;
    10b0:	81 e0       	ldi	r24, 0x01	; 1
    10b2:	80 93 82 00 	sts	0x0082, r24
	while(freeze);
    10b6:	80 91 82 00 	lds	r24, 0x0082
    10ba:	88 23       	and	r24, r24
    10bc:	e1 f7       	brne	.-8      	; 0x10b6 <OpeningDoor+0x4c>
	Timer1_init(&Config);
    10be:	88 e6       	ldi	r24, 0x68	; 104
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	0e 94 89 0e 	call	0x1d12	; 0x1d12 <Timer1_init>
	Timer1_setCallBack(&UnLock_Door_15_S);
    10c6:	89 e0       	ldi	r24, 0x09	; 9
    10c8:	98 e0       	ldi	r25, 0x08	; 8
    10ca:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <Timer1_setCallBack>
	DcMotor_Rotate(MOTOR_ANTICLOCKWISE, 255);
    10ce:	82 e0       	ldi	r24, 0x02	; 2
    10d0:	6f ef       	ldi	r22, 0xFF	; 255
    10d2:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <DcMotor_Rotate>
	freeze=1;
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	80 93 82 00 	sts	0x0082, r24
	while(freeze);
    10dc:	80 91 82 00 	lds	r24, 0x0082
    10e0:	88 23       	and	r24, r24
    10e2:	e1 f7       	brne	.-8      	; 0x10dc <OpeningDoor+0x72>
	DcMotor_Rotate(MOTOR_STOP, 0);
    10e4:	80 e0       	ldi	r24, 0x00	; 0
    10e6:	60 e0       	ldi	r22, 0x00	; 0
    10e8:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <DcMotor_Rotate>
}
    10ec:	cf 91       	pop	r28
    10ee:	df 91       	pop	r29
    10f0:	08 95       	ret

000010f2 <Buzzer_Cry_60_Seconds>:



void Buzzer_Cry_60_Seconds(){
    10f2:	df 93       	push	r29
    10f4:	cf 93       	push	r28
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
	static uint8 count=0;
	count++;
    10fa:	80 91 85 00 	lds	r24, 0x0085
    10fe:	8f 5f       	subi	r24, 0xFF	; 255
    1100:	80 93 85 00 	sts	0x0085, r24
	if(count==59){
    1104:	80 91 85 00 	lds	r24, 0x0085
    1108:	8b 33       	cpi	r24, 0x3B	; 59
    110a:	31 f4       	brne	.+12     	; 0x1118 <Buzzer_Cry_60_Seconds+0x26>
		count=0;
    110c:	10 92 85 00 	sts	0x0085, r1
		freeze=0;
    1110:	10 92 82 00 	sts	0x0082, r1
		Timer1_deInit();
    1114:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <Timer1_deInit>
	}
}
    1118:	cf 91       	pop	r28
    111a:	df 91       	pop	r29
    111c:	08 95       	ret

0000111e <OpenBuzzer>:


void OpenBuzzer(){
    111e:	df 93       	push	r29
    1120:	cf 93       	push	r28
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
	Timer1_init(&Config);
    1126:	88 e6       	ldi	r24, 0x68	; 104
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	0e 94 89 0e 	call	0x1d12	; 0x1d12 <Timer1_init>
	Timer1_setCallBack(&Buzzer_Cry_60_Seconds);
    112e:	89 e7       	ldi	r24, 0x79	; 121
    1130:	98 e0       	ldi	r25, 0x08	; 8
    1132:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <Timer1_setCallBack>
	Buzzer_on();
    1136:	0e 94 b4 05 	call	0xb68	; 0xb68 <Buzzer_on>
	freeze=1;
    113a:	81 e0       	ldi	r24, 0x01	; 1
    113c:	80 93 82 00 	sts	0x0082, r24
	while(freeze);
    1140:	80 91 82 00 	lds	r24, 0x0082
    1144:	88 23       	and	r24, r24
    1146:	e1 f7       	brne	.-8      	; 0x1140 <OpenBuzzer+0x22>
	Buzzer_off();
    1148:	0e 94 c0 05 	call	0xb80	; 0xb80 <Buzzer_off>
}
    114c:	cf 91       	pop	r28
    114e:	df 91       	pop	r29
    1150:	08 95       	ret

00001152 <PWM_Timer0_Start>:
 * Duty Cycle can be changed by updating the value
 * in The Compare Register
 */

void PWM_Timer0_Start(uint8 duty_cycle)
{
    1152:	df 93       	push	r29
    1154:	cf 93       	push	r28
    1156:	0f 92       	push	r0
    1158:	cd b7       	in	r28, 0x3d	; 61
    115a:	de b7       	in	r29, 0x3e	; 62
    115c:	89 83       	std	Y+1, r24	; 0x01
	CLEAR_BIT(TCNT0,0);			// Set Timer Initial Value to 0
    115e:	a2 e5       	ldi	r26, 0x52	; 82
    1160:	b0 e0       	ldi	r27, 0x00	; 0
    1162:	e2 e5       	ldi	r30, 0x52	; 82
    1164:	f0 e0       	ldi	r31, 0x00	; 0
    1166:	80 81       	ld	r24, Z
    1168:	8e 7f       	andi	r24, 0xFE	; 254
    116a:	8c 93       	st	X, r24
	OCR0  = duty_cycle; 	//Set Compare value
    116c:	ec e5       	ldi	r30, 0x5C	; 92
    116e:	f0 e0       	ldi	r31, 0x00	; 0
    1170:	89 81       	ldd	r24, Y+1	; 0x01
    1172:	80 83       	st	Z, r24
	DDRB  = DDRB | (1<<PB3); // Configure PB3/OC0 as output pin --> pin where the PWM signal is generated from MC
    1174:	a7 e3       	ldi	r26, 0x37	; 55
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e7 e3       	ldi	r30, 0x37	; 55
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	88 60       	ori	r24, 0x08	; 8
    1180:	8c 93       	st	X, r24
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1182:	e3 e5       	ldi	r30, 0x53	; 83
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	8a e6       	ldi	r24, 0x6A	; 106
    1188:	80 83       	st	Z, r24
}
    118a:	0f 90       	pop	r0
    118c:	cf 91       	pop	r28
    118e:	df 91       	pop	r29
    1190:	08 95       	ret

00001192 <main>:
 *******************************************************************************/

#include "Control_ECU.h"


int main(){
    1192:	df 93       	push	r29
    1194:	cf 93       	push	r28
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
    119a:	e2 97       	sbiw	r28, 0x32	; 50
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	cd bf       	out	0x3d, r28	; 61





	TWI_ConfigType 	TwiConfig={FastMode,1};
    11a6:	ce 01       	movw	r24, r28
    11a8:	4e 96       	adiw	r24, 0x1e	; 30
    11aa:	9a a7       	std	Y+42, r25	; 0x2a
    11ac:	89 a7       	std	Y+41, r24	; 0x29
    11ae:	e5 e7       	ldi	r30, 0x75	; 117
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	fc a7       	std	Y+44, r31	; 0x2c
    11b4:	eb a7       	std	Y+43, r30	; 0x2b
    11b6:	f3 e0       	ldi	r31, 0x03	; 3
    11b8:	fd a7       	std	Y+45, r31	; 0x2d
    11ba:	eb a5       	ldd	r30, Y+43	; 0x2b
    11bc:	fc a5       	ldd	r31, Y+44	; 0x2c
    11be:	00 80       	ld	r0, Z
    11c0:	8b a5       	ldd	r24, Y+43	; 0x2b
    11c2:	9c a5       	ldd	r25, Y+44	; 0x2c
    11c4:	01 96       	adiw	r24, 0x01	; 1
    11c6:	9c a7       	std	Y+44, r25	; 0x2c
    11c8:	8b a7       	std	Y+43, r24	; 0x2b
    11ca:	e9 a5       	ldd	r30, Y+41	; 0x29
    11cc:	fa a5       	ldd	r31, Y+42	; 0x2a
    11ce:	00 82       	st	Z, r0
    11d0:	89 a5       	ldd	r24, Y+41	; 0x29
    11d2:	9a a5       	ldd	r25, Y+42	; 0x2a
    11d4:	01 96       	adiw	r24, 0x01	; 1
    11d6:	9a a7       	std	Y+42, r25	; 0x2a
    11d8:	89 a7       	std	Y+41, r24	; 0x29
    11da:	9d a5       	ldd	r25, Y+45	; 0x2d
    11dc:	91 50       	subi	r25, 0x01	; 1
    11de:	9d a7       	std	Y+45, r25	; 0x2d
    11e0:	ed a5       	ldd	r30, Y+45	; 0x2d
    11e2:	ee 23       	and	r30, r30
    11e4:	51 f7       	brne	.-44     	; 0x11ba <main+0x28>
	 SET_BIT(SREG,7);
    11e6:	af e5       	ldi	r26, 0x5F	; 95
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	ef e5       	ldi	r30, 0x5F	; 95
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	80 68       	ori	r24, 0x80	; 128
    11f2:	8c 93       	st	X, r24
	UART_ConfigType UartConfig={Eight_Bit,Disabled,One_Bit,9600};
    11f4:	ce 01       	movw	r24, r28
    11f6:	81 96       	adiw	r24, 0x21	; 33
    11f8:	9f a7       	std	Y+47, r25	; 0x2f
    11fa:	8e a7       	std	Y+46, r24	; 0x2e
    11fc:	ee e6       	ldi	r30, 0x6E	; 110
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	f9 ab       	std	Y+49, r31	; 0x31
    1202:	e8 ab       	std	Y+48, r30	; 0x30
    1204:	f7 e0       	ldi	r31, 0x07	; 7
    1206:	fa ab       	std	Y+50, r31	; 0x32
    1208:	e8 a9       	ldd	r30, Y+48	; 0x30
    120a:	f9 a9       	ldd	r31, Y+49	; 0x31
    120c:	00 80       	ld	r0, Z
    120e:	88 a9       	ldd	r24, Y+48	; 0x30
    1210:	99 a9       	ldd	r25, Y+49	; 0x31
    1212:	01 96       	adiw	r24, 0x01	; 1
    1214:	99 ab       	std	Y+49, r25	; 0x31
    1216:	88 ab       	std	Y+48, r24	; 0x30
    1218:	ee a5       	ldd	r30, Y+46	; 0x2e
    121a:	ff a5       	ldd	r31, Y+47	; 0x2f
    121c:	00 82       	st	Z, r0
    121e:	8e a5       	ldd	r24, Y+46	; 0x2e
    1220:	9f a5       	ldd	r25, Y+47	; 0x2f
    1222:	01 96       	adiw	r24, 0x01	; 1
    1224:	9f a7       	std	Y+47, r25	; 0x2f
    1226:	8e a7       	std	Y+46, r24	; 0x2e
    1228:	9a a9       	ldd	r25, Y+50	; 0x32
    122a:	91 50       	subi	r25, 0x01	; 1
    122c:	9a ab       	std	Y+50, r25	; 0x32
    122e:	ea a9       	ldd	r30, Y+50	; 0x32
    1230:	ee 23       	and	r30, r30
    1232:	51 f7       	brne	.-44     	; 0x1208 <main+0x76>


	UART_init(&UartConfig);
    1234:	ce 01       	movw	r24, r28
    1236:	81 96       	adiw	r24, 0x21	; 33
    1238:	0e 94 1e 10 	call	0x203c	; 0x203c <UART_init>
	Buzzer_init();
    123c:	0e 94 a3 05 	call	0xb46	; 0xb46 <Buzzer_init>
	TWI_init(&TwiConfig);
    1240:	ce 01       	movw	r24, r28
    1242:	4e 96       	adiw	r24, 0x1e	; 30
    1244:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <TWI_init>
	DcMotor_Init();
    1248:	0e 94 57 0a 	call	0x14ae	; 0x14ae <DcMotor_Init>

	uint8 SavedPassword;
	EEPROM_writeByte(0x0100,0);
    124c:	80 e0       	ldi	r24, 0x00	; 0
    124e:	91 e0       	ldi	r25, 0x01	; 1
    1250:	60 e0       	ldi	r22, 0x00	; 0
    1252:	0e 94 aa 0a 	call	0x1554	; 0x1554 <EEPROM_writeByte>
    1256:	80 e0       	ldi	r24, 0x00	; 0
    1258:	90 e0       	ldi	r25, 0x00	; 0
    125a:	a0 e2       	ldi	r26, 0x20	; 32
    125c:	b1 e4       	ldi	r27, 0x41	; 65
    125e:	89 8f       	std	Y+25, r24	; 0x19
    1260:	9a 8f       	std	Y+26, r25	; 0x1a
    1262:	ab 8f       	std	Y+27, r26	; 0x1b
    1264:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1266:	69 8d       	ldd	r22, Y+25	; 0x19
    1268:	7a 8d       	ldd	r23, Y+26	; 0x1a
    126a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    126c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    126e:	20 e0       	ldi	r18, 0x00	; 0
    1270:	30 e0       	ldi	r19, 0x00	; 0
    1272:	4a ef       	ldi	r20, 0xFA	; 250
    1274:	54 e4       	ldi	r21, 0x44	; 68
    1276:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    127a:	dc 01       	movw	r26, r24
    127c:	cb 01       	movw	r24, r22
    127e:	8d 8b       	std	Y+21, r24	; 0x15
    1280:	9e 8b       	std	Y+22, r25	; 0x16
    1282:	af 8b       	std	Y+23, r26	; 0x17
    1284:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1286:	6d 89       	ldd	r22, Y+21	; 0x15
    1288:	7e 89       	ldd	r23, Y+22	; 0x16
    128a:	8f 89       	ldd	r24, Y+23	; 0x17
    128c:	98 8d       	ldd	r25, Y+24	; 0x18
    128e:	20 e0       	ldi	r18, 0x00	; 0
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	40 e8       	ldi	r20, 0x80	; 128
    1294:	5f e3       	ldi	r21, 0x3F	; 63
    1296:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    129a:	88 23       	and	r24, r24
    129c:	2c f4       	brge	.+10     	; 0x12a8 <main+0x116>
		__ticks = 1;
    129e:	81 e0       	ldi	r24, 0x01	; 1
    12a0:	90 e0       	ldi	r25, 0x00	; 0
    12a2:	9c 8b       	std	Y+20, r25	; 0x14
    12a4:	8b 8b       	std	Y+19, r24	; 0x13
    12a6:	3f c0       	rjmp	.+126    	; 0x1326 <main+0x194>
	else if (__tmp > 65535)
    12a8:	6d 89       	ldd	r22, Y+21	; 0x15
    12aa:	7e 89       	ldd	r23, Y+22	; 0x16
    12ac:	8f 89       	ldd	r24, Y+23	; 0x17
    12ae:	98 8d       	ldd	r25, Y+24	; 0x18
    12b0:	20 e0       	ldi	r18, 0x00	; 0
    12b2:	3f ef       	ldi	r19, 0xFF	; 255
    12b4:	4f e7       	ldi	r20, 0x7F	; 127
    12b6:	57 e4       	ldi	r21, 0x47	; 71
    12b8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    12bc:	18 16       	cp	r1, r24
    12be:	4c f5       	brge	.+82     	; 0x1312 <main+0x180>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12c0:	69 8d       	ldd	r22, Y+25	; 0x19
    12c2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    12c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    12c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    12c8:	20 e0       	ldi	r18, 0x00	; 0
    12ca:	30 e0       	ldi	r19, 0x00	; 0
    12cc:	40 e2       	ldi	r20, 0x20	; 32
    12ce:	51 e4       	ldi	r21, 0x41	; 65
    12d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12d4:	dc 01       	movw	r26, r24
    12d6:	cb 01       	movw	r24, r22
    12d8:	bc 01       	movw	r22, r24
    12da:	cd 01       	movw	r24, r26
    12dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12e0:	dc 01       	movw	r26, r24
    12e2:	cb 01       	movw	r24, r22
    12e4:	9c 8b       	std	Y+20, r25	; 0x14
    12e6:	8b 8b       	std	Y+19, r24	; 0x13
    12e8:	0f c0       	rjmp	.+30     	; 0x1308 <main+0x176>
    12ea:	88 ec       	ldi	r24, 0xC8	; 200
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	9a 8b       	std	Y+18, r25	; 0x12
    12f0:	89 8b       	std	Y+17, r24	; 0x11
    12f2:	89 89       	ldd	r24, Y+17	; 0x11
    12f4:	9a 89       	ldd	r25, Y+18	; 0x12
    12f6:	01 97       	sbiw	r24, 0x01	; 1
    12f8:	f1 f7       	brne	.-4      	; 0x12f6 <main+0x164>
    12fa:	9a 8b       	std	Y+18, r25	; 0x12
    12fc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12fe:	8b 89       	ldd	r24, Y+19	; 0x13
    1300:	9c 89       	ldd	r25, Y+20	; 0x14
    1302:	01 97       	sbiw	r24, 0x01	; 1
    1304:	9c 8b       	std	Y+20, r25	; 0x14
    1306:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1308:	8b 89       	ldd	r24, Y+19	; 0x13
    130a:	9c 89       	ldd	r25, Y+20	; 0x14
    130c:	00 97       	sbiw	r24, 0x00	; 0
    130e:	69 f7       	brne	.-38     	; 0x12ea <main+0x158>
    1310:	14 c0       	rjmp	.+40     	; 0x133a <main+0x1a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1312:	6d 89       	ldd	r22, Y+21	; 0x15
    1314:	7e 89       	ldd	r23, Y+22	; 0x16
    1316:	8f 89       	ldd	r24, Y+23	; 0x17
    1318:	98 8d       	ldd	r25, Y+24	; 0x18
    131a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    131e:	dc 01       	movw	r26, r24
    1320:	cb 01       	movw	r24, r22
    1322:	9c 8b       	std	Y+20, r25	; 0x14
    1324:	8b 8b       	std	Y+19, r24	; 0x13
    1326:	8b 89       	ldd	r24, Y+19	; 0x13
    1328:	9c 89       	ldd	r25, Y+20	; 0x14
    132a:	98 8b       	std	Y+16, r25	; 0x10
    132c:	8f 87       	std	Y+15, r24	; 0x0f
    132e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1330:	98 89       	ldd	r25, Y+16	; 0x10
    1332:	01 97       	sbiw	r24, 0x01	; 1
    1334:	f1 f7       	brne	.-4      	; 0x1332 <main+0x1a0>
    1336:	98 8b       	std	Y+16, r25	; 0x10
    1338:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(10);
	UART_sendByte(CONTROL_READY);
    133a:	80 e4       	ldi	r24, 0x40	; 64
    133c:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>

	while(1){
		uint8 order=UART_recieveByte();
    1340:	0e 94 53 11 	call	0x22a6	; 0x22a6 <UART_recieveByte>
    1344:	8d 8f       	std	Y+29, r24	; 0x1d
		/*
		 * Here We check the flag in address 100 in EEPROM
		 * to see if there is a password or no in  EEPROM
		 * then Send if there is a password or no
		 * */
		if(order==REG_PASSWORD){
    1346:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1348:	80 31       	cpi	r24, 0x10	; 16
    134a:	99 f4       	brne	.+38     	; 0x1372 <main+0x1e0>
			EEPROM_readByte(0x0100,&SavedPassword);
    134c:	9e 01       	movw	r18, r28
    134e:	28 5d       	subi	r18, 0xD8	; 216
    1350:	3f 4f       	sbci	r19, 0xFF	; 255
    1352:	80 e0       	ldi	r24, 0x00	; 0
    1354:	91 e0       	ldi	r25, 0x01	; 1
    1356:	b9 01       	movw	r22, r18
    1358:	0e 94 eb 0a 	call	0x15d6	; 0x15d6 <EEPROM_readByte>
			if(SavedPassword)
    135c:	88 a5       	ldd	r24, Y+40	; 0x28
    135e:	88 23       	and	r24, r24
    1360:	21 f0       	breq	.+8      	; 0x136a <main+0x1d8>
				UART_sendByte(PASSWORD_COMFIRM);
    1362:	85 e1       	ldi	r24, 0x15	; 21
    1364:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
    1368:	eb cf       	rjmp	.-42     	; 0x1340 <main+0x1ae>
			else
				UART_sendByte(PASSWORD_NOTCOMFIRM);
    136a:	87 e1       	ldi	r24, 0x17	; 23
    136c:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
    1370:	e7 cf       	rjmp	.-50     	; 0x1340 <main+0x1ae>

		/*
		 * here if we can order to Creating password
		 * we read the 2 passwords form uart then write the password on EEPROM
		 * */
		else if(order==CREATINGPASSWORD){
    1372:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1374:	82 31       	cpi	r24, 0x12	; 18
    1376:	19 f4       	brne	.+6      	; 0x137e <main+0x1ec>
			CreatingPassword();
    1378:	0e 94 de 06 	call	0xdbc	; 0xdbc <CreatingPassword>
    137c:	e1 cf       	rjmp	.-62     	; 0x1340 <main+0x1ae>
		}
		else if(order==CHECKPASSWORD){
    137e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1380:	80 32       	cpi	r24, 0x20	; 32
    1382:	19 f4       	brne	.+6      	; 0x138a <main+0x1f8>
			CheckPassword();
    1384:	0e 94 be 06 	call	0xd7c	; 0xd7c <CheckPassword>
    1388:	db cf       	rjmp	.-74     	; 0x1340 <main+0x1ae>
		}
		else if(order==ROTATE_MOTOR){
    138a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    138c:	80 33       	cpi	r24, 0x30	; 48
    138e:	31 f4       	brne	.+12     	; 0x139c <main+0x20a>
			OpeningDoor();
    1390:	0e 94 35 08 	call	0x106a	; 0x106a <OpeningDoor>
			UART_sendByte(ROTATE_MOTOR);
    1394:	80 e3       	ldi	r24, 0x30	; 48
    1396:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
    139a:	d2 cf       	rjmp	.-92     	; 0x1340 <main+0x1ae>
		}

		// To Erease the password just Clear the Flag and overwrite on it
		else if(order==EREASEPASSWORD){
    139c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    139e:	81 32       	cpi	r24, 0x21	; 33
    13a0:	09 f0       	breq	.+2      	; 0x13a4 <main+0x212>
    13a2:	7b c0       	rjmp	.+246    	; 0x149a <main+0x308>
			EEPROM_writeByte(0x0100,0);
    13a4:	80 e0       	ldi	r24, 0x00	; 0
    13a6:	91 e0       	ldi	r25, 0x01	; 1
    13a8:	60 e0       	ldi	r22, 0x00	; 0
    13aa:	0e 94 aa 0a 	call	0x1554	; 0x1554 <EEPROM_writeByte>
    13ae:	80 e0       	ldi	r24, 0x00	; 0
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	a0 e2       	ldi	r26, 0x20	; 32
    13b4:	b1 e4       	ldi	r27, 0x41	; 65
    13b6:	8b 87       	std	Y+11, r24	; 0x0b
    13b8:	9c 87       	std	Y+12, r25	; 0x0c
    13ba:	ad 87       	std	Y+13, r26	; 0x0d
    13bc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13be:	6b 85       	ldd	r22, Y+11	; 0x0b
    13c0:	7c 85       	ldd	r23, Y+12	; 0x0c
    13c2:	8d 85       	ldd	r24, Y+13	; 0x0d
    13c4:	9e 85       	ldd	r25, Y+14	; 0x0e
    13c6:	20 e0       	ldi	r18, 0x00	; 0
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	4a ef       	ldi	r20, 0xFA	; 250
    13cc:	54 e4       	ldi	r21, 0x44	; 68
    13ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13d2:	dc 01       	movw	r26, r24
    13d4:	cb 01       	movw	r24, r22
    13d6:	8f 83       	std	Y+7, r24	; 0x07
    13d8:	98 87       	std	Y+8, r25	; 0x08
    13da:	a9 87       	std	Y+9, r26	; 0x09
    13dc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13de:	6f 81       	ldd	r22, Y+7	; 0x07
    13e0:	78 85       	ldd	r23, Y+8	; 0x08
    13e2:	89 85       	ldd	r24, Y+9	; 0x09
    13e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    13e6:	20 e0       	ldi	r18, 0x00	; 0
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	40 e8       	ldi	r20, 0x80	; 128
    13ec:	5f e3       	ldi	r21, 0x3F	; 63
    13ee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13f2:	88 23       	and	r24, r24
    13f4:	2c f4       	brge	.+10     	; 0x1400 <main+0x26e>
		__ticks = 1;
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	9e 83       	std	Y+6, r25	; 0x06
    13fc:	8d 83       	std	Y+5, r24	; 0x05
    13fe:	3f c0       	rjmp	.+126    	; 0x147e <main+0x2ec>
	else if (__tmp > 65535)
    1400:	6f 81       	ldd	r22, Y+7	; 0x07
    1402:	78 85       	ldd	r23, Y+8	; 0x08
    1404:	89 85       	ldd	r24, Y+9	; 0x09
    1406:	9a 85       	ldd	r25, Y+10	; 0x0a
    1408:	20 e0       	ldi	r18, 0x00	; 0
    140a:	3f ef       	ldi	r19, 0xFF	; 255
    140c:	4f e7       	ldi	r20, 0x7F	; 127
    140e:	57 e4       	ldi	r21, 0x47	; 71
    1410:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1414:	18 16       	cp	r1, r24
    1416:	4c f5       	brge	.+82     	; 0x146a <main+0x2d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1418:	6b 85       	ldd	r22, Y+11	; 0x0b
    141a:	7c 85       	ldd	r23, Y+12	; 0x0c
    141c:	8d 85       	ldd	r24, Y+13	; 0x0d
    141e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	30 e0       	ldi	r19, 0x00	; 0
    1424:	40 e2       	ldi	r20, 0x20	; 32
    1426:	51 e4       	ldi	r21, 0x41	; 65
    1428:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    142c:	dc 01       	movw	r26, r24
    142e:	cb 01       	movw	r24, r22
    1430:	bc 01       	movw	r22, r24
    1432:	cd 01       	movw	r24, r26
    1434:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1438:	dc 01       	movw	r26, r24
    143a:	cb 01       	movw	r24, r22
    143c:	9e 83       	std	Y+6, r25	; 0x06
    143e:	8d 83       	std	Y+5, r24	; 0x05
    1440:	0f c0       	rjmp	.+30     	; 0x1460 <main+0x2ce>
    1442:	88 ec       	ldi	r24, 0xC8	; 200
    1444:	90 e0       	ldi	r25, 0x00	; 0
    1446:	9c 83       	std	Y+4, r25	; 0x04
    1448:	8b 83       	std	Y+3, r24	; 0x03
    144a:	8b 81       	ldd	r24, Y+3	; 0x03
    144c:	9c 81       	ldd	r25, Y+4	; 0x04
    144e:	01 97       	sbiw	r24, 0x01	; 1
    1450:	f1 f7       	brne	.-4      	; 0x144e <main+0x2bc>
    1452:	9c 83       	std	Y+4, r25	; 0x04
    1454:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1456:	8d 81       	ldd	r24, Y+5	; 0x05
    1458:	9e 81       	ldd	r25, Y+6	; 0x06
    145a:	01 97       	sbiw	r24, 0x01	; 1
    145c:	9e 83       	std	Y+6, r25	; 0x06
    145e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1460:	8d 81       	ldd	r24, Y+5	; 0x05
    1462:	9e 81       	ldd	r25, Y+6	; 0x06
    1464:	00 97       	sbiw	r24, 0x00	; 0
    1466:	69 f7       	brne	.-38     	; 0x1442 <main+0x2b0>
    1468:	14 c0       	rjmp	.+40     	; 0x1492 <main+0x300>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    146a:	6f 81       	ldd	r22, Y+7	; 0x07
    146c:	78 85       	ldd	r23, Y+8	; 0x08
    146e:	89 85       	ldd	r24, Y+9	; 0x09
    1470:	9a 85       	ldd	r25, Y+10	; 0x0a
    1472:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1476:	dc 01       	movw	r26, r24
    1478:	cb 01       	movw	r24, r22
    147a:	9e 83       	std	Y+6, r25	; 0x06
    147c:	8d 83       	std	Y+5, r24	; 0x05
    147e:	8d 81       	ldd	r24, Y+5	; 0x05
    1480:	9e 81       	ldd	r25, Y+6	; 0x06
    1482:	9a 83       	std	Y+2, r25	; 0x02
    1484:	89 83       	std	Y+1, r24	; 0x01
    1486:	89 81       	ldd	r24, Y+1	; 0x01
    1488:	9a 81       	ldd	r25, Y+2	; 0x02
    148a:	01 97       	sbiw	r24, 0x01	; 1
    148c:	f1 f7       	brne	.-4      	; 0x148a <main+0x2f8>
    148e:	9a 83       	std	Y+2, r25	; 0x02
    1490:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(10);
			UART_sendByte(EREASEPASSWORD);
    1492:	81 e2       	ldi	r24, 0x21	; 33
    1494:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
    1498:	53 cf       	rjmp	.-346    	; 0x1340 <main+0x1ae>
		}
		else if(order==OPENBUZZER){
    149a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    149c:	85 32       	cpi	r24, 0x25	; 37
    149e:	09 f0       	breq	.+2      	; 0x14a2 <main+0x310>
    14a0:	4f cf       	rjmp	.-354    	; 0x1340 <main+0x1ae>
			OpenBuzzer();
    14a2:	0e 94 8f 08 	call	0x111e	; 0x111e <OpenBuzzer>
			UART_sendByte(OPENBUZZER);
    14a6:	85 e2       	ldi	r24, 0x25	; 37
    14a8:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
    14ac:	49 cf       	rjmp	.-366    	; 0x1340 <main+0x1ae>

000014ae <DcMotor_Init>:
 */



void DcMotor_Init(void)
{
    14ae:	df 93       	push	r29
    14b0:	cf 93       	push	r28
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(DC_MOTOR_PORT,DC_MOTOR_PIN0,PIN_OUTPUT);
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	60 e0       	ldi	r22, 0x00	; 0
    14ba:	41 e0       	ldi	r20, 0x01	; 1
    14bc:	0e 94 4b 0b 	call	0x1696	; 0x1696 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT,DC_MOTOR_PIN1,PIN_OUTPUT);
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	61 e0       	ldi	r22, 0x01	; 1
    14c4:	41 e0       	ldi	r20, 0x01	; 1
    14c6:	0e 94 4b 0b 	call	0x1696	; 0x1696 <GPIO_setupPinDirection>
	GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN0,(MOTOR_STOP&~(1<<0)));
    14ca:	81 e0       	ldi	r24, 0x01	; 1
    14cc:	60 e0       	ldi	r22, 0x00	; 0
    14ce:	40 e0       	ldi	r20, 0x00	; 0
    14d0:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN1,(MOTOR_STOP&~(1<<1)));
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	61 e0       	ldi	r22, 0x01	; 1
    14d8:	40 e0       	ldi	r20, 0x00	; 0
    14da:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
}
    14de:	cf 91       	pop	r28
    14e0:	df 91       	pop	r29
    14e2:	08 95       	ret

000014e4 <DcMotor_Rotate>:
 * write State on two pins of motor
 * then set PWN in Timer0
 * input: State , unsigned char speed
 */
void DcMotor_Rotate(DcMotor_State state,uint8 speed)
{
    14e4:	df 93       	push	r29
    14e6:	cf 93       	push	r28
    14e8:	00 d0       	rcall	.+0      	; 0x14ea <DcMotor_Rotate+0x6>
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
    14ee:	89 83       	std	Y+1, r24	; 0x01
    14f0:	6a 83       	std	Y+2, r22	; 0x02
	if(state == MOTOR_STOP)
    14f2:	89 81       	ldd	r24, Y+1	; 0x01
    14f4:	88 23       	and	r24, r24
    14f6:	59 f4       	brne	.+22     	; 0x150e <DcMotor_Rotate+0x2a>
	{
		GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN0,LOGIC_LOW);
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	60 e0       	ldi	r22, 0x00	; 0
    14fc:	40 e0       	ldi	r20, 0x00	; 0
    14fe:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN1,LOGIC_LOW);
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	61 e0       	ldi	r22, 0x01	; 1
    1506:	40 e0       	ldi	r20, 0x00	; 0
    1508:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
    150c:	1b c0       	rjmp	.+54     	; 0x1544 <DcMotor_Rotate+0x60>
	}
	else if(state == MOTOR_ANTICLOCKWISE)
    150e:	89 81       	ldd	r24, Y+1	; 0x01
    1510:	82 30       	cpi	r24, 0x02	; 2
    1512:	59 f4       	brne	.+22     	; 0x152a <DcMotor_Rotate+0x46>
	{
		GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN0,LOGIC_LOW);
    1514:	81 e0       	ldi	r24, 0x01	; 1
    1516:	60 e0       	ldi	r22, 0x00	; 0
    1518:	40 e0       	ldi	r20, 0x00	; 0
    151a:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN1,LOGIC_HIGH);
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	61 e0       	ldi	r22, 0x01	; 1
    1522:	41 e0       	ldi	r20, 0x01	; 1
    1524:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
    1528:	0d c0       	rjmp	.+26     	; 0x1544 <DcMotor_Rotate+0x60>
	}
	else if(state == MOTOR_CLOCKWISE)
    152a:	89 81       	ldd	r24, Y+1	; 0x01
    152c:	81 30       	cpi	r24, 0x01	; 1
    152e:	51 f4       	brne	.+20     	; 0x1544 <DcMotor_Rotate+0x60>
	{
		GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN0,LOGIC_HIGH);
    1530:	81 e0       	ldi	r24, 0x01	; 1
    1532:	60 e0       	ldi	r22, 0x00	; 0
    1534:	41 e0       	ldi	r20, 0x01	; 1
    1536:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT,DC_MOTOR_PIN1,LOGIC_LOW);
    153a:	81 e0       	ldi	r24, 0x01	; 1
    153c:	61 e0       	ldi	r22, 0x01	; 1
    153e:	40 e0       	ldi	r20, 0x00	; 0
    1540:	0e 94 36 0c 	call	0x186c	; 0x186c <GPIO_writePin>
	}
	PWM_Timer0_Start(speed);
    1544:	8a 81       	ldd	r24, Y+2	; 0x02
    1546:	0e 94 a9 08 	call	0x1152	; 0x1152 <PWM_Timer0_Start>
}
    154a:	0f 90       	pop	r0
    154c:	0f 90       	pop	r0
    154e:	cf 91       	pop	r28
    1550:	df 91       	pop	r29
    1552:	08 95       	ret

00001554 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1554:	df 93       	push	r29
    1556:	cf 93       	push	r28
    1558:	00 d0       	rcall	.+0      	; 0x155a <EEPROM_writeByte+0x6>
    155a:	00 d0       	rcall	.+0      	; 0x155c <EEPROM_writeByte+0x8>
    155c:	cd b7       	in	r28, 0x3d	; 61
    155e:	de b7       	in	r29, 0x3e	; 62
    1560:	9a 83       	std	Y+2, r25	; 0x02
    1562:	89 83       	std	Y+1, r24	; 0x01
    1564:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1566:	0e 94 b7 0f 	call	0x1f6e	; 0x1f6e <TWI_start>
    if (TWI_getStatus() != TWI_START)
    156a:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    156e:	88 30       	cpi	r24, 0x08	; 8
    1570:	11 f0       	breq	.+4      	; 0x1576 <EEPROM_writeByte+0x22>
        return ERROR;
    1572:	1c 82       	std	Y+4, r1	; 0x04
    1574:	28 c0       	rjmp	.+80     	; 0x15c6 <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1576:	89 81       	ldd	r24, Y+1	; 0x01
    1578:	9a 81       	ldd	r25, Y+2	; 0x02
    157a:	80 70       	andi	r24, 0x00	; 0
    157c:	97 70       	andi	r25, 0x07	; 7
    157e:	88 0f       	add	r24, r24
    1580:	89 2f       	mov	r24, r25
    1582:	88 1f       	adc	r24, r24
    1584:	99 0b       	sbc	r25, r25
    1586:	91 95       	neg	r25
    1588:	80 6a       	ori	r24, 0xA0	; 160
    158a:	0e 94 d2 0f 	call	0x1fa4	; 0x1fa4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    158e:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    1592:	88 31       	cpi	r24, 0x18	; 24
    1594:	11 f0       	breq	.+4      	; 0x159a <EEPROM_writeByte+0x46>
        return ERROR;
    1596:	1c 82       	std	Y+4, r1	; 0x04
    1598:	16 c0       	rjmp	.+44     	; 0x15c6 <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    159a:	89 81       	ldd	r24, Y+1	; 0x01
    159c:	0e 94 d2 0f 	call	0x1fa4	; 0x1fa4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    15a0:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    15a4:	88 32       	cpi	r24, 0x28	; 40
    15a6:	11 f0       	breq	.+4      	; 0x15ac <EEPROM_writeByte+0x58>
        return ERROR;
    15a8:	1c 82       	std	Y+4, r1	; 0x04
    15aa:	0d c0       	rjmp	.+26     	; 0x15c6 <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    15ac:	8b 81       	ldd	r24, Y+3	; 0x03
    15ae:	0e 94 d2 0f 	call	0x1fa4	; 0x1fa4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    15b2:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    15b6:	88 32       	cpi	r24, 0x28	; 40
    15b8:	11 f0       	breq	.+4      	; 0x15be <EEPROM_writeByte+0x6a>
        return ERROR;
    15ba:	1c 82       	std	Y+4, r1	; 0x04
    15bc:	04 c0       	rjmp	.+8      	; 0x15c6 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    15be:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <TWI_stop>

    return SUCCESS;
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	8c 83       	std	Y+4, r24	; 0x04
    15c6:	8c 81       	ldd	r24, Y+4	; 0x04
}
    15c8:	0f 90       	pop	r0
    15ca:	0f 90       	pop	r0
    15cc:	0f 90       	pop	r0
    15ce:	0f 90       	pop	r0
    15d0:	cf 91       	pop	r28
    15d2:	df 91       	pop	r29
    15d4:	08 95       	ret

000015d6 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    15d6:	df 93       	push	r29
    15d8:	cf 93       	push	r28
    15da:	00 d0       	rcall	.+0      	; 0x15dc <EEPROM_readByte+0x6>
    15dc:	00 d0       	rcall	.+0      	; 0x15de <EEPROM_readByte+0x8>
    15de:	0f 92       	push	r0
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
    15e4:	9a 83       	std	Y+2, r25	; 0x02
    15e6:	89 83       	std	Y+1, r24	; 0x01
    15e8:	7c 83       	std	Y+4, r23	; 0x04
    15ea:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    15ec:	0e 94 b7 0f 	call	0x1f6e	; 0x1f6e <TWI_start>
    if (TWI_getStatus() != TWI_START)
    15f0:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    15f4:	88 30       	cpi	r24, 0x08	; 8
    15f6:	11 f0       	breq	.+4      	; 0x15fc <EEPROM_readByte+0x26>
        return ERROR;
    15f8:	1d 82       	std	Y+5, r1	; 0x05
    15fa:	44 c0       	rjmp	.+136    	; 0x1684 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    15fc:	89 81       	ldd	r24, Y+1	; 0x01
    15fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1600:	80 70       	andi	r24, 0x00	; 0
    1602:	97 70       	andi	r25, 0x07	; 7
    1604:	88 0f       	add	r24, r24
    1606:	89 2f       	mov	r24, r25
    1608:	88 1f       	adc	r24, r24
    160a:	99 0b       	sbc	r25, r25
    160c:	91 95       	neg	r25
    160e:	80 6a       	ori	r24, 0xA0	; 160
    1610:	0e 94 d2 0f 	call	0x1fa4	; 0x1fa4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1614:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    1618:	88 31       	cpi	r24, 0x18	; 24
    161a:	11 f0       	breq	.+4      	; 0x1620 <EEPROM_readByte+0x4a>
        return ERROR;
    161c:	1d 82       	std	Y+5, r1	; 0x05
    161e:	32 c0       	rjmp	.+100    	; 0x1684 <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1620:	89 81       	ldd	r24, Y+1	; 0x01
    1622:	0e 94 d2 0f 	call	0x1fa4	; 0x1fa4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1626:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    162a:	88 32       	cpi	r24, 0x28	; 40
    162c:	11 f0       	breq	.+4      	; 0x1632 <EEPROM_readByte+0x5c>
        return ERROR;
    162e:	1d 82       	std	Y+5, r1	; 0x05
    1630:	29 c0       	rjmp	.+82     	; 0x1684 <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    1632:	0e 94 b7 0f 	call	0x1f6e	; 0x1f6e <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1636:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    163a:	80 31       	cpi	r24, 0x10	; 16
    163c:	11 f0       	breq	.+4      	; 0x1642 <EEPROM_readByte+0x6c>
        return ERROR;
    163e:	1d 82       	std	Y+5, r1	; 0x05
    1640:	21 c0       	rjmp	.+66     	; 0x1684 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1642:	89 81       	ldd	r24, Y+1	; 0x01
    1644:	9a 81       	ldd	r25, Y+2	; 0x02
    1646:	80 70       	andi	r24, 0x00	; 0
    1648:	97 70       	andi	r25, 0x07	; 7
    164a:	88 0f       	add	r24, r24
    164c:	89 2f       	mov	r24, r25
    164e:	88 1f       	adc	r24, r24
    1650:	99 0b       	sbc	r25, r25
    1652:	91 95       	neg	r25
    1654:	81 6a       	ori	r24, 0xA1	; 161
    1656:	0e 94 d2 0f 	call	0x1fa4	; 0x1fa4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    165a:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    165e:	80 34       	cpi	r24, 0x40	; 64
    1660:	11 f0       	breq	.+4      	; 0x1666 <EEPROM_readByte+0x90>
        return ERROR;
    1662:	1d 82       	std	Y+5, r1	; 0x05
    1664:	0f c0       	rjmp	.+30     	; 0x1684 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1666:	0e 94 fc 0f 	call	0x1ff8	; 0x1ff8 <TWI_readByteWithNACK>
    166a:	eb 81       	ldd	r30, Y+3	; 0x03
    166c:	fc 81       	ldd	r31, Y+4	; 0x04
    166e:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1670:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_getStatus>
    1674:	88 35       	cpi	r24, 0x58	; 88
    1676:	11 f0       	breq	.+4      	; 0x167c <EEPROM_readByte+0xa6>
        return ERROR;
    1678:	1d 82       	std	Y+5, r1	; 0x05
    167a:	04 c0       	rjmp	.+8      	; 0x1684 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    167c:	0e 94 c7 0f 	call	0x1f8e	; 0x1f8e <TWI_stop>

    return SUCCESS;
    1680:	81 e0       	ldi	r24, 0x01	; 1
    1682:	8d 83       	std	Y+5, r24	; 0x05
    1684:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1686:	0f 90       	pop	r0
    1688:	0f 90       	pop	r0
    168a:	0f 90       	pop	r0
    168c:	0f 90       	pop	r0
    168e:	0f 90       	pop	r0
    1690:	cf 91       	pop	r28
    1692:	df 91       	pop	r29
    1694:	08 95       	ret

00001696 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1696:	df 93       	push	r29
    1698:	cf 93       	push	r28
    169a:	00 d0       	rcall	.+0      	; 0x169c <GPIO_setupPinDirection+0x6>
    169c:	00 d0       	rcall	.+0      	; 0x169e <GPIO_setupPinDirection+0x8>
    169e:	0f 92       	push	r0
    16a0:	cd b7       	in	r28, 0x3d	; 61
    16a2:	de b7       	in	r29, 0x3e	; 62
    16a4:	89 83       	std	Y+1, r24	; 0x01
    16a6:	6a 83       	std	Y+2, r22	; 0x02
    16a8:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    16aa:	8a 81       	ldd	r24, Y+2	; 0x02
    16ac:	88 30       	cpi	r24, 0x08	; 8
    16ae:	08 f0       	brcs	.+2      	; 0x16b2 <GPIO_setupPinDirection+0x1c>
    16b0:	d5 c0       	rjmp	.+426    	; 0x185c <GPIO_setupPinDirection+0x1c6>
    16b2:	89 81       	ldd	r24, Y+1	; 0x01
    16b4:	84 30       	cpi	r24, 0x04	; 4
    16b6:	08 f0       	brcs	.+2      	; 0x16ba <GPIO_setupPinDirection+0x24>
    16b8:	d1 c0       	rjmp	.+418    	; 0x185c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    16ba:	89 81       	ldd	r24, Y+1	; 0x01
    16bc:	28 2f       	mov	r18, r24
    16be:	30 e0       	ldi	r19, 0x00	; 0
    16c0:	3d 83       	std	Y+5, r19	; 0x05
    16c2:	2c 83       	std	Y+4, r18	; 0x04
    16c4:	8c 81       	ldd	r24, Y+4	; 0x04
    16c6:	9d 81       	ldd	r25, Y+5	; 0x05
    16c8:	81 30       	cpi	r24, 0x01	; 1
    16ca:	91 05       	cpc	r25, r1
    16cc:	09 f4       	brne	.+2      	; 0x16d0 <GPIO_setupPinDirection+0x3a>
    16ce:	43 c0       	rjmp	.+134    	; 0x1756 <GPIO_setupPinDirection+0xc0>
    16d0:	2c 81       	ldd	r18, Y+4	; 0x04
    16d2:	3d 81       	ldd	r19, Y+5	; 0x05
    16d4:	22 30       	cpi	r18, 0x02	; 2
    16d6:	31 05       	cpc	r19, r1
    16d8:	2c f4       	brge	.+10     	; 0x16e4 <GPIO_setupPinDirection+0x4e>
    16da:	8c 81       	ldd	r24, Y+4	; 0x04
    16dc:	9d 81       	ldd	r25, Y+5	; 0x05
    16de:	00 97       	sbiw	r24, 0x00	; 0
    16e0:	71 f0       	breq	.+28     	; 0x16fe <GPIO_setupPinDirection+0x68>
    16e2:	bc c0       	rjmp	.+376    	; 0x185c <GPIO_setupPinDirection+0x1c6>
    16e4:	2c 81       	ldd	r18, Y+4	; 0x04
    16e6:	3d 81       	ldd	r19, Y+5	; 0x05
    16e8:	22 30       	cpi	r18, 0x02	; 2
    16ea:	31 05       	cpc	r19, r1
    16ec:	09 f4       	brne	.+2      	; 0x16f0 <GPIO_setupPinDirection+0x5a>
    16ee:	5f c0       	rjmp	.+190    	; 0x17ae <GPIO_setupPinDirection+0x118>
    16f0:	8c 81       	ldd	r24, Y+4	; 0x04
    16f2:	9d 81       	ldd	r25, Y+5	; 0x05
    16f4:	83 30       	cpi	r24, 0x03	; 3
    16f6:	91 05       	cpc	r25, r1
    16f8:	09 f4       	brne	.+2      	; 0x16fc <GPIO_setupPinDirection+0x66>
    16fa:	85 c0       	rjmp	.+266    	; 0x1806 <GPIO_setupPinDirection+0x170>
    16fc:	af c0       	rjmp	.+350    	; 0x185c <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    16fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1700:	81 30       	cpi	r24, 0x01	; 1
    1702:	a1 f4       	brne	.+40     	; 0x172c <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1704:	aa e3       	ldi	r26, 0x3A	; 58
    1706:	b0 e0       	ldi	r27, 0x00	; 0
    1708:	ea e3       	ldi	r30, 0x3A	; 58
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	80 81       	ld	r24, Z
    170e:	48 2f       	mov	r20, r24
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	28 2f       	mov	r18, r24
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	02 2e       	mov	r0, r18
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <GPIO_setupPinDirection+0x8c>
    171e:	88 0f       	add	r24, r24
    1720:	99 1f       	adc	r25, r25
    1722:	0a 94       	dec	r0
    1724:	e2 f7       	brpl	.-8      	; 0x171e <GPIO_setupPinDirection+0x88>
    1726:	84 2b       	or	r24, r20
    1728:	8c 93       	st	X, r24
    172a:	98 c0       	rjmp	.+304    	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    172c:	aa e3       	ldi	r26, 0x3A	; 58
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	ea e3       	ldi	r30, 0x3A	; 58
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	48 2f       	mov	r20, r24
    1738:	8a 81       	ldd	r24, Y+2	; 0x02
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	81 e0       	ldi	r24, 0x01	; 1
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	02 2e       	mov	r0, r18
    1744:	02 c0       	rjmp	.+4      	; 0x174a <GPIO_setupPinDirection+0xb4>
    1746:	88 0f       	add	r24, r24
    1748:	99 1f       	adc	r25, r25
    174a:	0a 94       	dec	r0
    174c:	e2 f7       	brpl	.-8      	; 0x1746 <GPIO_setupPinDirection+0xb0>
    174e:	80 95       	com	r24
    1750:	84 23       	and	r24, r20
    1752:	8c 93       	st	X, r24
    1754:	83 c0       	rjmp	.+262    	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1756:	8b 81       	ldd	r24, Y+3	; 0x03
    1758:	81 30       	cpi	r24, 0x01	; 1
    175a:	a1 f4       	brne	.+40     	; 0x1784 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    175c:	a7 e3       	ldi	r26, 0x37	; 55
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	e7 e3       	ldi	r30, 0x37	; 55
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	48 2f       	mov	r20, r24
    1768:	8a 81       	ldd	r24, Y+2	; 0x02
    176a:	28 2f       	mov	r18, r24
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	02 2e       	mov	r0, r18
    1774:	02 c0       	rjmp	.+4      	; 0x177a <GPIO_setupPinDirection+0xe4>
    1776:	88 0f       	add	r24, r24
    1778:	99 1f       	adc	r25, r25
    177a:	0a 94       	dec	r0
    177c:	e2 f7       	brpl	.-8      	; 0x1776 <GPIO_setupPinDirection+0xe0>
    177e:	84 2b       	or	r24, r20
    1780:	8c 93       	st	X, r24
    1782:	6c c0       	rjmp	.+216    	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1784:	a7 e3       	ldi	r26, 0x37	; 55
    1786:	b0 e0       	ldi	r27, 0x00	; 0
    1788:	e7 e3       	ldi	r30, 0x37	; 55
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	80 81       	ld	r24, Z
    178e:	48 2f       	mov	r20, r24
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	28 2f       	mov	r18, r24
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	02 2e       	mov	r0, r18
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <GPIO_setupPinDirection+0x10c>
    179e:	88 0f       	add	r24, r24
    17a0:	99 1f       	adc	r25, r25
    17a2:	0a 94       	dec	r0
    17a4:	e2 f7       	brpl	.-8      	; 0x179e <GPIO_setupPinDirection+0x108>
    17a6:	80 95       	com	r24
    17a8:	84 23       	and	r24, r20
    17aa:	8c 93       	st	X, r24
    17ac:	57 c0       	rjmp	.+174    	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    17ae:	8b 81       	ldd	r24, Y+3	; 0x03
    17b0:	81 30       	cpi	r24, 0x01	; 1
    17b2:	a1 f4       	brne	.+40     	; 0x17dc <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    17b4:	a4 e3       	ldi	r26, 0x34	; 52
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e4 e3       	ldi	r30, 0x34	; 52
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	80 81       	ld	r24, Z
    17be:	48 2f       	mov	r20, r24
    17c0:	8a 81       	ldd	r24, Y+2	; 0x02
    17c2:	28 2f       	mov	r18, r24
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	02 2e       	mov	r0, r18
    17cc:	02 c0       	rjmp	.+4      	; 0x17d2 <GPIO_setupPinDirection+0x13c>
    17ce:	88 0f       	add	r24, r24
    17d0:	99 1f       	adc	r25, r25
    17d2:	0a 94       	dec	r0
    17d4:	e2 f7       	brpl	.-8      	; 0x17ce <GPIO_setupPinDirection+0x138>
    17d6:	84 2b       	or	r24, r20
    17d8:	8c 93       	st	X, r24
    17da:	40 c0       	rjmp	.+128    	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    17dc:	a4 e3       	ldi	r26, 0x34	; 52
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	e4 e3       	ldi	r30, 0x34	; 52
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	80 81       	ld	r24, Z
    17e6:	48 2f       	mov	r20, r24
    17e8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ea:	28 2f       	mov	r18, r24
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	02 2e       	mov	r0, r18
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <GPIO_setupPinDirection+0x164>
    17f6:	88 0f       	add	r24, r24
    17f8:	99 1f       	adc	r25, r25
    17fa:	0a 94       	dec	r0
    17fc:	e2 f7       	brpl	.-8      	; 0x17f6 <GPIO_setupPinDirection+0x160>
    17fe:	80 95       	com	r24
    1800:	84 23       	and	r24, r20
    1802:	8c 93       	st	X, r24
    1804:	2b c0       	rjmp	.+86     	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1806:	8b 81       	ldd	r24, Y+3	; 0x03
    1808:	81 30       	cpi	r24, 0x01	; 1
    180a:	a1 f4       	brne	.+40     	; 0x1834 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    180c:	a1 e3       	ldi	r26, 0x31	; 49
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e1 e3       	ldi	r30, 0x31	; 49
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	48 2f       	mov	r20, r24
    1818:	8a 81       	ldd	r24, Y+2	; 0x02
    181a:	28 2f       	mov	r18, r24
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	81 e0       	ldi	r24, 0x01	; 1
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	02 2e       	mov	r0, r18
    1824:	02 c0       	rjmp	.+4      	; 0x182a <GPIO_setupPinDirection+0x194>
    1826:	88 0f       	add	r24, r24
    1828:	99 1f       	adc	r25, r25
    182a:	0a 94       	dec	r0
    182c:	e2 f7       	brpl	.-8      	; 0x1826 <GPIO_setupPinDirection+0x190>
    182e:	84 2b       	or	r24, r20
    1830:	8c 93       	st	X, r24
    1832:	14 c0       	rjmp	.+40     	; 0x185c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1834:	a1 e3       	ldi	r26, 0x31	; 49
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e1 e3       	ldi	r30, 0x31	; 49
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	48 2f       	mov	r20, r24
    1840:	8a 81       	ldd	r24, Y+2	; 0x02
    1842:	28 2f       	mov	r18, r24
    1844:	30 e0       	ldi	r19, 0x00	; 0
    1846:	81 e0       	ldi	r24, 0x01	; 1
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	02 2e       	mov	r0, r18
    184c:	02 c0       	rjmp	.+4      	; 0x1852 <GPIO_setupPinDirection+0x1bc>
    184e:	88 0f       	add	r24, r24
    1850:	99 1f       	adc	r25, r25
    1852:	0a 94       	dec	r0
    1854:	e2 f7       	brpl	.-8      	; 0x184e <GPIO_setupPinDirection+0x1b8>
    1856:	80 95       	com	r24
    1858:	84 23       	and	r24, r20
    185a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    185c:	0f 90       	pop	r0
    185e:	0f 90       	pop	r0
    1860:	0f 90       	pop	r0
    1862:	0f 90       	pop	r0
    1864:	0f 90       	pop	r0
    1866:	cf 91       	pop	r28
    1868:	df 91       	pop	r29
    186a:	08 95       	ret

0000186c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    186c:	df 93       	push	r29
    186e:	cf 93       	push	r28
    1870:	00 d0       	rcall	.+0      	; 0x1872 <GPIO_writePin+0x6>
    1872:	00 d0       	rcall	.+0      	; 0x1874 <GPIO_writePin+0x8>
    1874:	0f 92       	push	r0
    1876:	cd b7       	in	r28, 0x3d	; 61
    1878:	de b7       	in	r29, 0x3e	; 62
    187a:	89 83       	std	Y+1, r24	; 0x01
    187c:	6a 83       	std	Y+2, r22	; 0x02
    187e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1880:	8a 81       	ldd	r24, Y+2	; 0x02
    1882:	88 30       	cpi	r24, 0x08	; 8
    1884:	08 f0       	brcs	.+2      	; 0x1888 <GPIO_writePin+0x1c>
    1886:	d5 c0       	rjmp	.+426    	; 0x1a32 <GPIO_writePin+0x1c6>
    1888:	89 81       	ldd	r24, Y+1	; 0x01
    188a:	84 30       	cpi	r24, 0x04	; 4
    188c:	08 f0       	brcs	.+2      	; 0x1890 <GPIO_writePin+0x24>
    188e:	d1 c0       	rjmp	.+418    	; 0x1a32 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	28 2f       	mov	r18, r24
    1894:	30 e0       	ldi	r19, 0x00	; 0
    1896:	3d 83       	std	Y+5, r19	; 0x05
    1898:	2c 83       	std	Y+4, r18	; 0x04
    189a:	8c 81       	ldd	r24, Y+4	; 0x04
    189c:	9d 81       	ldd	r25, Y+5	; 0x05
    189e:	81 30       	cpi	r24, 0x01	; 1
    18a0:	91 05       	cpc	r25, r1
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <GPIO_writePin+0x3a>
    18a4:	43 c0       	rjmp	.+134    	; 0x192c <GPIO_writePin+0xc0>
    18a6:	2c 81       	ldd	r18, Y+4	; 0x04
    18a8:	3d 81       	ldd	r19, Y+5	; 0x05
    18aa:	22 30       	cpi	r18, 0x02	; 2
    18ac:	31 05       	cpc	r19, r1
    18ae:	2c f4       	brge	.+10     	; 0x18ba <GPIO_writePin+0x4e>
    18b0:	8c 81       	ldd	r24, Y+4	; 0x04
    18b2:	9d 81       	ldd	r25, Y+5	; 0x05
    18b4:	00 97       	sbiw	r24, 0x00	; 0
    18b6:	71 f0       	breq	.+28     	; 0x18d4 <GPIO_writePin+0x68>
    18b8:	bc c0       	rjmp	.+376    	; 0x1a32 <GPIO_writePin+0x1c6>
    18ba:	2c 81       	ldd	r18, Y+4	; 0x04
    18bc:	3d 81       	ldd	r19, Y+5	; 0x05
    18be:	22 30       	cpi	r18, 0x02	; 2
    18c0:	31 05       	cpc	r19, r1
    18c2:	09 f4       	brne	.+2      	; 0x18c6 <GPIO_writePin+0x5a>
    18c4:	5f c0       	rjmp	.+190    	; 0x1984 <GPIO_writePin+0x118>
    18c6:	8c 81       	ldd	r24, Y+4	; 0x04
    18c8:	9d 81       	ldd	r25, Y+5	; 0x05
    18ca:	83 30       	cpi	r24, 0x03	; 3
    18cc:	91 05       	cpc	r25, r1
    18ce:	09 f4       	brne	.+2      	; 0x18d2 <GPIO_writePin+0x66>
    18d0:	85 c0       	rjmp	.+266    	; 0x19dc <GPIO_writePin+0x170>
    18d2:	af c0       	rjmp	.+350    	; 0x1a32 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    18d4:	8b 81       	ldd	r24, Y+3	; 0x03
    18d6:	81 30       	cpi	r24, 0x01	; 1
    18d8:	a1 f4       	brne	.+40     	; 0x1902 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    18da:	ab e3       	ldi	r26, 0x3B	; 59
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	eb e3       	ldi	r30, 0x3B	; 59
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	48 2f       	mov	r20, r24
    18e6:	8a 81       	ldd	r24, Y+2	; 0x02
    18e8:	28 2f       	mov	r18, r24
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	02 2e       	mov	r0, r18
    18f2:	02 c0       	rjmp	.+4      	; 0x18f8 <GPIO_writePin+0x8c>
    18f4:	88 0f       	add	r24, r24
    18f6:	99 1f       	adc	r25, r25
    18f8:	0a 94       	dec	r0
    18fa:	e2 f7       	brpl	.-8      	; 0x18f4 <GPIO_writePin+0x88>
    18fc:	84 2b       	or	r24, r20
    18fe:	8c 93       	st	X, r24
    1900:	98 c0       	rjmp	.+304    	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1902:	ab e3       	ldi	r26, 0x3B	; 59
    1904:	b0 e0       	ldi	r27, 0x00	; 0
    1906:	eb e3       	ldi	r30, 0x3B	; 59
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	80 81       	ld	r24, Z
    190c:	48 2f       	mov	r20, r24
    190e:	8a 81       	ldd	r24, Y+2	; 0x02
    1910:	28 2f       	mov	r18, r24
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	81 e0       	ldi	r24, 0x01	; 1
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	02 2e       	mov	r0, r18
    191a:	02 c0       	rjmp	.+4      	; 0x1920 <GPIO_writePin+0xb4>
    191c:	88 0f       	add	r24, r24
    191e:	99 1f       	adc	r25, r25
    1920:	0a 94       	dec	r0
    1922:	e2 f7       	brpl	.-8      	; 0x191c <GPIO_writePin+0xb0>
    1924:	80 95       	com	r24
    1926:	84 23       	and	r24, r20
    1928:	8c 93       	st	X, r24
    192a:	83 c0       	rjmp	.+262    	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    192c:	8b 81       	ldd	r24, Y+3	; 0x03
    192e:	81 30       	cpi	r24, 0x01	; 1
    1930:	a1 f4       	brne	.+40     	; 0x195a <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1932:	a8 e3       	ldi	r26, 0x38	; 56
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e8 e3       	ldi	r30, 0x38	; 56
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	48 2f       	mov	r20, r24
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	28 2f       	mov	r18, r24
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	02 2e       	mov	r0, r18
    194a:	02 c0       	rjmp	.+4      	; 0x1950 <GPIO_writePin+0xe4>
    194c:	88 0f       	add	r24, r24
    194e:	99 1f       	adc	r25, r25
    1950:	0a 94       	dec	r0
    1952:	e2 f7       	brpl	.-8      	; 0x194c <GPIO_writePin+0xe0>
    1954:	84 2b       	or	r24, r20
    1956:	8c 93       	st	X, r24
    1958:	6c c0       	rjmp	.+216    	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    195a:	a8 e3       	ldi	r26, 0x38	; 56
    195c:	b0 e0       	ldi	r27, 0x00	; 0
    195e:	e8 e3       	ldi	r30, 0x38	; 56
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	80 81       	ld	r24, Z
    1964:	48 2f       	mov	r20, r24
    1966:	8a 81       	ldd	r24, Y+2	; 0x02
    1968:	28 2f       	mov	r18, r24
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	81 e0       	ldi	r24, 0x01	; 1
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	02 2e       	mov	r0, r18
    1972:	02 c0       	rjmp	.+4      	; 0x1978 <GPIO_writePin+0x10c>
    1974:	88 0f       	add	r24, r24
    1976:	99 1f       	adc	r25, r25
    1978:	0a 94       	dec	r0
    197a:	e2 f7       	brpl	.-8      	; 0x1974 <GPIO_writePin+0x108>
    197c:	80 95       	com	r24
    197e:	84 23       	and	r24, r20
    1980:	8c 93       	st	X, r24
    1982:	57 c0       	rjmp	.+174    	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1984:	8b 81       	ldd	r24, Y+3	; 0x03
    1986:	81 30       	cpi	r24, 0x01	; 1
    1988:	a1 f4       	brne	.+40     	; 0x19b2 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    198a:	a5 e3       	ldi	r26, 0x35	; 53
    198c:	b0 e0       	ldi	r27, 0x00	; 0
    198e:	e5 e3       	ldi	r30, 0x35	; 53
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	48 2f       	mov	r20, r24
    1996:	8a 81       	ldd	r24, Y+2	; 0x02
    1998:	28 2f       	mov	r18, r24
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	90 e0       	ldi	r25, 0x00	; 0
    19a0:	02 2e       	mov	r0, r18
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <GPIO_writePin+0x13c>
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	0a 94       	dec	r0
    19aa:	e2 f7       	brpl	.-8      	; 0x19a4 <GPIO_writePin+0x138>
    19ac:	84 2b       	or	r24, r20
    19ae:	8c 93       	st	X, r24
    19b0:	40 c0       	rjmp	.+128    	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    19b2:	a5 e3       	ldi	r26, 0x35	; 53
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	e5 e3       	ldi	r30, 0x35	; 53
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	48 2f       	mov	r20, r24
    19be:	8a 81       	ldd	r24, Y+2	; 0x02
    19c0:	28 2f       	mov	r18, r24
    19c2:	30 e0       	ldi	r19, 0x00	; 0
    19c4:	81 e0       	ldi	r24, 0x01	; 1
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	02 2e       	mov	r0, r18
    19ca:	02 c0       	rjmp	.+4      	; 0x19d0 <GPIO_writePin+0x164>
    19cc:	88 0f       	add	r24, r24
    19ce:	99 1f       	adc	r25, r25
    19d0:	0a 94       	dec	r0
    19d2:	e2 f7       	brpl	.-8      	; 0x19cc <GPIO_writePin+0x160>
    19d4:	80 95       	com	r24
    19d6:	84 23       	and	r24, r20
    19d8:	8c 93       	st	X, r24
    19da:	2b c0       	rjmp	.+86     	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    19dc:	8b 81       	ldd	r24, Y+3	; 0x03
    19de:	81 30       	cpi	r24, 0x01	; 1
    19e0:	a1 f4       	brne	.+40     	; 0x1a0a <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    19e2:	a2 e3       	ldi	r26, 0x32	; 50
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e2 e3       	ldi	r30, 0x32	; 50
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	48 2f       	mov	r20, r24
    19ee:	8a 81       	ldd	r24, Y+2	; 0x02
    19f0:	28 2f       	mov	r18, r24
    19f2:	30 e0       	ldi	r19, 0x00	; 0
    19f4:	81 e0       	ldi	r24, 0x01	; 1
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	02 2e       	mov	r0, r18
    19fa:	02 c0       	rjmp	.+4      	; 0x1a00 <GPIO_writePin+0x194>
    19fc:	88 0f       	add	r24, r24
    19fe:	99 1f       	adc	r25, r25
    1a00:	0a 94       	dec	r0
    1a02:	e2 f7       	brpl	.-8      	; 0x19fc <GPIO_writePin+0x190>
    1a04:	84 2b       	or	r24, r20
    1a06:	8c 93       	st	X, r24
    1a08:	14 c0       	rjmp	.+40     	; 0x1a32 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1a0a:	a2 e3       	ldi	r26, 0x32	; 50
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	e2 e3       	ldi	r30, 0x32	; 50
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	80 81       	ld	r24, Z
    1a14:	48 2f       	mov	r20, r24
    1a16:	8a 81       	ldd	r24, Y+2	; 0x02
    1a18:	28 2f       	mov	r18, r24
    1a1a:	30 e0       	ldi	r19, 0x00	; 0
    1a1c:	81 e0       	ldi	r24, 0x01	; 1
    1a1e:	90 e0       	ldi	r25, 0x00	; 0
    1a20:	02 2e       	mov	r0, r18
    1a22:	02 c0       	rjmp	.+4      	; 0x1a28 <GPIO_writePin+0x1bc>
    1a24:	88 0f       	add	r24, r24
    1a26:	99 1f       	adc	r25, r25
    1a28:	0a 94       	dec	r0
    1a2a:	e2 f7       	brpl	.-8      	; 0x1a24 <GPIO_writePin+0x1b8>
    1a2c:	80 95       	com	r24
    1a2e:	84 23       	and	r24, r20
    1a30:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1a32:	0f 90       	pop	r0
    1a34:	0f 90       	pop	r0
    1a36:	0f 90       	pop	r0
    1a38:	0f 90       	pop	r0
    1a3a:	0f 90       	pop	r0
    1a3c:	cf 91       	pop	r28
    1a3e:	df 91       	pop	r29
    1a40:	08 95       	ret

00001a42 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1a42:	df 93       	push	r29
    1a44:	cf 93       	push	r28
    1a46:	00 d0       	rcall	.+0      	; 0x1a48 <GPIO_readPin+0x6>
    1a48:	00 d0       	rcall	.+0      	; 0x1a4a <GPIO_readPin+0x8>
    1a4a:	0f 92       	push	r0
    1a4c:	cd b7       	in	r28, 0x3d	; 61
    1a4e:	de b7       	in	r29, 0x3e	; 62
    1a50:	8a 83       	std	Y+2, r24	; 0x02
    1a52:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1a54:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1a56:	8b 81       	ldd	r24, Y+3	; 0x03
    1a58:	88 30       	cpi	r24, 0x08	; 8
    1a5a:	08 f0       	brcs	.+2      	; 0x1a5e <GPIO_readPin+0x1c>
    1a5c:	84 c0       	rjmp	.+264    	; 0x1b66 <GPIO_readPin+0x124>
    1a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a60:	84 30       	cpi	r24, 0x04	; 4
    1a62:	08 f0       	brcs	.+2      	; 0x1a66 <GPIO_readPin+0x24>
    1a64:	80 c0       	rjmp	.+256    	; 0x1b66 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1a66:	8a 81       	ldd	r24, Y+2	; 0x02
    1a68:	28 2f       	mov	r18, r24
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	3d 83       	std	Y+5, r19	; 0x05
    1a6e:	2c 83       	std	Y+4, r18	; 0x04
    1a70:	4c 81       	ldd	r20, Y+4	; 0x04
    1a72:	5d 81       	ldd	r21, Y+5	; 0x05
    1a74:	41 30       	cpi	r20, 0x01	; 1
    1a76:	51 05       	cpc	r21, r1
    1a78:	79 f1       	breq	.+94     	; 0x1ad8 <GPIO_readPin+0x96>
    1a7a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a7c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a7e:	82 30       	cpi	r24, 0x02	; 2
    1a80:	91 05       	cpc	r25, r1
    1a82:	34 f4       	brge	.+12     	; 0x1a90 <GPIO_readPin+0x4e>
    1a84:	2c 81       	ldd	r18, Y+4	; 0x04
    1a86:	3d 81       	ldd	r19, Y+5	; 0x05
    1a88:	21 15       	cp	r18, r1
    1a8a:	31 05       	cpc	r19, r1
    1a8c:	69 f0       	breq	.+26     	; 0x1aa8 <GPIO_readPin+0x66>
    1a8e:	6b c0       	rjmp	.+214    	; 0x1b66 <GPIO_readPin+0x124>
    1a90:	4c 81       	ldd	r20, Y+4	; 0x04
    1a92:	5d 81       	ldd	r21, Y+5	; 0x05
    1a94:	42 30       	cpi	r20, 0x02	; 2
    1a96:	51 05       	cpc	r21, r1
    1a98:	b9 f1       	breq	.+110    	; 0x1b08 <GPIO_readPin+0xc6>
    1a9a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a9c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a9e:	83 30       	cpi	r24, 0x03	; 3
    1aa0:	91 05       	cpc	r25, r1
    1aa2:	09 f4       	brne	.+2      	; 0x1aa6 <GPIO_readPin+0x64>
    1aa4:	49 c0       	rjmp	.+146    	; 0x1b38 <GPIO_readPin+0xf6>
    1aa6:	5f c0       	rjmp	.+190    	; 0x1b66 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1aa8:	e9 e3       	ldi	r30, 0x39	; 57
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	80 81       	ld	r24, Z
    1aae:	28 2f       	mov	r18, r24
    1ab0:	30 e0       	ldi	r19, 0x00	; 0
    1ab2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab4:	88 2f       	mov	r24, r24
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	a9 01       	movw	r20, r18
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <GPIO_readPin+0x7e>
    1abc:	55 95       	asr	r21
    1abe:	47 95       	ror	r20
    1ac0:	8a 95       	dec	r24
    1ac2:	e2 f7       	brpl	.-8      	; 0x1abc <GPIO_readPin+0x7a>
    1ac4:	ca 01       	movw	r24, r20
    1ac6:	81 70       	andi	r24, 0x01	; 1
    1ac8:	90 70       	andi	r25, 0x00	; 0
    1aca:	88 23       	and	r24, r24
    1acc:	19 f0       	breq	.+6      	; 0x1ad4 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1ace:	81 e0       	ldi	r24, 0x01	; 1
    1ad0:	89 83       	std	Y+1, r24	; 0x01
    1ad2:	49 c0       	rjmp	.+146    	; 0x1b66 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ad4:	19 82       	std	Y+1, r1	; 0x01
    1ad6:	47 c0       	rjmp	.+142    	; 0x1b66 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1ad8:	e6 e3       	ldi	r30, 0x36	; 54
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	80 81       	ld	r24, Z
    1ade:	28 2f       	mov	r18, r24
    1ae0:	30 e0       	ldi	r19, 0x00	; 0
    1ae2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae4:	88 2f       	mov	r24, r24
    1ae6:	90 e0       	ldi	r25, 0x00	; 0
    1ae8:	a9 01       	movw	r20, r18
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <GPIO_readPin+0xae>
    1aec:	55 95       	asr	r21
    1aee:	47 95       	ror	r20
    1af0:	8a 95       	dec	r24
    1af2:	e2 f7       	brpl	.-8      	; 0x1aec <GPIO_readPin+0xaa>
    1af4:	ca 01       	movw	r24, r20
    1af6:	81 70       	andi	r24, 0x01	; 1
    1af8:	90 70       	andi	r25, 0x00	; 0
    1afa:	88 23       	and	r24, r24
    1afc:	19 f0       	breq	.+6      	; 0x1b04 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1afe:	81 e0       	ldi	r24, 0x01	; 1
    1b00:	89 83       	std	Y+1, r24	; 0x01
    1b02:	31 c0       	rjmp	.+98     	; 0x1b66 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b04:	19 82       	std	Y+1, r1	; 0x01
    1b06:	2f c0       	rjmp	.+94     	; 0x1b66 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1b08:	e3 e3       	ldi	r30, 0x33	; 51
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	80 81       	ld	r24, Z
    1b0e:	28 2f       	mov	r18, r24
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	8b 81       	ldd	r24, Y+3	; 0x03
    1b14:	88 2f       	mov	r24, r24
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	a9 01       	movw	r20, r18
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <GPIO_readPin+0xde>
    1b1c:	55 95       	asr	r21
    1b1e:	47 95       	ror	r20
    1b20:	8a 95       	dec	r24
    1b22:	e2 f7       	brpl	.-8      	; 0x1b1c <GPIO_readPin+0xda>
    1b24:	ca 01       	movw	r24, r20
    1b26:	81 70       	andi	r24, 0x01	; 1
    1b28:	90 70       	andi	r25, 0x00	; 0
    1b2a:	88 23       	and	r24, r24
    1b2c:	19 f0       	breq	.+6      	; 0x1b34 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	89 83       	std	Y+1, r24	; 0x01
    1b32:	19 c0       	rjmp	.+50     	; 0x1b66 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b34:	19 82       	std	Y+1, r1	; 0x01
    1b36:	17 c0       	rjmp	.+46     	; 0x1b66 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1b38:	e0 e3       	ldi	r30, 0x30	; 48
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	80 81       	ld	r24, Z
    1b3e:	28 2f       	mov	r18, r24
    1b40:	30 e0       	ldi	r19, 0x00	; 0
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	88 2f       	mov	r24, r24
    1b46:	90 e0       	ldi	r25, 0x00	; 0
    1b48:	a9 01       	movw	r20, r18
    1b4a:	02 c0       	rjmp	.+4      	; 0x1b50 <GPIO_readPin+0x10e>
    1b4c:	55 95       	asr	r21
    1b4e:	47 95       	ror	r20
    1b50:	8a 95       	dec	r24
    1b52:	e2 f7       	brpl	.-8      	; 0x1b4c <GPIO_readPin+0x10a>
    1b54:	ca 01       	movw	r24, r20
    1b56:	81 70       	andi	r24, 0x01	; 1
    1b58:	90 70       	andi	r25, 0x00	; 0
    1b5a:	88 23       	and	r24, r24
    1b5c:	19 f0       	breq	.+6      	; 0x1b64 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1b5e:	81 e0       	ldi	r24, 0x01	; 1
    1b60:	89 83       	std	Y+1, r24	; 0x01
    1b62:	01 c0       	rjmp	.+2      	; 0x1b66 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b64:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1b66:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b68:	0f 90       	pop	r0
    1b6a:	0f 90       	pop	r0
    1b6c:	0f 90       	pop	r0
    1b6e:	0f 90       	pop	r0
    1b70:	0f 90       	pop	r0
    1b72:	cf 91       	pop	r28
    1b74:	df 91       	pop	r29
    1b76:	08 95       	ret

00001b78 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1b78:	df 93       	push	r29
    1b7a:	cf 93       	push	r28
    1b7c:	00 d0       	rcall	.+0      	; 0x1b7e <GPIO_setupPortDirection+0x6>
    1b7e:	00 d0       	rcall	.+0      	; 0x1b80 <GPIO_setupPortDirection+0x8>
    1b80:	cd b7       	in	r28, 0x3d	; 61
    1b82:	de b7       	in	r29, 0x3e	; 62
    1b84:	89 83       	std	Y+1, r24	; 0x01
    1b86:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b88:	89 81       	ldd	r24, Y+1	; 0x01
    1b8a:	84 30       	cpi	r24, 0x04	; 4
    1b8c:	90 f5       	brcc	.+100    	; 0x1bf2 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1b8e:	89 81       	ldd	r24, Y+1	; 0x01
    1b90:	28 2f       	mov	r18, r24
    1b92:	30 e0       	ldi	r19, 0x00	; 0
    1b94:	3c 83       	std	Y+4, r19	; 0x04
    1b96:	2b 83       	std	Y+3, r18	; 0x03
    1b98:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b9c:	81 30       	cpi	r24, 0x01	; 1
    1b9e:	91 05       	cpc	r25, r1
    1ba0:	d1 f0       	breq	.+52     	; 0x1bd6 <GPIO_setupPortDirection+0x5e>
    1ba2:	2b 81       	ldd	r18, Y+3	; 0x03
    1ba4:	3c 81       	ldd	r19, Y+4	; 0x04
    1ba6:	22 30       	cpi	r18, 0x02	; 2
    1ba8:	31 05       	cpc	r19, r1
    1baa:	2c f4       	brge	.+10     	; 0x1bb6 <GPIO_setupPortDirection+0x3e>
    1bac:	8b 81       	ldd	r24, Y+3	; 0x03
    1bae:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb0:	00 97       	sbiw	r24, 0x00	; 0
    1bb2:	61 f0       	breq	.+24     	; 0x1bcc <GPIO_setupPortDirection+0x54>
    1bb4:	1e c0       	rjmp	.+60     	; 0x1bf2 <GPIO_setupPortDirection+0x7a>
    1bb6:	2b 81       	ldd	r18, Y+3	; 0x03
    1bb8:	3c 81       	ldd	r19, Y+4	; 0x04
    1bba:	22 30       	cpi	r18, 0x02	; 2
    1bbc:	31 05       	cpc	r19, r1
    1bbe:	81 f0       	breq	.+32     	; 0x1be0 <GPIO_setupPortDirection+0x68>
    1bc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc2:	9c 81       	ldd	r25, Y+4	; 0x04
    1bc4:	83 30       	cpi	r24, 0x03	; 3
    1bc6:	91 05       	cpc	r25, r1
    1bc8:	81 f0       	breq	.+32     	; 0x1bea <GPIO_setupPortDirection+0x72>
    1bca:	13 c0       	rjmp	.+38     	; 0x1bf2 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1bcc:	ea e3       	ldi	r30, 0x3A	; 58
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd2:	80 83       	st	Z, r24
    1bd4:	0e c0       	rjmp	.+28     	; 0x1bf2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1bd6:	e7 e3       	ldi	r30, 0x37	; 55
    1bd8:	f0 e0       	ldi	r31, 0x00	; 0
    1bda:	8a 81       	ldd	r24, Y+2	; 0x02
    1bdc:	80 83       	st	Z, r24
    1bde:	09 c0       	rjmp	.+18     	; 0x1bf2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1be0:	e4 e3       	ldi	r30, 0x34	; 52
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	8a 81       	ldd	r24, Y+2	; 0x02
    1be6:	80 83       	st	Z, r24
    1be8:	04 c0       	rjmp	.+8      	; 0x1bf2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1bea:	e1 e3       	ldi	r30, 0x31	; 49
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf0:	80 83       	st	Z, r24
			break;
		}
	}
}
    1bf2:	0f 90       	pop	r0
    1bf4:	0f 90       	pop	r0
    1bf6:	0f 90       	pop	r0
    1bf8:	0f 90       	pop	r0
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	00 d0       	rcall	.+0      	; 0x1c06 <GPIO_writePort+0x6>
    1c06:	00 d0       	rcall	.+0      	; 0x1c08 <GPIO_writePort+0x8>
    1c08:	cd b7       	in	r28, 0x3d	; 61
    1c0a:	de b7       	in	r29, 0x3e	; 62
    1c0c:	89 83       	std	Y+1, r24	; 0x01
    1c0e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c10:	89 81       	ldd	r24, Y+1	; 0x01
    1c12:	84 30       	cpi	r24, 0x04	; 4
    1c14:	90 f5       	brcc	.+100    	; 0x1c7a <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1c16:	89 81       	ldd	r24, Y+1	; 0x01
    1c18:	28 2f       	mov	r18, r24
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	3c 83       	std	Y+4, r19	; 0x04
    1c1e:	2b 83       	std	Y+3, r18	; 0x03
    1c20:	8b 81       	ldd	r24, Y+3	; 0x03
    1c22:	9c 81       	ldd	r25, Y+4	; 0x04
    1c24:	81 30       	cpi	r24, 0x01	; 1
    1c26:	91 05       	cpc	r25, r1
    1c28:	d1 f0       	breq	.+52     	; 0x1c5e <GPIO_writePort+0x5e>
    1c2a:	2b 81       	ldd	r18, Y+3	; 0x03
    1c2c:	3c 81       	ldd	r19, Y+4	; 0x04
    1c2e:	22 30       	cpi	r18, 0x02	; 2
    1c30:	31 05       	cpc	r19, r1
    1c32:	2c f4       	brge	.+10     	; 0x1c3e <GPIO_writePort+0x3e>
    1c34:	8b 81       	ldd	r24, Y+3	; 0x03
    1c36:	9c 81       	ldd	r25, Y+4	; 0x04
    1c38:	00 97       	sbiw	r24, 0x00	; 0
    1c3a:	61 f0       	breq	.+24     	; 0x1c54 <GPIO_writePort+0x54>
    1c3c:	1e c0       	rjmp	.+60     	; 0x1c7a <GPIO_writePort+0x7a>
    1c3e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c40:	3c 81       	ldd	r19, Y+4	; 0x04
    1c42:	22 30       	cpi	r18, 0x02	; 2
    1c44:	31 05       	cpc	r19, r1
    1c46:	81 f0       	breq	.+32     	; 0x1c68 <GPIO_writePort+0x68>
    1c48:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c4c:	83 30       	cpi	r24, 0x03	; 3
    1c4e:	91 05       	cpc	r25, r1
    1c50:	81 f0       	breq	.+32     	; 0x1c72 <GPIO_writePort+0x72>
    1c52:	13 c0       	rjmp	.+38     	; 0x1c7a <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1c54:	eb e3       	ldi	r30, 0x3B	; 59
    1c56:	f0 e0       	ldi	r31, 0x00	; 0
    1c58:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5a:	80 83       	st	Z, r24
    1c5c:	0e c0       	rjmp	.+28     	; 0x1c7a <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1c5e:	e8 e3       	ldi	r30, 0x38	; 56
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	8a 81       	ldd	r24, Y+2	; 0x02
    1c64:	80 83       	st	Z, r24
    1c66:	09 c0       	rjmp	.+18     	; 0x1c7a <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1c68:	e5 e3       	ldi	r30, 0x35	; 53
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6e:	80 83       	st	Z, r24
    1c70:	04 c0       	rjmp	.+8      	; 0x1c7a <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1c72:	e2 e3       	ldi	r30, 0x32	; 50
    1c74:	f0 e0       	ldi	r31, 0x00	; 0
    1c76:	8a 81       	ldd	r24, Y+2	; 0x02
    1c78:	80 83       	st	Z, r24
			break;
		}
	}
}
    1c7a:	0f 90       	pop	r0
    1c7c:	0f 90       	pop	r0
    1c7e:	0f 90       	pop	r0
    1c80:	0f 90       	pop	r0
    1c82:	cf 91       	pop	r28
    1c84:	df 91       	pop	r29
    1c86:	08 95       	ret

00001c88 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1c88:	df 93       	push	r29
    1c8a:	cf 93       	push	r28
    1c8c:	00 d0       	rcall	.+0      	; 0x1c8e <GPIO_readPort+0x6>
    1c8e:	00 d0       	rcall	.+0      	; 0x1c90 <GPIO_readPort+0x8>
    1c90:	cd b7       	in	r28, 0x3d	; 61
    1c92:	de b7       	in	r29, 0x3e	; 62
    1c94:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1c96:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c98:	8a 81       	ldd	r24, Y+2	; 0x02
    1c9a:	84 30       	cpi	r24, 0x04	; 4
    1c9c:	90 f5       	brcc	.+100    	; 0x1d02 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1c9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca0:	28 2f       	mov	r18, r24
    1ca2:	30 e0       	ldi	r19, 0x00	; 0
    1ca4:	3c 83       	std	Y+4, r19	; 0x04
    1ca6:	2b 83       	std	Y+3, r18	; 0x03
    1ca8:	8b 81       	ldd	r24, Y+3	; 0x03
    1caa:	9c 81       	ldd	r25, Y+4	; 0x04
    1cac:	81 30       	cpi	r24, 0x01	; 1
    1cae:	91 05       	cpc	r25, r1
    1cb0:	d1 f0       	breq	.+52     	; 0x1ce6 <GPIO_readPort+0x5e>
    1cb2:	2b 81       	ldd	r18, Y+3	; 0x03
    1cb4:	3c 81       	ldd	r19, Y+4	; 0x04
    1cb6:	22 30       	cpi	r18, 0x02	; 2
    1cb8:	31 05       	cpc	r19, r1
    1cba:	2c f4       	brge	.+10     	; 0x1cc6 <GPIO_readPort+0x3e>
    1cbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cbe:	9c 81       	ldd	r25, Y+4	; 0x04
    1cc0:	00 97       	sbiw	r24, 0x00	; 0
    1cc2:	61 f0       	breq	.+24     	; 0x1cdc <GPIO_readPort+0x54>
    1cc4:	1e c0       	rjmp	.+60     	; 0x1d02 <GPIO_readPort+0x7a>
    1cc6:	2b 81       	ldd	r18, Y+3	; 0x03
    1cc8:	3c 81       	ldd	r19, Y+4	; 0x04
    1cca:	22 30       	cpi	r18, 0x02	; 2
    1ccc:	31 05       	cpc	r19, r1
    1cce:	81 f0       	breq	.+32     	; 0x1cf0 <GPIO_readPort+0x68>
    1cd0:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd2:	9c 81       	ldd	r25, Y+4	; 0x04
    1cd4:	83 30       	cpi	r24, 0x03	; 3
    1cd6:	91 05       	cpc	r25, r1
    1cd8:	81 f0       	breq	.+32     	; 0x1cfa <GPIO_readPort+0x72>
    1cda:	13 c0       	rjmp	.+38     	; 0x1d02 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1cdc:	e9 e3       	ldi	r30, 0x39	; 57
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	80 81       	ld	r24, Z
    1ce2:	89 83       	std	Y+1, r24	; 0x01
    1ce4:	0e c0       	rjmp	.+28     	; 0x1d02 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1ce6:	e6 e3       	ldi	r30, 0x36	; 54
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	89 83       	std	Y+1, r24	; 0x01
    1cee:	09 c0       	rjmp	.+18     	; 0x1d02 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1cf0:	e3 e3       	ldi	r30, 0x33	; 51
    1cf2:	f0 e0       	ldi	r31, 0x00	; 0
    1cf4:	80 81       	ld	r24, Z
    1cf6:	89 83       	std	Y+1, r24	; 0x01
    1cf8:	04 c0       	rjmp	.+8      	; 0x1d02 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1cfa:	e0 e3       	ldi	r30, 0x30	; 48
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	80 81       	ld	r24, Z
    1d00:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1d02:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d04:	0f 90       	pop	r0
    1d06:	0f 90       	pop	r0
    1d08:	0f 90       	pop	r0
    1d0a:	0f 90       	pop	r0
    1d0c:	cf 91       	pop	r28
    1d0e:	df 91       	pop	r29
    1d10:	08 95       	ret

00001d12 <Timer1_init>:

void (*CallBack_Ptr)(void) = NULL_PTR; // Initialize a function pointer to NULL

// Initialize Timer1 with the provided configuration
void Timer1_init(const Timer1_ConfigType *Config_Ptr)
{
    1d12:	df 93       	push	r29
    1d14:	cf 93       	push	r28
    1d16:	00 d0       	rcall	.+0      	; 0x1d18 <Timer1_init+0x6>
    1d18:	cd b7       	in	r28, 0x3d	; 61
    1d1a:	de b7       	in	r29, 0x3e	; 62
    1d1c:	9a 83       	std	Y+2, r25	; 0x02
    1d1e:	89 83       	std	Y+1, r24	; 0x01
    // Check if the mode is CTC Mode
    if (Config_Ptr->mode == CTC_Mode) {
    1d20:	e9 81       	ldd	r30, Y+1	; 0x01
    1d22:	fa 81       	ldd	r31, Y+2	; 0x02
    1d24:	85 81       	ldd	r24, Z+5	; 0x05
    1d26:	84 30       	cpi	r24, 0x04	; 4
    1d28:	91 f5       	brne	.+100    	; 0x1d8e <Timer1_init+0x7c>
        SET_BIT(TCCR1A, FOC1A);  // Set Force Output Compare A (FOC1A) bit
    1d2a:	af e4       	ldi	r26, 0x4F	; 79
    1d2c:	b0 e0       	ldi	r27, 0x00	; 0
    1d2e:	ef e4       	ldi	r30, 0x4F	; 79
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	80 81       	ld	r24, Z
    1d34:	88 60       	ori	r24, 0x08	; 8
    1d36:	8c 93       	st	X, r24
        SET_BIT(TCCR1B, WGM12);  // Set Waveform Generation Mode (WGM12) bit
    1d38:	ae e4       	ldi	r26, 0x4E	; 78
    1d3a:	b0 e0       	ldi	r27, 0x00	; 0
    1d3c:	ee e4       	ldi	r30, 0x4E	; 78
    1d3e:	f0 e0       	ldi	r31, 0x00	; 0
    1d40:	80 81       	ld	r24, Z
    1d42:	88 60       	ori	r24, 0x08	; 8
    1d44:	8c 93       	st	X, r24
        TCCR1B |= Config_Ptr->prescaler; // Set the prescaler value
    1d46:	ae e4       	ldi	r26, 0x4E	; 78
    1d48:	b0 e0       	ldi	r27, 0x00	; 0
    1d4a:	ee e4       	ldi	r30, 0x4E	; 78
    1d4c:	f0 e0       	ldi	r31, 0x00	; 0
    1d4e:	90 81       	ld	r25, Z
    1d50:	e9 81       	ldd	r30, Y+1	; 0x01
    1d52:	fa 81       	ldd	r31, Y+2	; 0x02
    1d54:	84 81       	ldd	r24, Z+4	; 0x04
    1d56:	89 2b       	or	r24, r25
    1d58:	8c 93       	st	X, r24
        TCNT1 = Config_Ptr->intial_value; // Set the initial value of the timer
    1d5a:	ac e4       	ldi	r26, 0x4C	; 76
    1d5c:	b0 e0       	ldi	r27, 0x00	; 0
    1d5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d60:	fa 81       	ldd	r31, Y+2	; 0x02
    1d62:	80 81       	ld	r24, Z
    1d64:	91 81       	ldd	r25, Z+1	; 0x01
    1d66:	11 96       	adiw	r26, 0x01	; 1
    1d68:	9c 93       	st	X, r25
    1d6a:	8e 93       	st	-X, r24
        OCR1A = Config_Ptr->compare_value; // Set the compare value for generating interrupts
    1d6c:	aa e4       	ldi	r26, 0x4A	; 74
    1d6e:	b0 e0       	ldi	r27, 0x00	; 0
    1d70:	e9 81       	ldd	r30, Y+1	; 0x01
    1d72:	fa 81       	ldd	r31, Y+2	; 0x02
    1d74:	82 81       	ldd	r24, Z+2	; 0x02
    1d76:	93 81       	ldd	r25, Z+3	; 0x03
    1d78:	11 96       	adiw	r26, 0x01	; 1
    1d7a:	9c 93       	st	X, r25
    1d7c:	8e 93       	st	-X, r24
        SET_BIT(TIMSK, OCIE1A); // Enable Output Compare A Match interrupt
    1d7e:	a9 e5       	ldi	r26, 0x59	; 89
    1d80:	b0 e0       	ldi	r27, 0x00	; 0
    1d82:	e9 e5       	ldi	r30, 0x59	; 89
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	80 81       	ld	r24, Z
    1d88:	80 61       	ori	r24, 0x10	; 16
    1d8a:	8c 93       	st	X, r24
    1d8c:	21 c0       	rjmp	.+66     	; 0x1dd0 <Timer1_init+0xbe>
    } else {
        SET_BIT(TCCR1A, FOC1A); // Set Force Output Compare A (FOC1A) bit
    1d8e:	af e4       	ldi	r26, 0x4F	; 79
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	ef e4       	ldi	r30, 0x4F	; 79
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	88 60       	ori	r24, 0x08	; 8
    1d9a:	8c 93       	st	X, r24
        TCCR1B |= Config_Ptr->prescaler; // Set the prescaler value
    1d9c:	ae e4       	ldi	r26, 0x4E	; 78
    1d9e:	b0 e0       	ldi	r27, 0x00	; 0
    1da0:	ee e4       	ldi	r30, 0x4E	; 78
    1da2:	f0 e0       	ldi	r31, 0x00	; 0
    1da4:	90 81       	ld	r25, Z
    1da6:	e9 81       	ldd	r30, Y+1	; 0x01
    1da8:	fa 81       	ldd	r31, Y+2	; 0x02
    1daa:	84 81       	ldd	r24, Z+4	; 0x04
    1dac:	89 2b       	or	r24, r25
    1dae:	8c 93       	st	X, r24
        TCNT1 = Config_Ptr->intial_value; // Set the initial value of the timer
    1db0:	ac e4       	ldi	r26, 0x4C	; 76
    1db2:	b0 e0       	ldi	r27, 0x00	; 0
    1db4:	e9 81       	ldd	r30, Y+1	; 0x01
    1db6:	fa 81       	ldd	r31, Y+2	; 0x02
    1db8:	80 81       	ld	r24, Z
    1dba:	91 81       	ldd	r25, Z+1	; 0x01
    1dbc:	11 96       	adiw	r26, 0x01	; 1
    1dbe:	9c 93       	st	X, r25
    1dc0:	8e 93       	st	-X, r24
        SET_BIT(TIMSK, TOIE1); // Enable Timer Overflow interrupt
    1dc2:	a9 e5       	ldi	r26, 0x59	; 89
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	e9 e5       	ldi	r30, 0x59	; 89
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	84 60       	ori	r24, 0x04	; 4
    1dce:	8c 93       	st	X, r24
    }
}
    1dd0:	0f 90       	pop	r0
    1dd2:	0f 90       	pop	r0
    1dd4:	cf 91       	pop	r28
    1dd6:	df 91       	pop	r29
    1dd8:	08 95       	ret

00001dda <Timer1_deInit>:

// Deinitialize Timer1 by resetting its registers and callback function pointer
void Timer1_deInit(void)
{
    1dda:	df 93       	push	r29
    1ddc:	cf 93       	push	r28
    1dde:	cd b7       	in	r28, 0x3d	; 61
    1de0:	de b7       	in	r29, 0x3e	; 62
    TCCR1A = 0; // Reset Timer Control Register A
    1de2:	ef e4       	ldi	r30, 0x4F	; 79
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	10 82       	st	Z, r1
    TIMSK = 0;  // Reset Timer Interrupt Mask Register
    1de8:	e9 e5       	ldi	r30, 0x59	; 89
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	10 82       	st	Z, r1
    CallBack_Ptr = NULL_PTR; // Set the callback function pointer to NULL
    1dee:	10 92 87 00 	sts	0x0087, r1
    1df2:	10 92 86 00 	sts	0x0086, r1
}
    1df6:	cf 91       	pop	r28
    1df8:	df 91       	pop	r29
    1dfa:	08 95       	ret

00001dfc <Timer1_setCallBack>:

/*
 * Set a callback function to be called on timer events
 */
void Timer1_setCallBack(void(*a_ptr)(void))
{
    1dfc:	df 93       	push	r29
    1dfe:	cf 93       	push	r28
    1e00:	00 d0       	rcall	.+0      	; 0x1e02 <Timer1_setCallBack+0x6>
    1e02:	cd b7       	in	r28, 0x3d	; 61
    1e04:	de b7       	in	r29, 0x3e	; 62
    1e06:	9a 83       	std	Y+2, r25	; 0x02
    1e08:	89 83       	std	Y+1, r24	; 0x01
    CallBack_Ptr = a_ptr; // Set the callback function pointer
    1e0a:	89 81       	ldd	r24, Y+1	; 0x01
    1e0c:	9a 81       	ldd	r25, Y+2	; 0x02
    1e0e:	90 93 87 00 	sts	0x0087, r25
    1e12:	80 93 86 00 	sts	0x0086, r24
}
    1e16:	0f 90       	pop	r0
    1e18:	0f 90       	pop	r0
    1e1a:	cf 91       	pop	r28
    1e1c:	df 91       	pop	r29
    1e1e:	08 95       	ret

00001e20 <__vector_7>:

// Interrupt Service Routine (ISR) for the Timer1 Output Compare A Match
ISR(TIMER1_COMPA_vect)
{
    1e20:	1f 92       	push	r1
    1e22:	0f 92       	push	r0
    1e24:	0f b6       	in	r0, 0x3f	; 63
    1e26:	0f 92       	push	r0
    1e28:	11 24       	eor	r1, r1
    1e2a:	2f 93       	push	r18
    1e2c:	3f 93       	push	r19
    1e2e:	4f 93       	push	r20
    1e30:	5f 93       	push	r21
    1e32:	6f 93       	push	r22
    1e34:	7f 93       	push	r23
    1e36:	8f 93       	push	r24
    1e38:	9f 93       	push	r25
    1e3a:	af 93       	push	r26
    1e3c:	bf 93       	push	r27
    1e3e:	ef 93       	push	r30
    1e40:	ff 93       	push	r31
    1e42:	df 93       	push	r29
    1e44:	cf 93       	push	r28
    1e46:	cd b7       	in	r28, 0x3d	; 61
    1e48:	de b7       	in	r29, 0x3e	; 62
    TCNT1 = 0; // Reset the timer
    1e4a:	ec e4       	ldi	r30, 0x4C	; 76
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	11 82       	std	Z+1, r1	; 0x01
    1e50:	10 82       	st	Z, r1
    if (CallBack_Ptr != NULL_PTR)
    1e52:	80 91 86 00 	lds	r24, 0x0086
    1e56:	90 91 87 00 	lds	r25, 0x0087
    1e5a:	00 97       	sbiw	r24, 0x00	; 0
    1e5c:	29 f0       	breq	.+10     	; 0x1e68 <__vector_7+0x48>
    {
        CallBack_Ptr(); // Call the callback function if it is not NULL
    1e5e:	e0 91 86 00 	lds	r30, 0x0086
    1e62:	f0 91 87 00 	lds	r31, 0x0087
    1e66:	09 95       	icall
    }
}
    1e68:	cf 91       	pop	r28
    1e6a:	df 91       	pop	r29
    1e6c:	ff 91       	pop	r31
    1e6e:	ef 91       	pop	r30
    1e70:	bf 91       	pop	r27
    1e72:	af 91       	pop	r26
    1e74:	9f 91       	pop	r25
    1e76:	8f 91       	pop	r24
    1e78:	7f 91       	pop	r23
    1e7a:	6f 91       	pop	r22
    1e7c:	5f 91       	pop	r21
    1e7e:	4f 91       	pop	r20
    1e80:	3f 91       	pop	r19
    1e82:	2f 91       	pop	r18
    1e84:	0f 90       	pop	r0
    1e86:	0f be       	out	0x3f, r0	; 63
    1e88:	0f 90       	pop	r0
    1e8a:	1f 90       	pop	r1
    1e8c:	18 95       	reti

00001e8e <__vector_9>:

// Interrupt Service Routine (ISR) for the Timer1 Overflow
ISR(TIMER1_OVF_vect)
{
    1e8e:	1f 92       	push	r1
    1e90:	0f 92       	push	r0
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	0f 92       	push	r0
    1e96:	11 24       	eor	r1, r1
    1e98:	2f 93       	push	r18
    1e9a:	3f 93       	push	r19
    1e9c:	4f 93       	push	r20
    1e9e:	5f 93       	push	r21
    1ea0:	6f 93       	push	r22
    1ea2:	7f 93       	push	r23
    1ea4:	8f 93       	push	r24
    1ea6:	9f 93       	push	r25
    1ea8:	af 93       	push	r26
    1eaa:	bf 93       	push	r27
    1eac:	ef 93       	push	r30
    1eae:	ff 93       	push	r31
    1eb0:	df 93       	push	r29
    1eb2:	cf 93       	push	r28
    1eb4:	cd b7       	in	r28, 0x3d	; 61
    1eb6:	de b7       	in	r29, 0x3e	; 62
    TCNT1 = 0; // Reset the timer
    1eb8:	ec e4       	ldi	r30, 0x4C	; 76
    1eba:	f0 e0       	ldi	r31, 0x00	; 0
    1ebc:	11 82       	std	Z+1, r1	; 0x01
    1ebe:	10 82       	st	Z, r1
    if (CallBack_Ptr != NULL_PTR)
    1ec0:	80 91 86 00 	lds	r24, 0x0086
    1ec4:	90 91 87 00 	lds	r25, 0x0087
    1ec8:	00 97       	sbiw	r24, 0x00	; 0
    1eca:	29 f0       	breq	.+10     	; 0x1ed6 <__vector_9+0x48>
    {
        CallBack_Ptr(); // Call the callback function if it is not NULL
    1ecc:	e0 91 86 00 	lds	r30, 0x0086
    1ed0:	f0 91 87 00 	lds	r31, 0x0087
    1ed4:	09 95       	icall
    }
}
    1ed6:	cf 91       	pop	r28
    1ed8:	df 91       	pop	r29
    1eda:	ff 91       	pop	r31
    1edc:	ef 91       	pop	r30
    1ede:	bf 91       	pop	r27
    1ee0:	af 91       	pop	r26
    1ee2:	9f 91       	pop	r25
    1ee4:	8f 91       	pop	r24
    1ee6:	7f 91       	pop	r23
    1ee8:	6f 91       	pop	r22
    1eea:	5f 91       	pop	r21
    1eec:	4f 91       	pop	r20
    1eee:	3f 91       	pop	r19
    1ef0:	2f 91       	pop	r18
    1ef2:	0f 90       	pop	r0
    1ef4:	0f be       	out	0x3f, r0	; 63
    1ef6:	0f 90       	pop	r0
    1ef8:	1f 90       	pop	r1
    1efa:	18 95       	reti

00001efc <TWI_init>:
 
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr){
    1efc:	df 93       	push	r29
    1efe:	cf 93       	push	r28
    1f00:	00 d0       	rcall	.+0      	; 0x1f02 <TWI_init+0x6>
    1f02:	cd b7       	in	r28, 0x3d	; 61
    1f04:	de b7       	in	r29, 0x3e	; 62
    1f06:	9a 83       	std	Y+2, r25	; 0x02
    1f08:	89 83       	std	Y+1, r24	; 0x01
	 /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
	    if(Config_Ptr->bit_rate==FastMode){
    1f0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f0e:	82 81       	ldd	r24, Z+2	; 0x02
    1f10:	81 30       	cpi	r24, 0x01	; 1
    1f12:	41 f4       	brne	.+16     	; 0x1f24 <TWI_init+0x28>
	    	TWBR = 0x02;
    1f14:	e0 e2       	ldi	r30, 0x20	; 32
    1f16:	f0 e0       	ldi	r31, 0x00	; 0
    1f18:	82 e0       	ldi	r24, 0x02	; 2
    1f1a:	80 83       	st	Z, r24
	    	TWSR = 0x00;
    1f1c:	e1 e2       	ldi	r30, 0x21	; 33
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	10 82       	st	Z, r1
    1f22:	0c c0       	rjmp	.+24     	; 0x1f3c <TWI_init+0x40>
	    }
	    /* Bit Rate: 100.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
	    else if(Config_Ptr->bit_rate==NormalMode){
    1f24:	e9 81       	ldd	r30, Y+1	; 0x01
    1f26:	fa 81       	ldd	r31, Y+2	; 0x02
    1f28:	82 81       	ldd	r24, Z+2	; 0x02
    1f2a:	88 23       	and	r24, r24
    1f2c:	39 f4       	brne	.+14     	; 0x1f3c <TWI_init+0x40>
	    	TWBR = 0x32;
    1f2e:	e0 e2       	ldi	r30, 0x20	; 32
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	82 e3       	ldi	r24, 0x32	; 50
    1f34:	80 83       	st	Z, r24
	    	TWSR = 0x00;
    1f36:	e1 e2       	ldi	r30, 0x21	; 33
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	10 82       	st	Z, r1
	    }
	    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
	       General Call Recognition: Off */
	    TWAR = (1<<Config_Ptr->address); // my address = 0x01 :)
    1f3c:	a2 e2       	ldi	r26, 0x22	; 34
    1f3e:	b0 e0       	ldi	r27, 0x00	; 0
    1f40:	e9 81       	ldd	r30, Y+1	; 0x01
    1f42:	fa 81       	ldd	r31, Y+2	; 0x02
    1f44:	80 81       	ld	r24, Z
    1f46:	91 81       	ldd	r25, Z+1	; 0x01
    1f48:	9c 01       	movw	r18, r24
    1f4a:	81 e0       	ldi	r24, 0x01	; 1
    1f4c:	90 e0       	ldi	r25, 0x00	; 0
    1f4e:	02 2e       	mov	r0, r18
    1f50:	02 c0       	rjmp	.+4      	; 0x1f56 <TWI_init+0x5a>
    1f52:	88 0f       	add	r24, r24
    1f54:	99 1f       	adc	r25, r25
    1f56:	0a 94       	dec	r0
    1f58:	e2 f7       	brpl	.-8      	; 0x1f52 <TWI_init+0x56>
    1f5a:	8c 93       	st	X, r24
	    TWCR = (1<<TWEN); /* enable TWI */
    1f5c:	e6 e5       	ldi	r30, 0x56	; 86
    1f5e:	f0 e0       	ldi	r31, 0x00	; 0
    1f60:	84 e0       	ldi	r24, 0x04	; 4
    1f62:	80 83       	st	Z, r24
}
    1f64:	0f 90       	pop	r0
    1f66:	0f 90       	pop	r0
    1f68:	cf 91       	pop	r28
    1f6a:	df 91       	pop	r29
    1f6c:	08 95       	ret

00001f6e <TWI_start>:


void TWI_start(void)
{
    1f6e:	df 93       	push	r29
    1f70:	cf 93       	push	r28
    1f72:	cd b7       	in	r28, 0x3d	; 61
    1f74:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1f76:	e6 e5       	ldi	r30, 0x56	; 86
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	84 ea       	ldi	r24, 0xA4	; 164
    1f7c:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1f7e:	e6 e5       	ldi	r30, 0x56	; 86
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	80 81       	ld	r24, Z
    1f84:	88 23       	and	r24, r24
    1f86:	dc f7       	brge	.-10     	; 0x1f7e <TWI_start+0x10>
}
    1f88:	cf 91       	pop	r28
    1f8a:	df 91       	pop	r29
    1f8c:	08 95       	ret

00001f8e <TWI_stop>:

void TWI_stop(void)
{
    1f8e:	df 93       	push	r29
    1f90:	cf 93       	push	r28
    1f92:	cd b7       	in	r28, 0x3d	; 61
    1f94:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1f96:	e6 e5       	ldi	r30, 0x56	; 86
    1f98:	f0 e0       	ldi	r31, 0x00	; 0
    1f9a:	84 e9       	ldi	r24, 0x94	; 148
    1f9c:	80 83       	st	Z, r24
}
    1f9e:	cf 91       	pop	r28
    1fa0:	df 91       	pop	r29
    1fa2:	08 95       	ret

00001fa4 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1fa4:	df 93       	push	r29
    1fa6:	cf 93       	push	r28
    1fa8:	0f 92       	push	r0
    1faa:	cd b7       	in	r28, 0x3d	; 61
    1fac:	de b7       	in	r29, 0x3e	; 62
    1fae:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1fb0:	e3 e2       	ldi	r30, 0x23	; 35
    1fb2:	f0 e0       	ldi	r31, 0x00	; 0
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1fb8:	e6 e5       	ldi	r30, 0x56	; 86
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	84 e8       	ldi	r24, 0x84	; 132
    1fbe:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1fc0:	e6 e5       	ldi	r30, 0x56	; 86
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	80 81       	ld	r24, Z
    1fc6:	88 23       	and	r24, r24
    1fc8:	dc f7       	brge	.-10     	; 0x1fc0 <TWI_writeByte+0x1c>
}
    1fca:	0f 90       	pop	r0
    1fcc:	cf 91       	pop	r28
    1fce:	df 91       	pop	r29
    1fd0:	08 95       	ret

00001fd2 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1fd2:	df 93       	push	r29
    1fd4:	cf 93       	push	r28
    1fd6:	cd b7       	in	r28, 0x3d	; 61
    1fd8:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1fda:	e6 e5       	ldi	r30, 0x56	; 86
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	84 ec       	ldi	r24, 0xC4	; 196
    1fe0:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1fe2:	e6 e5       	ldi	r30, 0x56	; 86
    1fe4:	f0 e0       	ldi	r31, 0x00	; 0
    1fe6:	80 81       	ld	r24, Z
    1fe8:	88 23       	and	r24, r24
    1fea:	dc f7       	brge	.-10     	; 0x1fe2 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1fec:	e3 e2       	ldi	r30, 0x23	; 35
    1fee:	f0 e0       	ldi	r31, 0x00	; 0
    1ff0:	80 81       	ld	r24, Z
}
    1ff2:	cf 91       	pop	r28
    1ff4:	df 91       	pop	r29
    1ff6:	08 95       	ret

00001ff8 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1ff8:	df 93       	push	r29
    1ffa:	cf 93       	push	r28
    1ffc:	cd b7       	in	r28, 0x3d	; 61
    1ffe:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2000:	e6 e5       	ldi	r30, 0x56	; 86
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	84 e8       	ldi	r24, 0x84	; 132
    2006:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2008:	e6 e5       	ldi	r30, 0x56	; 86
    200a:	f0 e0       	ldi	r31, 0x00	; 0
    200c:	80 81       	ld	r24, Z
    200e:	88 23       	and	r24, r24
    2010:	dc f7       	brge	.-10     	; 0x2008 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    2012:	e3 e2       	ldi	r30, 0x23	; 35
    2014:	f0 e0       	ldi	r31, 0x00	; 0
    2016:	80 81       	ld	r24, Z
}
    2018:	cf 91       	pop	r28
    201a:	df 91       	pop	r29
    201c:	08 95       	ret

0000201e <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    201e:	df 93       	push	r29
    2020:	cf 93       	push	r28
    2022:	0f 92       	push	r0
    2024:	cd b7       	in	r28, 0x3d	; 61
    2026:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2028:	e1 e2       	ldi	r30, 0x21	; 33
    202a:	f0 e0       	ldi	r31, 0x00	; 0
    202c:	80 81       	ld	r24, Z
    202e:	88 7f       	andi	r24, 0xF8	; 248
    2030:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2032:	89 81       	ldd	r24, Y+1	; 0x01
}
    2034:	0f 90       	pop	r0
    2036:	cf 91       	pop	r28
    2038:	df 91       	pop	r29
    203a:	08 95       	ret

0000203c <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    203c:	df 93       	push	r29
    203e:	cf 93       	push	r28
    2040:	00 d0       	rcall	.+0      	; 0x2042 <UART_init+0x6>
    2042:	00 d0       	rcall	.+0      	; 0x2044 <UART_init+0x8>
    2044:	cd b7       	in	r28, 0x3d	; 61
    2046:	de b7       	in	r29, 0x3e	; 62
    2048:	9c 83       	std	Y+4, r25	; 0x04
    204a:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    204c:	1a 82       	std	Y+2, r1	; 0x02
    204e:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    2050:	eb e2       	ldi	r30, 0x2B	; 43
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	82 e0       	ldi	r24, 0x02	; 2
    2056:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    2058:	ea e2       	ldi	r30, 0x2A	; 42
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	88 e1       	ldi	r24, 0x18	; 24
    205e:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (1<<URSEL);
    2060:	e0 e4       	ldi	r30, 0x40	; 64
    2062:	f0 e0       	ldi	r31, 0x00	; 0
    2064:	80 e8       	ldi	r24, 0x80	; 128
    2066:	80 83       	st	Z, r24
	if(Config_Ptr->bit_data==Five_Bit){
    2068:	eb 81       	ldd	r30, Y+3	; 0x03
    206a:	fc 81       	ldd	r31, Y+4	; 0x04
    206c:	80 81       	ld	r24, Z
    206e:	88 23       	and	r24, r24
    2070:	b1 f4       	brne	.+44     	; 0x209e <UART_init+0x62>
		CLEAR_BIT(UCSRB,UCSZ2);
    2072:	aa e2       	ldi	r26, 0x2A	; 42
    2074:	b0 e0       	ldi	r27, 0x00	; 0
    2076:	ea e2       	ldi	r30, 0x2A	; 42
    2078:	f0 e0       	ldi	r31, 0x00	; 0
    207a:	80 81       	ld	r24, Z
    207c:	8b 7f       	andi	r24, 0xFB	; 251
    207e:	8c 93       	st	X, r24
		CLEAR_BIT(UCSRC,UCSZ1);
    2080:	a0 e4       	ldi	r26, 0x40	; 64
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	e0 e4       	ldi	r30, 0x40	; 64
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	8b 7f       	andi	r24, 0xFB	; 251
    208c:	8c 93       	st	X, r24
		CLEAR_BIT(UCSRC,UCSZ0);
    208e:	a0 e4       	ldi	r26, 0x40	; 64
    2090:	b0 e0       	ldi	r27, 0x00	; 0
    2092:	e0 e4       	ldi	r30, 0x40	; 64
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	80 81       	ld	r24, Z
    2098:	8d 7f       	andi	r24, 0xFD	; 253
    209a:	8c 93       	st	X, r24
    209c:	66 c0       	rjmp	.+204    	; 0x216a <UART_init+0x12e>
	}
	else if(Config_Ptr->bit_data ==Six_Bit){
    209e:	eb 81       	ldd	r30, Y+3	; 0x03
    20a0:	fc 81       	ldd	r31, Y+4	; 0x04
    20a2:	80 81       	ld	r24, Z
    20a4:	81 30       	cpi	r24, 0x01	; 1
    20a6:	b1 f4       	brne	.+44     	; 0x20d4 <UART_init+0x98>
		CLEAR_BIT(UCSRB,UCSZ2);
    20a8:	aa e2       	ldi	r26, 0x2A	; 42
    20aa:	b0 e0       	ldi	r27, 0x00	; 0
    20ac:	ea e2       	ldi	r30, 0x2A	; 42
    20ae:	f0 e0       	ldi	r31, 0x00	; 0
    20b0:	80 81       	ld	r24, Z
    20b2:	8b 7f       	andi	r24, 0xFB	; 251
    20b4:	8c 93       	st	X, r24
		CLEAR_BIT(UCSRC,UCSZ1);
    20b6:	a0 e4       	ldi	r26, 0x40	; 64
    20b8:	b0 e0       	ldi	r27, 0x00	; 0
    20ba:	e0 e4       	ldi	r30, 0x40	; 64
    20bc:	f0 e0       	ldi	r31, 0x00	; 0
    20be:	80 81       	ld	r24, Z
    20c0:	8b 7f       	andi	r24, 0xFB	; 251
    20c2:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UCSZ0);
    20c4:	a0 e4       	ldi	r26, 0x40	; 64
    20c6:	b0 e0       	ldi	r27, 0x00	; 0
    20c8:	e0 e4       	ldi	r30, 0x40	; 64
    20ca:	f0 e0       	ldi	r31, 0x00	; 0
    20cc:	80 81       	ld	r24, Z
    20ce:	82 60       	ori	r24, 0x02	; 2
    20d0:	8c 93       	st	X, r24
    20d2:	4b c0       	rjmp	.+150    	; 0x216a <UART_init+0x12e>
	}
	else if(Config_Ptr->bit_data==Seven_Bit){
    20d4:	eb 81       	ldd	r30, Y+3	; 0x03
    20d6:	fc 81       	ldd	r31, Y+4	; 0x04
    20d8:	80 81       	ld	r24, Z
    20da:	82 30       	cpi	r24, 0x02	; 2
    20dc:	b1 f4       	brne	.+44     	; 0x210a <UART_init+0xce>
		CLEAR_BIT(UCSRB,UCSZ2);
    20de:	aa e2       	ldi	r26, 0x2A	; 42
    20e0:	b0 e0       	ldi	r27, 0x00	; 0
    20e2:	ea e2       	ldi	r30, 0x2A	; 42
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
    20e8:	8b 7f       	andi	r24, 0xFB	; 251
    20ea:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UCSZ1);
    20ec:	a0 e4       	ldi	r26, 0x40	; 64
    20ee:	b0 e0       	ldi	r27, 0x00	; 0
    20f0:	e0 e4       	ldi	r30, 0x40	; 64
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
    20f6:	84 60       	ori	r24, 0x04	; 4
    20f8:	8c 93       	st	X, r24
		CLEAR_BIT(UCSRC,UCSZ0);
    20fa:	a0 e4       	ldi	r26, 0x40	; 64
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e0 e4       	ldi	r30, 0x40	; 64
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	80 81       	ld	r24, Z
    2104:	8d 7f       	andi	r24, 0xFD	; 253
    2106:	8c 93       	st	X, r24
    2108:	30 c0       	rjmp	.+96     	; 0x216a <UART_init+0x12e>
	}
	else if(Config_Ptr->bit_data==Eight_Bit){
    210a:	eb 81       	ldd	r30, Y+3	; 0x03
    210c:	fc 81       	ldd	r31, Y+4	; 0x04
    210e:	80 81       	ld	r24, Z
    2110:	83 30       	cpi	r24, 0x03	; 3
    2112:	b1 f4       	brne	.+44     	; 0x2140 <UART_init+0x104>
		CLEAR_BIT(UCSRB,UCSZ2);
    2114:	aa e2       	ldi	r26, 0x2A	; 42
    2116:	b0 e0       	ldi	r27, 0x00	; 0
    2118:	ea e2       	ldi	r30, 0x2A	; 42
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	8b 7f       	andi	r24, 0xFB	; 251
    2120:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UCSZ1);
    2122:	a0 e4       	ldi	r26, 0x40	; 64
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	e0 e4       	ldi	r30, 0x40	; 64
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	84 60       	ori	r24, 0x04	; 4
    212e:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UCSZ0);
    2130:	a0 e4       	ldi	r26, 0x40	; 64
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	e0 e4       	ldi	r30, 0x40	; 64
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	82 60       	ori	r24, 0x02	; 2
    213c:	8c 93       	st	X, r24
    213e:	15 c0       	rjmp	.+42     	; 0x216a <UART_init+0x12e>
	}
	else{
		SET_BIT(UCSRB,UCSZ2);
    2140:	aa e2       	ldi	r26, 0x2A	; 42
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	ea e2       	ldi	r30, 0x2A	; 42
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	80 81       	ld	r24, Z
    214a:	84 60       	ori	r24, 0x04	; 4
    214c:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UCSZ1);
    214e:	a0 e4       	ldi	r26, 0x40	; 64
    2150:	b0 e0       	ldi	r27, 0x00	; 0
    2152:	e0 e4       	ldi	r30, 0x40	; 64
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	80 81       	ld	r24, Z
    2158:	84 60       	ori	r24, 0x04	; 4
    215a:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UCSZ0);
    215c:	a0 e4       	ldi	r26, 0x40	; 64
    215e:	b0 e0       	ldi	r27, 0x00	; 0
    2160:	e0 e4       	ldi	r30, 0x40	; 64
    2162:	f0 e0       	ldi	r31, 0x00	; 0
    2164:	80 81       	ld	r24, Z
    2166:	82 60       	ori	r24, 0x02	; 2
    2168:	8c 93       	st	X, r24
	}


	if(Config_Ptr->stop_bit==One_Bit){
    216a:	eb 81       	ldd	r30, Y+3	; 0x03
    216c:	fc 81       	ldd	r31, Y+4	; 0x04
    216e:	82 81       	ldd	r24, Z+2	; 0x02
    2170:	88 23       	and	r24, r24
    2172:	41 f4       	brne	.+16     	; 0x2184 <UART_init+0x148>
		CLEAR_BIT(UCSRC,USBS);
    2174:	a0 e4       	ldi	r26, 0x40	; 64
    2176:	b0 e0       	ldi	r27, 0x00	; 0
    2178:	e0 e4       	ldi	r30, 0x40	; 64
    217a:	f0 e0       	ldi	r31, 0x00	; 0
    217c:	80 81       	ld	r24, Z
    217e:	87 7f       	andi	r24, 0xF7	; 247
    2180:	8c 93       	st	X, r24
    2182:	0c c0       	rjmp	.+24     	; 0x219c <UART_init+0x160>
	}
	else if(Config_Ptr->stop_bit==Two_Bit){
    2184:	eb 81       	ldd	r30, Y+3	; 0x03
    2186:	fc 81       	ldd	r31, Y+4	; 0x04
    2188:	82 81       	ldd	r24, Z+2	; 0x02
    218a:	81 30       	cpi	r24, 0x01	; 1
    218c:	39 f4       	brne	.+14     	; 0x219c <UART_init+0x160>
		SET_BIT(UCSRC,USBS);
    218e:	a0 e4       	ldi	r26, 0x40	; 64
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e0 e4       	ldi	r30, 0x40	; 64
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	88 60       	ori	r24, 0x08	; 8
    219a:	8c 93       	st	X, r24
	}

	if(Config_Ptr->parity==Disabled){
    219c:	eb 81       	ldd	r30, Y+3	; 0x03
    219e:	fc 81       	ldd	r31, Y+4	; 0x04
    21a0:	81 81       	ldd	r24, Z+1	; 0x01
    21a2:	88 23       	and	r24, r24
    21a4:	79 f4       	brne	.+30     	; 0x21c4 <UART_init+0x188>
		CLEAR_BIT(UCSRC,UPM0);
    21a6:	a0 e4       	ldi	r26, 0x40	; 64
    21a8:	b0 e0       	ldi	r27, 0x00	; 0
    21aa:	e0 e4       	ldi	r30, 0x40	; 64
    21ac:	f0 e0       	ldi	r31, 0x00	; 0
    21ae:	80 81       	ld	r24, Z
    21b0:	8f 7e       	andi	r24, 0xEF	; 239
    21b2:	8c 93       	st	X, r24
		CLEAR_BIT(UCSRC,UPM1);
    21b4:	a0 e4       	ldi	r26, 0x40	; 64
    21b6:	b0 e0       	ldi	r27, 0x00	; 0
    21b8:	e0 e4       	ldi	r30, 0x40	; 64
    21ba:	f0 e0       	ldi	r31, 0x00	; 0
    21bc:	80 81       	ld	r24, Z
    21be:	8f 7d       	andi	r24, 0xDF	; 223
    21c0:	8c 93       	st	X, r24
    21c2:	27 c0       	rjmp	.+78     	; 0x2212 <UART_init+0x1d6>
	}
	else if(Config_Ptr->parity==Enabled_Even_Parity){
    21c4:	eb 81       	ldd	r30, Y+3	; 0x03
    21c6:	fc 81       	ldd	r31, Y+4	; 0x04
    21c8:	81 81       	ldd	r24, Z+1	; 0x01
    21ca:	82 30       	cpi	r24, 0x02	; 2
    21cc:	79 f4       	brne	.+30     	; 0x21ec <UART_init+0x1b0>
		CLEAR_BIT(UCSRC,UPM0);
    21ce:	a0 e4       	ldi	r26, 0x40	; 64
    21d0:	b0 e0       	ldi	r27, 0x00	; 0
    21d2:	e0 e4       	ldi	r30, 0x40	; 64
    21d4:	f0 e0       	ldi	r31, 0x00	; 0
    21d6:	80 81       	ld	r24, Z
    21d8:	8f 7e       	andi	r24, 0xEF	; 239
    21da:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UPM1);
    21dc:	a0 e4       	ldi	r26, 0x40	; 64
    21de:	b0 e0       	ldi	r27, 0x00	; 0
    21e0:	e0 e4       	ldi	r30, 0x40	; 64
    21e2:	f0 e0       	ldi	r31, 0x00	; 0
    21e4:	80 81       	ld	r24, Z
    21e6:	80 62       	ori	r24, 0x20	; 32
    21e8:	8c 93       	st	X, r24
    21ea:	13 c0       	rjmp	.+38     	; 0x2212 <UART_init+0x1d6>
	}
	else if(Config_Ptr->parity==Enabled_Odd_Parity){
    21ec:	eb 81       	ldd	r30, Y+3	; 0x03
    21ee:	fc 81       	ldd	r31, Y+4	; 0x04
    21f0:	81 81       	ldd	r24, Z+1	; 0x01
    21f2:	83 30       	cpi	r24, 0x03	; 3
    21f4:	71 f4       	brne	.+28     	; 0x2212 <UART_init+0x1d6>
		SET_BIT(UCSRC,UPM0);
    21f6:	a0 e4       	ldi	r26, 0x40	; 64
    21f8:	b0 e0       	ldi	r27, 0x00	; 0
    21fa:	e0 e4       	ldi	r30, 0x40	; 64
    21fc:	f0 e0       	ldi	r31, 0x00	; 0
    21fe:	80 81       	ld	r24, Z
    2200:	80 61       	ori	r24, 0x10	; 16
    2202:	8c 93       	st	X, r24
		SET_BIT(UCSRC,UPM1);
    2204:	a0 e4       	ldi	r26, 0x40	; 64
    2206:	b0 e0       	ldi	r27, 0x00	; 0
    2208:	e0 e4       	ldi	r30, 0x40	; 64
    220a:	f0 e0       	ldi	r31, 0x00	; 0
    220c:	80 81       	ld	r24, Z
    220e:	80 62       	ori	r24, 0x20	; 32
    2210:	8c 93       	st	X, r24
	}
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    2212:	eb 81       	ldd	r30, Y+3	; 0x03
    2214:	fc 81       	ldd	r31, Y+4	; 0x04
    2216:	83 81       	ldd	r24, Z+3	; 0x03
    2218:	94 81       	ldd	r25, Z+4	; 0x04
    221a:	a5 81       	ldd	r26, Z+5	; 0x05
    221c:	b6 81       	ldd	r27, Z+6	; 0x06
    221e:	88 0f       	add	r24, r24
    2220:	99 1f       	adc	r25, r25
    2222:	aa 1f       	adc	r26, r26
    2224:	bb 1f       	adc	r27, r27
    2226:	88 0f       	add	r24, r24
    2228:	99 1f       	adc	r25, r25
    222a:	aa 1f       	adc	r26, r26
    222c:	bb 1f       	adc	r27, r27
    222e:	88 0f       	add	r24, r24
    2230:	99 1f       	adc	r25, r25
    2232:	aa 1f       	adc	r26, r26
    2234:	bb 1f       	adc	r27, r27
    2236:	9c 01       	movw	r18, r24
    2238:	ad 01       	movw	r20, r26
    223a:	80 e0       	ldi	r24, 0x00	; 0
    223c:	92 e1       	ldi	r25, 0x12	; 18
    223e:	aa e7       	ldi	r26, 0x7A	; 122
    2240:	b0 e0       	ldi	r27, 0x00	; 0
    2242:	bc 01       	movw	r22, r24
    2244:	cd 01       	movw	r24, r26
    2246:	0e 94 ce 11 	call	0x239c	; 0x239c <__udivmodsi4>
    224a:	da 01       	movw	r26, r20
    224c:	c9 01       	movw	r24, r18
    224e:	01 97       	sbiw	r24, 0x01	; 1
    2250:	9a 83       	std	Y+2, r25	; 0x02
    2252:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2254:	e0 e4       	ldi	r30, 0x40	; 64
    2256:	f0 e0       	ldi	r31, 0x00	; 0
    2258:	89 81       	ldd	r24, Y+1	; 0x01
    225a:	9a 81       	ldd	r25, Y+2	; 0x02
    225c:	89 2f       	mov	r24, r25
    225e:	99 27       	eor	r25, r25
    2260:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2262:	e9 e2       	ldi	r30, 0x29	; 41
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	89 81       	ldd	r24, Y+1	; 0x01
    2268:	80 83       	st	Z, r24
}
    226a:	0f 90       	pop	r0
    226c:	0f 90       	pop	r0
    226e:	0f 90       	pop	r0
    2270:	0f 90       	pop	r0
    2272:	cf 91       	pop	r28
    2274:	df 91       	pop	r29
    2276:	08 95       	ret

00002278 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2278:	df 93       	push	r29
    227a:	cf 93       	push	r28
    227c:	0f 92       	push	r0
    227e:	cd b7       	in	r28, 0x3d	; 61
    2280:	de b7       	in	r29, 0x3e	; 62
    2282:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2284:	eb e2       	ldi	r30, 0x2B	; 43
    2286:	f0 e0       	ldi	r31, 0x00	; 0
    2288:	80 81       	ld	r24, Z
    228a:	88 2f       	mov	r24, r24
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	80 72       	andi	r24, 0x20	; 32
    2290:	90 70       	andi	r25, 0x00	; 0
    2292:	00 97       	sbiw	r24, 0x00	; 0
    2294:	b9 f3       	breq	.-18     	; 0x2284 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2296:	ec e2       	ldi	r30, 0x2C	; 44
    2298:	f0 e0       	ldi	r31, 0x00	; 0
    229a:	89 81       	ldd	r24, Y+1	; 0x01
    229c:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	 *******************************************************************/
}
    229e:	0f 90       	pop	r0
    22a0:	cf 91       	pop	r28
    22a2:	df 91       	pop	r29
    22a4:	08 95       	ret

000022a6 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    22a6:	df 93       	push	r29
    22a8:	cf 93       	push	r28
    22aa:	cd b7       	in	r28, 0x3d	; 61
    22ac:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    22ae:	eb e2       	ldi	r30, 0x2B	; 43
    22b0:	f0 e0       	ldi	r31, 0x00	; 0
    22b2:	80 81       	ld	r24, Z
    22b4:	88 23       	and	r24, r24
    22b6:	dc f7       	brge	.-10     	; 0x22ae <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
	return UDR;
    22b8:	ec e2       	ldi	r30, 0x2C	; 44
    22ba:	f0 e0       	ldi	r31, 0x00	; 0
    22bc:	80 81       	ld	r24, Z
}
    22be:	cf 91       	pop	r28
    22c0:	df 91       	pop	r29
    22c2:	08 95       	ret

000022c4 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    22c4:	df 93       	push	r29
    22c6:	cf 93       	push	r28
    22c8:	00 d0       	rcall	.+0      	; 0x22ca <UART_sendString+0x6>
    22ca:	0f 92       	push	r0
    22cc:	cd b7       	in	r28, 0x3d	; 61
    22ce:	de b7       	in	r29, 0x3e	; 62
    22d0:	9b 83       	std	Y+3, r25	; 0x03
    22d2:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    22d4:	19 82       	std	Y+1, r1	; 0x01
    22d6:	0e c0       	rjmp	.+28     	; 0x22f4 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    22d8:	89 81       	ldd	r24, Y+1	; 0x01
    22da:	28 2f       	mov	r18, r24
    22dc:	30 e0       	ldi	r19, 0x00	; 0
    22de:	8a 81       	ldd	r24, Y+2	; 0x02
    22e0:	9b 81       	ldd	r25, Y+3	; 0x03
    22e2:	fc 01       	movw	r30, r24
    22e4:	e2 0f       	add	r30, r18
    22e6:	f3 1f       	adc	r31, r19
    22e8:	80 81       	ld	r24, Z
    22ea:	0e 94 3c 11 	call	0x2278	; 0x2278 <UART_sendByte>
		i++;
    22ee:	89 81       	ldd	r24, Y+1	; 0x01
    22f0:	8f 5f       	subi	r24, 0xFF	; 255
    22f2:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    22f4:	89 81       	ldd	r24, Y+1	; 0x01
    22f6:	28 2f       	mov	r18, r24
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	8a 81       	ldd	r24, Y+2	; 0x02
    22fc:	9b 81       	ldd	r25, Y+3	; 0x03
    22fe:	fc 01       	movw	r30, r24
    2300:	e2 0f       	add	r30, r18
    2302:	f3 1f       	adc	r31, r19
    2304:	80 81       	ld	r24, Z
    2306:	88 23       	and	r24, r24
    2308:	39 f7       	brne	.-50     	; 0x22d8 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	 *******************************************************************/
}
    230a:	0f 90       	pop	r0
    230c:	0f 90       	pop	r0
    230e:	0f 90       	pop	r0
    2310:	cf 91       	pop	r28
    2312:	df 91       	pop	r29
    2314:	08 95       	ret

00002316 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2316:	0f 93       	push	r16
    2318:	1f 93       	push	r17
    231a:	df 93       	push	r29
    231c:	cf 93       	push	r28
    231e:	00 d0       	rcall	.+0      	; 0x2320 <UART_receiveString+0xa>
    2320:	0f 92       	push	r0
    2322:	cd b7       	in	r28, 0x3d	; 61
    2324:	de b7       	in	r29, 0x3e	; 62
    2326:	9b 83       	std	Y+3, r25	; 0x03
    2328:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    232a:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    232c:	89 81       	ldd	r24, Y+1	; 0x01
    232e:	28 2f       	mov	r18, r24
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	8a 81       	ldd	r24, Y+2	; 0x02
    2334:	9b 81       	ldd	r25, Y+3	; 0x03
    2336:	8c 01       	movw	r16, r24
    2338:	02 0f       	add	r16, r18
    233a:	13 1f       	adc	r17, r19
    233c:	0e 94 53 11 	call	0x22a6	; 0x22a6 <UART_recieveByte>
    2340:	f8 01       	movw	r30, r16
    2342:	80 83       	st	Z, r24
    2344:	0f c0       	rjmp	.+30     	; 0x2364 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2346:	89 81       	ldd	r24, Y+1	; 0x01
    2348:	8f 5f       	subi	r24, 0xFF	; 255
    234a:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    234c:	89 81       	ldd	r24, Y+1	; 0x01
    234e:	28 2f       	mov	r18, r24
    2350:	30 e0       	ldi	r19, 0x00	; 0
    2352:	8a 81       	ldd	r24, Y+2	; 0x02
    2354:	9b 81       	ldd	r25, Y+3	; 0x03
    2356:	8c 01       	movw	r16, r24
    2358:	02 0f       	add	r16, r18
    235a:	13 1f       	adc	r17, r19
    235c:	0e 94 53 11 	call	0x22a6	; 0x22a6 <UART_recieveByte>
    2360:	f8 01       	movw	r30, r16
    2362:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2364:	89 81       	ldd	r24, Y+1	; 0x01
    2366:	28 2f       	mov	r18, r24
    2368:	30 e0       	ldi	r19, 0x00	; 0
    236a:	8a 81       	ldd	r24, Y+2	; 0x02
    236c:	9b 81       	ldd	r25, Y+3	; 0x03
    236e:	fc 01       	movw	r30, r24
    2370:	e2 0f       	add	r30, r18
    2372:	f3 1f       	adc	r31, r19
    2374:	80 81       	ld	r24, Z
    2376:	83 32       	cpi	r24, 0x23	; 35
    2378:	31 f7       	brne	.-52     	; 0x2346 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    237a:	89 81       	ldd	r24, Y+1	; 0x01
    237c:	28 2f       	mov	r18, r24
    237e:	30 e0       	ldi	r19, 0x00	; 0
    2380:	8a 81       	ldd	r24, Y+2	; 0x02
    2382:	9b 81       	ldd	r25, Y+3	; 0x03
    2384:	fc 01       	movw	r30, r24
    2386:	e2 0f       	add	r30, r18
    2388:	f3 1f       	adc	r31, r19
    238a:	10 82       	st	Z, r1
}
    238c:	0f 90       	pop	r0
    238e:	0f 90       	pop	r0
    2390:	0f 90       	pop	r0
    2392:	cf 91       	pop	r28
    2394:	df 91       	pop	r29
    2396:	1f 91       	pop	r17
    2398:	0f 91       	pop	r16
    239a:	08 95       	ret

0000239c <__udivmodsi4>:
    239c:	a1 e2       	ldi	r26, 0x21	; 33
    239e:	1a 2e       	mov	r1, r26
    23a0:	aa 1b       	sub	r26, r26
    23a2:	bb 1b       	sub	r27, r27
    23a4:	fd 01       	movw	r30, r26
    23a6:	0d c0       	rjmp	.+26     	; 0x23c2 <__udivmodsi4_ep>

000023a8 <__udivmodsi4_loop>:
    23a8:	aa 1f       	adc	r26, r26
    23aa:	bb 1f       	adc	r27, r27
    23ac:	ee 1f       	adc	r30, r30
    23ae:	ff 1f       	adc	r31, r31
    23b0:	a2 17       	cp	r26, r18
    23b2:	b3 07       	cpc	r27, r19
    23b4:	e4 07       	cpc	r30, r20
    23b6:	f5 07       	cpc	r31, r21
    23b8:	20 f0       	brcs	.+8      	; 0x23c2 <__udivmodsi4_ep>
    23ba:	a2 1b       	sub	r26, r18
    23bc:	b3 0b       	sbc	r27, r19
    23be:	e4 0b       	sbc	r30, r20
    23c0:	f5 0b       	sbc	r31, r21

000023c2 <__udivmodsi4_ep>:
    23c2:	66 1f       	adc	r22, r22
    23c4:	77 1f       	adc	r23, r23
    23c6:	88 1f       	adc	r24, r24
    23c8:	99 1f       	adc	r25, r25
    23ca:	1a 94       	dec	r1
    23cc:	69 f7       	brne	.-38     	; 0x23a8 <__udivmodsi4_loop>
    23ce:	60 95       	com	r22
    23d0:	70 95       	com	r23
    23d2:	80 95       	com	r24
    23d4:	90 95       	com	r25
    23d6:	9b 01       	movw	r18, r22
    23d8:	ac 01       	movw	r20, r24
    23da:	bd 01       	movw	r22, r26
    23dc:	cf 01       	movw	r24, r30
    23de:	08 95       	ret

000023e0 <__prologue_saves__>:
    23e0:	2f 92       	push	r2
    23e2:	3f 92       	push	r3
    23e4:	4f 92       	push	r4
    23e6:	5f 92       	push	r5
    23e8:	6f 92       	push	r6
    23ea:	7f 92       	push	r7
    23ec:	8f 92       	push	r8
    23ee:	9f 92       	push	r9
    23f0:	af 92       	push	r10
    23f2:	bf 92       	push	r11
    23f4:	cf 92       	push	r12
    23f6:	df 92       	push	r13
    23f8:	ef 92       	push	r14
    23fa:	ff 92       	push	r15
    23fc:	0f 93       	push	r16
    23fe:	1f 93       	push	r17
    2400:	cf 93       	push	r28
    2402:	df 93       	push	r29
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
    2408:	ca 1b       	sub	r28, r26
    240a:	db 0b       	sbc	r29, r27
    240c:	0f b6       	in	r0, 0x3f	; 63
    240e:	f8 94       	cli
    2410:	de bf       	out	0x3e, r29	; 62
    2412:	0f be       	out	0x3f, r0	; 63
    2414:	cd bf       	out	0x3d, r28	; 61
    2416:	09 94       	ijmp

00002418 <__epilogue_restores__>:
    2418:	2a 88       	ldd	r2, Y+18	; 0x12
    241a:	39 88       	ldd	r3, Y+17	; 0x11
    241c:	48 88       	ldd	r4, Y+16	; 0x10
    241e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2420:	6e 84       	ldd	r6, Y+14	; 0x0e
    2422:	7d 84       	ldd	r7, Y+13	; 0x0d
    2424:	8c 84       	ldd	r8, Y+12	; 0x0c
    2426:	9b 84       	ldd	r9, Y+11	; 0x0b
    2428:	aa 84       	ldd	r10, Y+10	; 0x0a
    242a:	b9 84       	ldd	r11, Y+9	; 0x09
    242c:	c8 84       	ldd	r12, Y+8	; 0x08
    242e:	df 80       	ldd	r13, Y+7	; 0x07
    2430:	ee 80       	ldd	r14, Y+6	; 0x06
    2432:	fd 80       	ldd	r15, Y+5	; 0x05
    2434:	0c 81       	ldd	r16, Y+4	; 0x04
    2436:	1b 81       	ldd	r17, Y+3	; 0x03
    2438:	aa 81       	ldd	r26, Y+2	; 0x02
    243a:	b9 81       	ldd	r27, Y+1	; 0x01
    243c:	ce 0f       	add	r28, r30
    243e:	d1 1d       	adc	r29, r1
    2440:	0f b6       	in	r0, 0x3f	; 63
    2442:	f8 94       	cli
    2444:	de bf       	out	0x3e, r29	; 62
    2446:	0f be       	out	0x3f, r0	; 63
    2448:	cd bf       	out	0x3d, r28	; 61
    244a:	ed 01       	movw	r28, r26
    244c:	08 95       	ret

0000244e <_exit>:
    244e:	f8 94       	cli

00002450 <__stop_program>:
    2450:	ff cf       	rjmp	.-2      	; 0x2450 <__stop_program>
