<h1 id="OldCHI_AIU_TestPlan.doc-_Toc528666257CHIAIUTestPlan"><style>[data-colorid=j7792792oe]{color:#333333} html[data-color-mode=dark] [data-colorid=j7792792oe]{color:#cccccc}[data-colorid=zzsiu15gzl]{color:#333333} html[data-color-mode=dark] [data-colorid=zzsiu15gzl]{color:#cccccc}[data-colorid=cf4g9xsfld]{color:#333333} html[data-color-mode=dark] [data-colorid=cf4g9xsfld]{color:#cccccc}[data-colorid=b8a3os8k1y]{color:#333333} html[data-color-mode=dark] [data-colorid=b8a3os8k1y]{color:#cccccc}[data-colorid=trjjbw86w1]{color:#333333} html[data-color-mode=dark] [data-colorid=trjjbw86w1]{color:#cccccc}[data-colorid=floq5vex0e]{color:#333333} html[data-color-mode=dark] [data-colorid=floq5vex0e]{color:#cccccc}[data-colorid=p2033oopga]{color:#333333} html[data-color-mode=dark] [data-colorid=p2033oopga]{color:#cccccc}[data-colorid=vfidt139jo]{color:#333333} html[data-color-mode=dark] [data-colorid=vfidt139jo]{color:#cccccc}[data-colorid=u6xxrf81r9]{color:#333333} html[data-color-mode=dark] [data-colorid=u6xxrf81r9]{color:#cccccc}[data-colorid=lgjgxlz94p]{color:#333333} html[data-color-mode=dark] [data-colorid=lgjgxlz94p]{color:#cccccc}[data-colorid=esjljya2s0]{color:#333333} html[data-color-mode=dark] [data-colorid=esjljya2s0]{color:#cccccc}[data-colorid=i5i410qj0g]{color:#333333} html[data-color-mode=dark] [data-colorid=i5i410qj0g]{color:#cccccc}[data-colorid=k4exjgl7of]{color:#2f5496} html[data-color-mode=dark] [data-colorid=k4exjgl7of]{color:#698ed0}[data-colorid=gmwv8zvog9]{color:#333333} html[data-color-mode=dark] [data-colorid=gmwv8zvog9]{color:#cccccc}[data-colorid=ts1kkjd7p6]{color:#333333} html[data-color-mode=dark] [data-colorid=ts1kkjd7p6]{color:#cccccc}[data-colorid=ihj76gf2ri]{color:#333333} html[data-color-mode=dark] [data-colorid=ihj76gf2ri]{color:#cccccc}[data-colorid=sst44kvd1w]{color:#333333} html[data-color-mode=dark] [data-colorid=sst44kvd1w]{color:#cccccc}[data-colorid=gz028kuofn]{color:#333333} html[data-color-mode=dark] [data-colorid=gz028kuofn]{color:#cccccc}[data-colorid=qllmhqnq04]{color:#333333} html[data-color-mode=dark] [data-colorid=qllmhqnq04]{color:#cccccc}[data-colorid=onpj5omeei]{color:#333333} html[data-color-mode=dark] [data-colorid=onpj5omeei]{color:#cccccc}[data-colorid=bbyl3leq95]{color:#333333} html[data-color-mode=dark] [data-colorid=bbyl3leq95]{color:#cccccc}[data-colorid=shxytwb25h]{color:#333333} html[data-color-mode=dark] [data-colorid=shxytwb25h]{color:#cccccc}[data-colorid=h3dw5qsfoj]{color:#333333} html[data-color-mode=dark] [data-colorid=h3dw5qsfoj]{color:#cccccc}[data-colorid=ur5n56f46t]{color:#333333} html[data-color-mode=dark] [data-colorid=ur5n56f46t]{color:#cccccc}[data-colorid=tjra0z2sot]{color:#333333} html[data-color-mode=dark] [data-colorid=tjra0z2sot]{color:#cccccc}[data-colorid=jqw9qnvnxi]{color:#333333} html[data-color-mode=dark] [data-colorid=jqw9qnvnxi]{color:#cccccc}[data-colorid=oq71m5viyd]{color:#333333} html[data-color-mode=dark] [data-colorid=oq71m5viyd]{color:#cccccc}[data-colorid=gcw8yzz9it]{color:#333333} html[data-color-mode=dark] [data-colorid=gcw8yzz9it]{color:#cccccc}[data-colorid=w59imzvmhv]{color:#333333} html[data-color-mode=dark] [data-colorid=w59imzvmhv]{color:#cccccc}[data-colorid=lgqose3ewm]{color:#333333} html[data-color-mode=dark] [data-colorid=lgqose3ewm]{color:#cccccc}[data-colorid=h8x0g3v2ue]{color:#333333} html[data-color-mode=dark] [data-colorid=h8x0g3v2ue]{color:#cccccc}[data-colorid=rm1ulv4df3]{color:#333333} html[data-color-mode=dark] [data-colorid=rm1ulv4df3]{color:#cccccc}[data-colorid=hdkqlktp6r]{color:#333333} html[data-color-mode=dark] [data-colorid=hdkqlktp6r]{color:#cccccc}[data-colorid=qthv9aqhad]{color:#333333} html[data-color-mode=dark] [data-colorid=qthv9aqhad]{color:#cccccc}[data-colorid=nbm0avqso7]{color:#333333} html[data-color-mode=dark] [data-colorid=nbm0avqso7]{color:#cccccc}[data-colorid=t0tkjm4khc]{color:#333333} html[data-color-mode=dark] [data-colorid=t0tkjm4khc]{color:#cccccc}[data-colorid=hs4us6t7d5]{color:#333333} html[data-color-mode=dark] [data-colorid=hs4us6t7d5]{color:#cccccc}[data-colorid=u5qjrel0yg]{color:#333333} html[data-color-mode=dark] [data-colorid=u5qjrel0yg]{color:#cccccc}[data-colorid=onbukdfknf]{color:#333333} html[data-color-mode=dark] [data-colorid=onbukdfknf]{color:#cccccc}[data-colorid=zib29txldo]{color:#333333} html[data-color-mode=dark] [data-colorid=zib29txldo]{color:#cccccc}[data-colorid=nb3zl0ryyt]{color:#333333} html[data-color-mode=dark] [data-colorid=nb3zl0ryyt]{color:#cccccc}[data-colorid=r86pmmqofb]{color:#333333} html[data-color-mode=dark] [data-colorid=r86pmmqofb]{color:#cccccc}[data-colorid=h2m2a0m8un]{color:#333333} html[data-color-mode=dark] [data-colorid=h2m2a0m8un]{color:#cccccc}[data-colorid=hmdd26es7q]{color:#333333} html[data-color-mode=dark] [data-colorid=hmdd26es7q]{color:#cccccc}[data-colorid=drifmg5o1o]{color:#333333} html[data-color-mode=dark] [data-colorid=drifmg5o1o]{color:#cccccc}[data-colorid=cn9og94ehk]{color:#333333} html[data-color-mode=dark] [data-colorid=cn9og94ehk]{color:#cccccc}[data-colorid=dkbjmla9yf]{color:#333333} html[data-color-mode=dark] [data-colorid=dkbjmla9yf]{color:#cccccc}[data-colorid=fpcyxr3ud5]{color:#333333} html[data-color-mode=dark] [data-colorid=fpcyxr3ud5]{color:#cccccc}[data-colorid=kfn7tw14oh]{color:#333333} html[data-color-mode=dark] [data-colorid=kfn7tw14oh]{color:#cccccc}[data-colorid=df5wtru2lf]{color:#333333} html[data-color-mode=dark] [data-colorid=df5wtru2lf]{color:#cccccc}[data-colorid=otznfuq1yl]{color:#333333} html[data-color-mode=dark] [data-colorid=otznfuq1yl]{color:#cccccc}[data-colorid=z538uafvzi]{color:#333333} html[data-color-mode=dark] [data-colorid=z538uafvzi]{color:#cccccc}[data-colorid=aw3wvw83kz]{color:#333333} html[data-color-mode=dark] [data-colorid=aw3wvw83kz]{color:#cccccc}[data-colorid=l6qx8zcekq]{color:#333333} html[data-color-mode=dark] [data-colorid=l6qx8zcekq]{color:#cccccc}[data-colorid=swa5fywf6g]{color:#333333} html[data-color-mode=dark] [data-colorid=swa5fywf6g]{color:#cccccc}[data-colorid=mq5fbm2r6j]{color:#333333} html[data-color-mode=dark] [data-colorid=mq5fbm2r6j]{color:#cccccc}[data-colorid=mjm7xr0kdk]{color:#333333} html[data-color-mode=dark] [data-colorid=mjm7xr0kdk]{color:#cccccc}[data-colorid=ss6u3bz269]{color:#333333} html[data-color-mode=dark] [data-colorid=ss6u3bz269]{color:#cccccc}[data-colorid=nyql2mfu4d]{color:#333333} html[data-color-mode=dark] [data-colorid=nyql2mfu4d]{color:#cccccc}[data-colorid=ayleablogt]{color:#333333} html[data-color-mode=dark] [data-colorid=ayleablogt]{color:#cccccc}[data-colorid=gvlc3eodnr]{color:#333333} html[data-color-mode=dark] [data-colorid=gvlc3eodnr]{color:#cccccc}[data-colorid=psminwbg20]{color:#333333} html[data-color-mode=dark] [data-colorid=psminwbg20]{color:#cccccc}[data-colorid=cv4c6hkucf]{color:#333333} html[data-color-mode=dark] [data-colorid=cv4c6hkucf]{color:#cccccc}[data-colorid=hh3s6qqnpx]{color:#333333} html[data-color-mode=dark] [data-colorid=hh3s6qqnpx]{color:#cccccc}[data-colorid=gcrxcpu0f8]{color:#333333} html[data-color-mode=dark] [data-colorid=gcrxcpu0f8]{color:#cccccc}[data-colorid=gu0zogg24f]{color:#333333} html[data-color-mode=dark] [data-colorid=gu0zogg24f]{color:#cccccc}[data-colorid=mmidw8oqh4]{color:#333333} html[data-color-mode=dark] [data-colorid=mmidw8oqh4]{color:#cccccc}[data-colorid=zb0vgs5etl]{color:#333333} html[data-color-mode=dark] [data-colorid=zb0vgs5etl]{color:#cccccc}[data-colorid=ytf8z1lwwp]{color:#333333} html[data-color-mode=dark] [data-colorid=ytf8z1lwwp]{color:#cccccc}[data-colorid=bfr9xeefkm]{color:#333333} html[data-color-mode=dark] [data-colorid=bfr9xeefkm]{color:#cccccc}[data-colorid=cv04m3jr1a]{color:#333333} html[data-color-mode=dark] [data-colorid=cv04m3jr1a]{color:#cccccc}[data-colorid=jtbft7sfuo]{color:#333333} html[data-color-mode=dark] [data-colorid=jtbft7sfuo]{color:#cccccc}[data-colorid=fna98fn75k]{color:#333333} html[data-color-mode=dark] [data-colorid=fna98fn75k]{color:#cccccc}[data-colorid=y7aeczzkzm]{color:#333333} html[data-color-mode=dark] [data-colorid=y7aeczzkzm]{color:#cccccc}[data-colorid=xfkbqs74mt]{color:#333333} html[data-color-mode=dark] [data-colorid=xfkbqs74mt]{color:#cccccc}[data-colorid=iwyyqpbz7i]{color:#333333} html[data-color-mode=dark] [data-colorid=iwyyqpbz7i]{color:#cccccc}[data-colorid=xan7r9x0f7]{color:#333333} html[data-color-mode=dark] [data-colorid=xan7r9x0f7]{color:#cccccc}[data-colorid=iup33nic95]{color:#333333} html[data-color-mode=dark] [data-colorid=iup33nic95]{color:#cccccc}[data-colorid=lwz1vkzuej]{color:#333333} html[data-color-mode=dark] [data-colorid=lwz1vkzuej]{color:#cccccc}[data-colorid=vlfs4qccu7]{color:#333333} html[data-color-mode=dark] [data-colorid=vlfs4qccu7]{color:#cccccc}[data-colorid=e432ifx4wt]{color:#333333} html[data-color-mode=dark] [data-colorid=e432ifx4wt]{color:#cccccc}[data-colorid=cxat9n6ixs]{color:#333333} html[data-color-mode=dark] [data-colorid=cxat9n6ixs]{color:#cccccc}[data-colorid=pe7o2b9rdp]{color:#333333} html[data-color-mode=dark] [data-colorid=pe7o2b9rdp]{color:#cccccc}[data-colorid=tfcft3knpz]{color:#333333} html[data-color-mode=dark] [data-colorid=tfcft3knpz]{color:#cccccc}[data-colorid=habfsbip0b]{color:#333333} html[data-color-mode=dark] [data-colorid=habfsbip0b]{color:#cccccc}[data-colorid=hxij3qetpj]{color:#333333} html[data-color-mode=dark] [data-colorid=hxij3qetpj]{color:#cccccc}[data-colorid=fn265n68j0]{color:#333333} html[data-color-mode=dark] [data-colorid=fn265n68j0]{color:#cccccc}[data-colorid=nhc68xhyh0]{color:#333333} html[data-color-mode=dark] [data-colorid=nhc68xhyh0]{color:#cccccc}[data-colorid=httrlxh26j]{color:#333333} html[data-color-mode=dark] [data-colorid=httrlxh26j]{color:#cccccc}[data-colorid=cdtju2snev]{color:#333333} html[data-color-mode=dark] [data-colorid=cdtju2snev]{color:#cccccc}[data-colorid=yu1c4dyn7d]{color:#333333} html[data-color-mode=dark] [data-colorid=yu1c4dyn7d]{color:#cccccc}[data-colorid=y270k5exp5]{color:#333333} html[data-color-mode=dark] [data-colorid=y270k5exp5]{color:#cccccc}[data-colorid=bu7cl550h1]{color:#333333} html[data-color-mode=dark] [data-colorid=bu7cl550h1]{color:#cccccc}[data-colorid=wvk4f89qeh]{color:#333333} html[data-color-mode=dark] [data-colorid=wvk4f89qeh]{color:#cccccc}[data-colorid=jabdbhv8a4]{color:#333333} html[data-color-mode=dark] [data-colorid=jabdbhv8a4]{color:#cccccc}[data-colorid=el7w3rnx5p]{color:#333333} html[data-color-mode=dark] [data-colorid=el7w3rnx5p]{color:#cccccc}[data-colorid=efslzh3w4y]{color:#333333} html[data-color-mode=dark] [data-colorid=efslzh3w4y]{color:#cccccc}[data-colorid=tvwnn1yal5]{color:#333333} html[data-color-mode=dark] [data-colorid=tvwnn1yal5]{color:#cccccc}</style><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666257"><span class="confluence-anchor-link" id="_Toc528666257" /></span>CHI AIU Test Plan</h1><p><span data-colorid="k4exjgl7of">Contents</span><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666257"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">CHI AIU Test Plan. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666258"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">0 Open items. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666259"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">0.1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; TODO:</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666260"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">0.2&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Architectural open questions:</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666261"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1 Introduction. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666262"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2 Testbench description. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666263"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.1 TB diagram.. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666264"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.2 List and description of TB components. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666265"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.3 Checkers. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666266"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">2.4 Injectors. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666267"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">3 Configuration Space. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666268"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4 Features. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666269"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.1 SMI functionality. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666270"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.2 CHI base functionally. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666271"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.3 Snoops. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666272"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.4 Stashing snoops. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666273"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.5 Ordering features. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666274"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">4.6 Misc. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666275"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">5 Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666276"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">6 Clock/Reset</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666277"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">7 Performance (Latency and Bandwidth)</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666278"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">8 Errors. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666279"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">9 Power Management</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666280"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">10 CSR.. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666281"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">11 Interrupt Testing. 1</span></span></a><br /> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777321/Old+CHI_AIU_TestPlan.doc#OldCHI_AIU_TestPlan.doc-_Toc528666282"><span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">12 End of Sim checks (fifo empty, credits at reset value, etc)</span></span> <span style="color: rgb(0,0,255);"><span style="text-decoration: underline;">1</span></span></a><br /> &nbsp;</p><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662580Openitems"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666258"><span class="confluence-anchor-link" id="_Toc528666258" /></span>0 Open items</h2><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662590.1TODO:"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666259"><span class="confluence-anchor-link" id="_Toc528666259" /></span>0.1&nbsp; TODO:</h3><p>-&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Few cover points need extended definition. For example, define all valid vases for SMI msg sequence cover point.<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Define Ordering cover points.<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Define sections 6 through 11.</p><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662600.2Architecturalopenquestions:"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666260"><span class="confluence-anchor-link" id="_Toc528666260" /></span>0.2&nbsp; Architectural open questions:</h3><p>-&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Ordering scenarios that CHI AIU will support/handle.<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; When there are multiple pending transactions with same address in pending Queue, what are the requirements and rules from CHI AIU to order these.</p><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662611Introduction"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666261"><span class="confluence-anchor-link" id="_Toc528666261" /></span>1 Introduction</h2><p><strong>CHI-AIU:</strong> CHI AIU interfaces with CHI based RN. It translates incoming CHI transactions to concerto-based protocol messages.&nbsp; It also translates incoming snoop messages from the concerto system to CHI snoop transactions. For any incoming transaction, it communicates with Distributed Coherency Enforcement Unit (DCE), Distributed Memory Interface (DMI), Distributed Virtual Memory Engine (DVE) or Distributed IO Interface (DII) by passing messages with the help of the transport fabric, Legato.<br /> &nbsp;<br /> Refer to below documents to learn about CHI protocol, CHI-AIU micro architecture and Ncore system architecture:<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log" rel="nofollow"><span class="legacy-color-text-blue4">{+}</span></a><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log+" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log+</a><br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a class="external-link" href="https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2" rel="nofollow"><span class="legacy-color-text-blue4">{+}</span></a><a class="external-link" href="https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2+" rel="nofollow">https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2+</a><br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.0+CHI-AIU+Micro-Architecture+Specification" rel="nofollow"><span class="legacy-color-text-blue4">{+}</span></a><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.0+CHI-AIU+Micro-Architecture+Specification+" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.0+CHI-AIU+Micro-Architecture+Specification+</a></p><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662622Testbenchdescription"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666262"><span class="confluence-anchor-link" id="_Toc528666262" /></span>2 Testbench description</h2><p>CHI-AIU testbench focuses on verifying functionality of the CHI AIU by generating stimulus on input interfaces and monitoring AIU behavior on output interfaces. These stimulus and resulting outputs are then compared with predicted behavior generated by runtime scoreboard. Predicted behaviors are implemented based on Ncore System Arch spec, CHI protocol spec and other related Ncore architectural documents.&nbsp;</p><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662632.1TBdiagram"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666263"><span class="confluence-anchor-link" id="_Toc528666263" /></span>2.1 TB diagram</h3><p>Diagram Credit: Chirag Gandhi<br /> <span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528064508"><span class="confluence-anchor-link" id="_Toc528064508" /></span> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="448" width="624" src="https://arterisip.atlassian.net/wiki/download/attachments/16777321/worddavf93e6b707570d0d2ec8fcb0d00689dc1.png?api=v2" /></span></p><h3 id="OldCHI_AIU_TestPlan.doc-">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-.1">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662642.2ListanddescriptionofTBcomponents"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666264"><span class="confluence-anchor-link" id="_Toc528666264" /></span>2.2 List and description of TB components</h3><p>CHI-AIU testbench consists of below components:<br /> &nbsp;</p><h4 id="OldCHI_AIU_TestPlan.doc-SMIBFM:">SMI BFM:</h4><p>An UVM agent that communicates with AIU's Concerto interfaces. CHI-AIU tests will start executing a system sequence on this agent. The purpose of system sequence is to act like rest of NCore modules and drive AIU's RX ports in response to TX port messages. This sequence has snoop generation support. It will drive AIU's SNP RX interface to inject snoops in constrained random manner. <br /> CHI-AIU testbench reuses the existing SMI BFM. The efforts needed are to update the SMI BFM for CHI related concerto protocol changes and adding support for new request types.</p><h4 id="OldCHI_AIU_TestPlan.doc-CHIBFM:">CHI BFM:</h4><p>An UVM agent that communicates with CHI interfaces of CHI-AIU. This agent acts as an active CHI capable RN and generates CHI requests and responses.<br /> CHI BFM is a new component. <br /> &nbsp;</p><h4 id="OldCHI_AIU_TestPlan.doc-CHIScoreboard:">CHI Scoreboard:</h4><p>Scoreboard is the testbench model of CHI AIU RTL. The scoreboard connects to all the agents in the testbench and observes same stimulus as RTL. Scoreboard uses this observed stimulus to predict RTL's expected behavior(according to the architectural specifications) and compares it against actual observed behavior from DUT.<br /> CHI Scoreboard is a new component.<br /> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="689" width="565" src="https://arterisip.atlassian.net/wiki/download/attachments/16777321/worddava438053673d36410d824cc9065b011de.png?api=v2" /></span></p><h4 id="OldCHI_AIU_TestPlan.doc-2.2.1Monitors">2.2.1 Monitors</h4><h4 id="OldCHI_AIU_TestPlan.doc-2.2.2BFMs">2.2.2 BFMs</h4><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662652.3Checkers"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666265"><span class="confluence-anchor-link" id="_Toc528666265" /></span>2.3 Checkers</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662662.4Injectors"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666266"><span class="confluence-anchor-link" id="_Toc528666266" /></span>2.4 Injectors</h3><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662673ConfigurationSpace"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666267"><span class="confluence-anchor-link" id="_Toc528666267" /></span>3 Configuration Space</h2><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662684Features"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666268"><span class="confluence-anchor-link" id="_Toc528666268" /></span>4 Features</h2><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662694.1SMIfunctionality"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666269"><span class="confluence-anchor-link" id="_Toc528666269" /></span>4.1 SMI functionality</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Check the values of fields on each SMI message generated and received by CHI AIU</p></td><td class="confluenceTd"><p><span data-colorid="cv4c6hkucf">All of the fields of each message should match its expected value. Expected values are predicted by scoreboard as per the Ncore protocol documents</span></p></td><td class="confluenceTd"><p><span data-colorid="xfkbqs74mt">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Check</p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Cover all applicable SMI messages were generated</p></td><td class="confluenceTd"><p><span data-colorid="iwyyqpbz7i">Cover AIU generated: all types of CmdReq, all types of DTW, all types of DTR, SNPRsp, StrResp, DTWResp, DTRResp</span></p></td><td class="confluenceTd"><p><span data-colorid="vlfs4qccu7">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="t0tkjm4khc">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="bu7cl550h1">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Cover all applicable SMI messages were received</p></td><td class="confluenceTd"><p><span data-colorid="df5wtru2lf">Cover AIU received: all types of SnpReq, all types of DTW, all types of DTR, StrReq, DTWResp, DTRResp</span></p></td><td class="confluenceTd"><p><span data-colorid="otznfuq1yl">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="jqw9qnvnxi">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="y7aeczzkzm">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>Cover fields of SMI messages</p></td><td class="confluenceTd"><p><span data-colorid="qthv9aqhad">SMI interface coverage.</span></p></td><td class="confluenceTd"><p><span data-colorid="fna98fn75k">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="tjra0z2sot">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="zzsiu15gzl">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>Cover SMI msg valid to ready delay values</p></td><td class="confluenceTd"><p>Cover how long a valid was asserted before a ready was seen. Create bins with values ranges, what can be max?</p></td><td class="confluenceTd"><p><span data-colorid="qllmhqnq04">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="dkbjmla9yf">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="fn265n68j0">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>Cover SMI message possible combinations</p></td><td class="confluenceTd"><p><span data-colorid="mjm7xr0kdk">Cover that SMI messages were obsered in all allowable orders. TODO: Need to come up with combinations. Forexample: CMD_REQ-&gt;CMD_RSP-&gt;STR_REQ-&gt;DTR_REQ-&gt;DTR_RSP-&gt;STR_RSP.</span></p></td><td class="confluenceTd"><p><span data-colorid="w59imzvmhv">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="shxytwb25h">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="bfr9xeefkm">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr></tbody></table></div><h3 id="OldCHI_AIU_TestPlan.doc-.2">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662704.2CHIbasefunctionally"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666270"><span class="confluence-anchor-link" id="_Toc528666270" /></span>4.2 CHI base functionally</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Check the values of fields on each CHI flit generated and received by CHI AIU</p></td><td class="confluenceTd"><p>All of the fields of each flit should match its expected values.</p></td><td class="confluenceTd"><p><span data-colorid="gvlc3eodnr">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Coverage on CHI credit values</p></td><td class="confluenceTd"><p><span data-colorid="yu1c4dyn7d">Cover that CHI AIU ran out of CHI credits</span></p></td><td class="confluenceTd"><p><span data-colorid="ts1kkjd7p6">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="lgjgxlz94p">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="y270k5exp5">&nbsp;</span></p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Cover all CHI REQ flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="aw3wvw83kz">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="h3dw5qsfoj">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="i5i410qj0g">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="oq71m5viyd">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>Cover all CHI rsp flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="onbukdfknf">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="tvwnn1yal5">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="p2033oopga">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="cxat9n6ixs">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>Cover all CHI data flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="esjljya2s0">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="nbm0avqso7">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="mmidw8oqh4">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="fpcyxr3ud5">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>Coverage on REQ flit's fields, and cross between them</p></td><td class="confluenceTd"><p>CHI stimulus coverage. Address, size, order, excl, snoopme, expcompack, tracetag</p></td><td class="confluenceTd"><p><span data-colorid="gz028kuofn">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="el7w3rnx5p">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="iup33nic95">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>Cover CHI message valid to creditv delay</p></td><td class="confluenceTd"><p>Coverage on CHI interface pushback from AIU. Cover howmany cycle it took AIU to release a credit.</p></td><td class="confluenceTd"><p><span data-colorid="trjjbw86w1">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="vfidt139jo">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="nyql2mfu4d">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>Cover writedatacancel response opcode crossed with request type</p></td><td class="confluenceTd"><p>Cover that writedatacancel was seen atleast once for supported request types. WriteUniquePtl, WriteUniquePtlStash and WriteNoSnpPtl</p></td><td class="confluenceTd"><p><span data-colorid="ayleablogt">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="psminwbg20">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="nhc68xhyh0">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>Cross between Req type and response type.</p></td><td class="confluenceTd"><p>Cover that each CHI request opcode has seen all type of response opcodes and resp field values were seen. COMP_I/SC/etc. Chi spec table 4-13</p></td><td class="confluenceTd"><p><span data-colorid="drifmg5o1o">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="cn9og94ehk">Cover</span></p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>Cross between Req type and compdata resp</p></td><td class="confluenceTd"><p>Cover that each CHI request has seen compdata with all type of resp fields. Compdata_I/SC, etc. CHI spec table 4-12, 4-14, 4-15</p></td><td class="confluenceTd"><p><span data-colorid="onpj5omeei">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="httrlxh26j">Cover</span></p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr></tbody></table></div><h3 id="OldCHI_AIU_TestPlan.doc-.3">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662714.3Snoops"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666271"><span class="confluence-anchor-link" id="_Toc528666271" /></span>4.3 Snoops</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Cover all CHI snp flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="hxij3qetpj">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="cdtju2snev">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="gcrxcpu0f8">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="floq5vex0e">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Cross coverage between address of pending CHI REQs and snoops observed</p></td><td class="confluenceTd"><p>Cover if snoop's address matches any pending CHI request transactions</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Coverage on Snoop flit's fields and cross between them</p></td><td class="confluenceTd"><p>Cover on snoop message's donotdatapull, donotgotosd, ns bit crossed with snoop opcode.&nbsp;</p></td><td class="confluenceTd"><p><span data-colorid="zib29txldo">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="gu0zogg24f">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="gcw8yzz9it">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>For a given CHI snp request, all snp response types should be covered</p></td><td class="confluenceTd"><p><span data-colorid="efslzh3w4y">Cover for a snoop request, snoop response types: SNPRSP_I/SC/etc, SNPRSPDATA_I/SC etc, SNPRSPDATAPTL_I/SC etc. We will add illegal bins to point out illegal cases from CHIConcertoC_Mapping</span> <span data-colorid="mq5fbm2r6j">xls and AMBA CHI protocol. Chi spec table 4-16, 4-17, 4-18, 4-19, 4-20, 4-21 and 4-22</span></p></td><td class="confluenceTd"><p><span data-colorid="b8a3os8k1y">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="r86pmmqofb">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="hs4us6t7d5">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>CHI snoop response delay</p></td><td class="confluenceTd"><p>Coverage on how many cycles it took for CHI agent to send SnpResp</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>Cover Snp message fields</p></td><td class="confluenceTd"><p><span data-colorid="lgqose3ewm">Cover snoop types crossed with smi_up</span></p></td><td class="confluenceTd"><p><span data-colorid="j7792792oe">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="u5qjrel0yg">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="gmwv8zvog9">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>Cover snp resp message fields</p></td><td class="confluenceTd"><p><span data-colorid="ytf8z1lwwp">Cover snoop request crossed with RV,RS,DC, DT values from snprsp</span></p></td><td class="confluenceTd"><p><span data-colorid="jtbft7sfuo">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="rm1ulv4df3">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="nb3zl0ryyt">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr></tbody></table></div><h3 id="OldCHI_AIU_TestPlan.doc-.4">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662724.4Stashingsnoops"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666272"><span class="confluence-anchor-link" id="_Toc528666272" /></span>4.4 Stashing snoops</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Cover % of stashing snoops with donodatapull asserted</p></td><td class="confluenceTd"><p>Calculate # of stashing snoops and # of donotdatapull, cover % of stashing snoops with donotdatapull asserted.</p></td><td class="confluenceTd"><p><span data-colorid="h8x0g3v2ue">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="habfsbip0b">Cover</span></p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Stashing snoop X snarf bit</p></td><td class="confluenceTd"><p><span data-colorid="wvk4f89qeh">Cross between stashing snoops types and snarf bit</span></p></td><td class="confluenceTd"><p><span data-colorid="zb0vgs5etl">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="pe7o2b9rdp">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="cv04m3jr1a">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Cover stashing snoops were seen as stash target and non target</p></td><td class="confluenceTd"><p><span data-colorid="jabdbhv8a4">Coverage on snoop req type X snp req's mpf1 stash nid==tgt ID</span></p></td><td class="confluenceTd"><p><span data-colorid="hdkqlktp6r">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="hmdd26es7q">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="swa5fywf6g">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr></tbody></table></div><h3 id="OldCHI_AIU_TestPlan.doc-.5">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662734.5Orderingfeatures"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666273"><span class="confluence-anchor-link" id="_Toc528666273" /></span>4.5 Ordering features</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Coverage and checks on Ordering scenarios, when more architectural details are defined/understood.</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h3 id="OldCHI_AIU_TestPlan.doc-.6">&nbsp;</h3><h3 id="OldCHI_AIU_TestPlan.doc-_Toc5286662744.6Misc"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666274"><span class="confluence-anchor-link" id="_Toc528666274" /></span>4.6 Misc</h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>CHI and SMI packets are seen in expected order</p></td><td class="confluenceTd"><p><span data-colorid="bbyl3leq95">Check the required packets are generated in the order explained in the CHI and ConcertC architecture document</span></p></td><td class="confluenceTd"><p><span data-colorid="ihj76gf2ri">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="cf4g9xsfld">Check</span></p></td><td class="confluenceTd"><p><span data-colorid="lwz1vkzuej">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>No pending transactions at the end of the test</p></td><td class="confluenceTd"><p><span data-colorid="l6qx8zcekq">Scoreboard raises objection, blocking the end of test for each pending transaction</span></p></td><td class="confluenceTd"><p><span data-colorid="sst44kvd1w">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="hh3s6qqnpx">Check</span></p></td><td class="confluenceTd"><p><span data-colorid="tfcft3knpz">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Coverage on RTL Q being full</p></td><td class="confluenceTd"><p><span data-colorid="h2m2a0m8un">will need to probe internal RTL signals. Low priority</span></p></td><td class="confluenceTd"><p><span data-colorid="u6xxrf81r9">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><span data-colorid="z538uafvzi">Cover</span></p></td><td class="confluenceTd"><p><span data-colorid="xan7r9x0f7">Ncore 3.0</span></p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>CHI transaction latency</p></td><td class="confluenceTd"><p>Coverage on how many cycles did it take for a CHI command to complete</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>Delay between 2 CHI transactions</p></td><td class="confluenceTd"><p>Number of cycles between 2 back to back transactions</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>CHI BFM end of test check</p></td><td class="confluenceTd"><p>Print all pending entries in CHI BFM at the end of the test and assert error if there are pending entries in the BFM</p></td><td class="confluenceTd"><p><span data-colorid="kfn7tw14oh">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Check</p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>CHI scoreboard end of test checks</p></td><td class="confluenceTd"><p>Print all pending entries in CHI Scoreboard at the end of the test and assert error if there are pending entries in the scoreboard (Test wont end if scoreboard has pending entries).</p></td><td class="confluenceTd"><p><span data-colorid="ur5n56f46t">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Check</p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>System BFM end of test checks</p></td><td class="confluenceTd"><p>Check that all system BFM queues are empty at the end of the test</p></td><td class="confluenceTd"><p><span data-colorid="e432ifx4wt">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Check</p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>System BFM end of test checks</p></td><td class="confluenceTd"><p>Check that system BFM's number of generated snoops matches the number of snoops programmed by knob</p></td><td class="confluenceTd"><p><span data-colorid="ss6u3bz269">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Check</p></td><td class="confluenceTd"><p>Ncore 3.0</p></td><td class="confluenceTd"><p>Neha</p></td><td class="confluenceTd"><p>CHI AIU</p></td></tr></tbody></table></div><h2 id="OldCHI_AIU_TestPlan.doc-.7">&nbsp;</h2><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662755AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666275"><span class="confluence-anchor-link" id="_Toc528666275" /></span>5 Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</h2><p>Refer to tables in chapter 4</p><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662766Clock/Reset"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666276"><span class="confluence-anchor-link" id="_Toc528666276" /></span> 6 Clock/Reset</h2><p>&nbsp;TBD</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662777Performance(LatencyandBandwidth)"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666277"><span class="confluence-anchor-link" id="_Toc528666277" /></span>7 Performance (Latency and Bandwidth)</h2><p><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528064519"><span class="confluence-anchor-link" id="_Toc528064519" /></span>TBD</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Final performance number</strong></p></td><td class="confluenceTd"><p><strong>Implemented</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><p>&nbsp;</p><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662788Errors"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666278"><span class="confluence-anchor-link" id="_Toc528666278" /></span>8 Errors</h2><p>&nbsp;TBD</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="OldCHI_AIU_TestPlan.doc-_Toc5286662799PowerManagement"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666279"><span class="confluence-anchor-link" id="_Toc528666279" /></span>9 Power Management</h2><p>&nbsp;TBD</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="OldCHI_AIU_TestPlan.doc-_Toc52866628010CSR"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666280"><span class="confluence-anchor-link" id="_Toc528666280" /></span>10 CSR&nbsp;</h2><p>&nbsp;TBD</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>&nbsp;</strong> <br class="atl-forced-newline" /> <span class="legacy-color-text-inverse"><strong>&nbsp;</strong></span></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 id="OldCHI_AIU_TestPlan.doc-_Toc52866628111InterruptTesting"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666281"><span class="confluence-anchor-link" id="_Toc528666281" /></span>11 Interrupt Testing</h2><p>TBD<br /> &nbsp;</p><h2 id="OldCHI_AIU_TestPlan.doc-_Toc52866628212EndofSimchecks(fifoempty,creditsatresetvalue,etc)"><span class="confluence-anchor-link" id="OldCHI_AIU_TestPlan.doc-_Toc528666282"><span class="confluence-anchor-link" id="_Toc528666282" /></span>12 End of Sim checks (fifo empty, credits at reset value, etc)</h2><p>Following checks are performed at the end of the simulation:<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Print all pending entries in CHI BFM at the end of the test and assert error if there are pending entries in the BFM.<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Print all pending entries in CHI Scoreboard at the end of the test and assert error if there are pending entries in the scoreboard (Test wont end if scoreboard has pending entries).<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Print an error if System BFM (SMI BFM) has pending transactions in its queuq at the end of the test.<br /> -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Check that all CHI credits are freed up by CHI AIU.<br /> &nbsp;</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Implemented?</strong></p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div>