

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Jan 26 17:31:34 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _LATD	set	3980
    49  0000                     _PORTD	set	3971
    50  0000                     _LATC	set	3979
    51  0000                     _PORTC	set	3970
    52  0000                     _LATB	set	3978
    53  0000                     _PORTB	set	3969
    54  0000                     _TRISD	set	3989
    55  0000                     _TRISC	set	3988
    56  0000                     _TRISB	set	3987
    57  0000                     _INTCON2bits	set	4081
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62  007FC6                     __pcinit:
    63                           	callstack 0
    64  007FC6                     start_initialization:
    65                           	callstack 0
    66  007FC6                     __initialization:
    67                           	callstack 0
    68  007FC6                     end_of_initialization:
    69                           	callstack 0
    70  007FC6                     __end_of__initialization:
    71                           	callstack 0
    72  007FC6  0100               	movlb	0
    73  007FC8  EFE6  F03F         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	cstackCOMRAM
    76  000000                     __pcstackCOMRAM:
    77                           	callstack 0
    78  000000                     
    79                           ; 1 bytes @ 0x0
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 18 in file "mainDigPorts.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;		None
    88 ;; Auto vars:     Size  Location     Type
    89 ;;		None
    90 ;; Return value:  Size  Location     Type
    91 ;;                  1    wreg      void 
    92 ;; Registers used:
    93 ;;		wreg, status,2
    94 ;; Tracked objects:
    95 ;;		On entry : 0/0
    96 ;;		On exit  : 0/0
    97 ;;		Unchanged: 0/0
    98 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    99 ;;      Params:         0       0       0       0       0       0       0
   100 ;;      Locals:         0       0       0       0       0       0       0
   101 ;;      Temps:          0       0       0       0       0       0       0
   102 ;;      Totals:         0       0       0       0       0       0       0
   103 ;;Total ram usage:        0 bytes
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  007FCC                     __ptext0:
   113                           	callstack 0
   114  007FCC                     _main:
   115                           	callstack 31
   116  007FCC                     
   117                           ;mainDigPorts.c: 25: INTCON2bits.RBPU = 1;
   118  007FCC  8EF1               	bsf	241,7,c	;volatile
   119  007FCE                     
   120                           ;mainDigPorts.c: 26: TRISB = 0b00000001;
   121  007FCE  0E01               	movlw	1
   122  007FD0  6E93               	movwf	147,c	;volatile
   123                           
   124                           ;mainDigPorts.c: 27: TRISC = 0x00;
   125  007FD2  0E00               	movlw	0
   126  007FD4  6E94               	movwf	148,c	;volatile
   127                           
   128                           ;mainDigPorts.c: 28: TRISD = 0x00;
   129  007FD6  0E00               	movlw	0
   130  007FD8  6E95               	movwf	149,c	;volatile
   131                           
   132                           ;mainDigPorts.c: 29: PORTB = 0;
   133  007FDA  0E00               	movlw	0
   134  007FDC  6E81               	movwf	129,c	;volatile
   135                           
   136                           ;mainDigPorts.c: 30: LATB = 0;
   137  007FDE  0E00               	movlw	0
   138  007FE0  6E8A               	movwf	138,c	;volatile
   139                           
   140                           ;mainDigPorts.c: 31: PORTC = 0;
   141  007FE2  0E00               	movlw	0
   142  007FE4  6E82               	movwf	130,c	;volatile
   143                           
   144                           ;mainDigPorts.c: 32: LATC = 0;
   145  007FE6  0E00               	movlw	0
   146  007FE8  6E8B               	movwf	139,c	;volatile
   147                           
   148                           ;mainDigPorts.c: 33: PORTD = 0;
   149  007FEA  0E00               	movlw	0
   150  007FEC  6E83               	movwf	131,c	;volatile
   151                           
   152                           ;mainDigPorts.c: 34: LATD = 0;
   153  007FEE  0E00               	movlw	0
   154  007FF0  6E8C               	movwf	140,c	;volatile
   155  007FF2                     l27:
   156  007FF2  0004               	clrwdt		;# 
   157  007FF4                     
   158                           ;mainDigPorts.c: 38: LATDbits.LD0 = 1;
   159  007FF4  808C               	bsf	140,0,c	;volatile
   160  007FF6                     
   161                           ;mainDigPorts.c: 40: LATDbits.LD0 = 0;
   162  007FF6  908C               	bcf	140,0,c	;volatile
   163  007FF8  EFF9  F03F         	goto	l27
   164  007FFC  EF00  F000         	goto	start
   165  008000                     __end_of_main:
   166                           	callstack 0
   167  0000                     
   168                           	psect	rparam
   169  0000                     
   170                           	psect	idloc
   171                           
   172                           ;Config register IDLOC0 @ 0x200000
   173                           ;	unspecified, using default values
   174  200000                     	org	2097152
   175  200000  FF                 	db	255
   176                           
   177                           ;Config register IDLOC1 @ 0x200001
   178                           ;	unspecified, using default values
   179  200001                     	org	2097153
   180  200001  FF                 	db	255
   181                           
   182                           ;Config register IDLOC2 @ 0x200002
   183                           ;	unspecified, using default values
   184  200002                     	org	2097154
   185  200002  FF                 	db	255
   186                           
   187                           ;Config register IDLOC3 @ 0x200003
   188                           ;	unspecified, using default values
   189  200003                     	org	2097155
   190  200003  FF                 	db	255
   191                           
   192                           ;Config register IDLOC4 @ 0x200004
   193                           ;	unspecified, using default values
   194  200004                     	org	2097156
   195  200004  FF                 	db	255
   196                           
   197                           ;Config register IDLOC5 @ 0x200005
   198                           ;	unspecified, using default values
   199  200005                     	org	2097157
   200  200005  FF                 	db	255
   201                           
   202                           ;Config register IDLOC6 @ 0x200006
   203                           ;	unspecified, using default values
   204  200006                     	org	2097158
   205  200006  FF                 	db	255
   206                           
   207                           ;Config register IDLOC7 @ 0x200007
   208                           ;	unspecified, using default values
   209  200007                     	org	2097159
   210  200007  FF                 	db	255
   211                           
   212                           	psect	config
   213                           
   214                           ; Padding undefined space
   215  300000                     	org	3145728
   216  300000  FF                 	db	255
   217                           
   218                           ;Config register CONFIG1H @ 0x300001
   219                           ;	Oscillator Selection bits
   220                           ;	OSC = HS, HS oscillator
   221                           ;	Fail-Safe Clock Monitor Enable bit
   222                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   223                           ;	Internal/External Oscillator Switchover bit
   224                           ;	IESO = OFF, Oscillator Switchover mode disabled
   225  300001                     	org	3145729
   226  300001  02                 	db	2
   227                           
   228                           ;Config register CONFIG2L @ 0x300002
   229                           ;	Power-up Timer Enable bit
   230                           ;	PWRT = OFF, PWRT disabled
   231                           ;	Brown-out Reset Enable bits
   232                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   233                           ;	Brown Out Reset Voltage bits
   234                           ;	BORV = 3, Minimum setting
   235  300002                     	org	3145730
   236  300002  1F                 	db	31
   237                           
   238                           ;Config register CONFIG2H @ 0x300003
   239                           ;	Watchdog Timer Enable bit
   240                           ;	WDT = ON, WDT enabled
   241                           ;	Watchdog Timer Postscale Select bits
   242                           ;	WDTPS = 32768, 1:32768
   243  300003                     	org	3145731
   244  300003  1F                 	db	31
   245                           
   246                           ; Padding undefined space
   247  300004                     	org	3145732
   248  300004  FF                 	db	255
   249                           
   250                           ;Config register CONFIG3H @ 0x300005
   251                           ;	CCP2 MUX bit
   252                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   253                           ;	PORTB A/D Enable bit
   254                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   255                           ;	Low-Power Timer1 Oscillator Enable bit
   256                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   257                           ;	MCLR Pin Enable bit
   258                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   259  300005                     	org	3145733
   260  300005  81                 	db	129
   261                           
   262                           ;Config register CONFIG4L @ 0x300006
   263                           ;	Stack Full/Underflow Reset Enable bit
   264                           ;	STVREN = ON, Stack full/underflow will cause Reset
   265                           ;	Single-Supply ICSP Enable bit
   266                           ;	LVP = ON, Single-Supply ICSP enabled
   267                           ;	Extended Instruction Set Enable bit
   268                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   269                           ;	Background Debugger Enable bit
   270                           ;	DEBUG = 0x1, unprogrammed default
   271  300006                     	org	3145734
   272  300006  85                 	db	133
   273                           
   274                           ; Padding undefined space
   275  300007                     	org	3145735
   276  300007  FF                 	db	255
   277                           
   278                           ;Config register CONFIG5L @ 0x300008
   279                           ;	Code Protection bit
   280                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   283                           ;	Code Protection bit
   284                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   285                           ;	Code Protection bit
   286                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   287  300008                     	org	3145736
   288  300008  0F                 	db	15
   289                           
   290                           ;Config register CONFIG5H @ 0x300009
   291                           ;	Boot Block Code Protection bit
   292                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   293                           ;	Data EEPROM Code Protection bit
   294                           ;	CPD = OFF, Data EEPROM not code-protected
   295  300009                     	org	3145737
   296  300009  C0                 	db	192
   297                           
   298                           ;Config register CONFIG6L @ 0x30000A
   299                           ;	Write Protection bit
   300                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   303                           ;	Write Protection bit
   304                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   305                           ;	Write Protection bit
   306                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   307  30000A                     	org	3145738
   308  30000A  0F                 	db	15
   309                           
   310                           ;Config register CONFIG6H @ 0x30000B
   311                           ;	Configuration Register Write Protection bit
   312                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   313                           ;	Boot Block Write Protection bit
   314                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   315                           ;	Data EEPROM Write Protection bit
   316                           ;	WRTD = OFF, Data EEPROM not write-protected
   317  30000B                     	org	3145739
   318  30000B  E0                 	db	224
   319                           
   320                           ;Config register CONFIG7L @ 0x30000C
   321                           ;	Table Read Protection bit
   322                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   325                           ;	Table Read Protection bit
   326                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   327                           ;	Table Read Protection bit
   328                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   329  30000C                     	org	3145740
   330  30000C  0F                 	db	15
   331                           
   332                           ;Config register CONFIG7H @ 0x30000D
   333                           ;	Boot Block Table Read Protection bit
   334                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   335  30000D                     	org	3145741
   336  30000D  40                 	db	64
   337                           tosu	equ	0xFFF
   338                           tosh	equ	0xFFE
   339                           tosl	equ	0xFFD
   340                           stkptr	equ	0xFFC
   341                           pclatu	equ	0xFFB
   342                           pclath	equ	0xFFA
   343                           pcl	equ	0xFF9
   344                           tblptru	equ	0xFF8
   345                           tblptrh	equ	0xFF7
   346                           tblptrl	equ	0xFF6
   347                           tablat	equ	0xFF5
   348                           prodh	equ	0xFF4
   349                           prodl	equ	0xFF3
   350                           indf0	equ	0xFEF
   351                           postinc0	equ	0xFEE
   352                           postdec0	equ	0xFED
   353                           preinc0	equ	0xFEC
   354                           plusw0	equ	0xFEB
   355                           fsr0h	equ	0xFEA
   356                           fsr0l	equ	0xFE9
   357                           wreg	equ	0xFE8
   358                           indf1	equ	0xFE7
   359                           postinc1	equ	0xFE6
   360                           postdec1	equ	0xFE5
   361                           preinc1	equ	0xFE4
   362                           plusw1	equ	0xFE3
   363                           fsr1h	equ	0xFE2
   364                           fsr1l	equ	0xFE1
   365                           bsr	equ	0xFE0
   366                           indf2	equ	0xFDF
   367                           postinc2	equ	0xFDE
   368                           postdec2	equ	0xFDD
   369                           preinc2	equ	0xFDC
   370                           plusw2	equ	0xFDB
   371                           fsr2h	equ	0xFDA
   372                           fsr2l	equ	0xFD9
   373                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Jan 26 17:31:34 2021

                     l27 7FF2                      l780 7FCE                      l782 7FF4  
                    l784 7FF6                      l778 7FCC                     _LATB 000F8A  
                   _LATC 000F8B                     _LATD 000F8C                     _main 7FCC  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTB 000F81                    _PORTC 000F82                    _PORTD 000F83  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
        __initialization 7FC6             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000               __accesstop 0080  __end_of__initialization 7FC6  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FC6                  __ramtop 0600  
                __ptext0 7FCC     end_of_initialization 7FC6      start_initialization 7FC6  
               _LATDbits 000F8C              _INTCON2bits 000FF1                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0034  
