#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18f86a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18f8830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18f1060 .functor NOT 1, L_0x192b1d0, C4<0>, C4<0>, C4<0>;
L_0x192af30 .functor XOR 1, L_0x192add0, L_0x192ae90, C4<0>, C4<0>;
L_0x192b0c0 .functor XOR 1, L_0x192af30, L_0x192aff0, C4<0>, C4<0>;
v0x1927d20_0 .net *"_ivl_10", 0 0, L_0x192aff0;  1 drivers
v0x1927e20_0 .net *"_ivl_12", 0 0, L_0x192b0c0;  1 drivers
v0x1927f00_0 .net *"_ivl_2", 0 0, L_0x1929f30;  1 drivers
v0x1927fc0_0 .net *"_ivl_4", 0 0, L_0x192add0;  1 drivers
v0x19280a0_0 .net *"_ivl_6", 0 0, L_0x192ae90;  1 drivers
v0x19281d0_0 .net *"_ivl_8", 0 0, L_0x192af30;  1 drivers
v0x19282b0_0 .net "a", 0 0, v0x19252e0_0;  1 drivers
v0x1928350_0 .net "b", 0 0, v0x1925380_0;  1 drivers
v0x19283f0_0 .net "c", 0 0, v0x1925420_0;  1 drivers
v0x1928490_0 .var "clk", 0 0;
v0x1928530_0 .net "d", 0 0, v0x1925560_0;  1 drivers
v0x19285d0_0 .net "q_dut", 0 0, L_0x192ac70;  1 drivers
v0x1928670_0 .net "q_ref", 0 0, L_0x18f10d0;  1 drivers
v0x1928710_0 .var/2u "stats1", 159 0;
v0x19287b0_0 .var/2u "strobe", 0 0;
v0x1928850_0 .net "tb_match", 0 0, L_0x192b1d0;  1 drivers
v0x1928910_0 .net "tb_mismatch", 0 0, L_0x18f1060;  1 drivers
v0x19289d0_0 .net "wavedrom_enable", 0 0, v0x1925650_0;  1 drivers
v0x1928a70_0 .net "wavedrom_title", 511 0, v0x19256f0_0;  1 drivers
L_0x1929f30 .concat [ 1 0 0 0], L_0x18f10d0;
L_0x192add0 .concat [ 1 0 0 0], L_0x18f10d0;
L_0x192ae90 .concat [ 1 0 0 0], L_0x192ac70;
L_0x192aff0 .concat [ 1 0 0 0], L_0x18f10d0;
L_0x192b1d0 .cmp/eeq 1, L_0x1929f30, L_0x192b0c0;
S_0x18f89c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x18f8830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18e4ea0 .functor OR 1, v0x19252e0_0, v0x1925380_0, C4<0>, C4<0>;
L_0x18f9120 .functor OR 1, v0x1925420_0, v0x1925560_0, C4<0>, C4<0>;
L_0x18f10d0 .functor AND 1, L_0x18e4ea0, L_0x18f9120, C4<1>, C4<1>;
v0x18f12d0_0 .net *"_ivl_0", 0 0, L_0x18e4ea0;  1 drivers
v0x18f1370_0 .net *"_ivl_2", 0 0, L_0x18f9120;  1 drivers
v0x18e4ff0_0 .net "a", 0 0, v0x19252e0_0;  alias, 1 drivers
v0x18e5090_0 .net "b", 0 0, v0x1925380_0;  alias, 1 drivers
v0x1924760_0 .net "c", 0 0, v0x1925420_0;  alias, 1 drivers
v0x1924870_0 .net "d", 0 0, v0x1925560_0;  alias, 1 drivers
v0x1924930_0 .net "q", 0 0, L_0x18f10d0;  alias, 1 drivers
S_0x1924a90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x18f8830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x19252e0_0 .var "a", 0 0;
v0x1925380_0 .var "b", 0 0;
v0x1925420_0 .var "c", 0 0;
v0x19254c0_0 .net "clk", 0 0, v0x1928490_0;  1 drivers
v0x1925560_0 .var "d", 0 0;
v0x1925650_0 .var "wavedrom_enable", 0 0;
v0x19256f0_0 .var "wavedrom_title", 511 0;
E_0x18f35b0/0 .event negedge, v0x19254c0_0;
E_0x18f35b0/1 .event posedge, v0x19254c0_0;
E_0x18f35b0 .event/or E_0x18f35b0/0, E_0x18f35b0/1;
E_0x18f3800 .event posedge, v0x19254c0_0;
E_0x18dd9f0 .event negedge, v0x19254c0_0;
S_0x1924de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1924a90;
 .timescale -12 -12;
v0x1924fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19250e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1924a90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1925850 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x18f8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1928da0 .functor NOT 1, v0x1925380_0, C4<0>, C4<0>, C4<0>;
L_0x1928e30 .functor AND 1, v0x19252e0_0, L_0x1928da0, C4<1>, C4<1>;
L_0x1928ec0 .functor NOT 1, v0x1925420_0, C4<0>, C4<0>, C4<0>;
L_0x1928f30 .functor AND 1, L_0x1928e30, L_0x1928ec0, C4<1>, C4<1>;
L_0x1929020 .functor AND 1, L_0x1928f30, v0x1925560_0, C4<1>, C4<1>;
L_0x19290e0 .functor NOT 1, v0x19252e0_0, C4<0>, C4<0>, C4<0>;
L_0x1929190 .functor AND 1, L_0x19290e0, v0x1925380_0, C4<1>, C4<1>;
L_0x1929250 .functor NOT 1, v0x1925420_0, C4<0>, C4<0>, C4<0>;
L_0x1929310 .functor AND 1, L_0x1929190, L_0x1929250, C4<1>, C4<1>;
L_0x1929420 .functor AND 1, L_0x1929310, v0x1925560_0, C4<1>, C4<1>;
L_0x1929540 .functor OR 1, L_0x1929020, L_0x1929420, C4<0>, C4<0>;
L_0x1929600 .functor NOT 1, v0x19252e0_0, C4<0>, C4<0>, C4<0>;
L_0x19296e0 .functor AND 1, L_0x1929600, v0x1925380_0, C4<1>, C4<1>;
L_0x19297a0 .functor AND 1, L_0x19296e0, v0x1925420_0, C4<1>, C4<1>;
L_0x1929670 .functor OR 1, L_0x1929540, L_0x19297a0, C4<0>, C4<0>;
L_0x1929980 .functor NOT 1, v0x1925380_0, C4<0>, C4<0>, C4<0>;
L_0x1929b90 .functor AND 1, v0x19252e0_0, L_0x1929980, C4<1>, C4<1>;
L_0x1929d60 .functor AND 1, L_0x1929b90, v0x1925420_0, C4<1>, C4<1>;
L_0x1929fd0 .functor NOT 1, v0x1925560_0, C4<0>, C4<0>, C4<0>;
L_0x192a040 .functor AND 1, L_0x1929d60, L_0x1929fd0, C4<1>, C4<1>;
L_0x192a200 .functor OR 1, L_0x1929670, L_0x192a040, C4<0>, C4<0>;
L_0x192a310 .functor AND 1, v0x19252e0_0, v0x1925380_0, C4<1>, C4<1>;
L_0x192a440 .functor NOT 1, v0x1925420_0, C4<0>, C4<0>, C4<0>;
L_0x192a4b0 .functor AND 1, L_0x192a310, L_0x192a440, C4<1>, C4<1>;
L_0x192a690 .functor AND 1, L_0x192a4b0, v0x1925560_0, C4<1>, C4<1>;
L_0x192a860 .functor OR 1, L_0x192a200, L_0x192a690, C4<0>, C4<0>;
L_0x192aa50 .functor AND 1, v0x19252e0_0, v0x1925380_0, C4<1>, C4<1>;
L_0x192aac0 .functor AND 1, L_0x192aa50, v0x1925420_0, C4<1>, C4<1>;
L_0x192ac70 .functor OR 1, L_0x192a860, L_0x192aac0, C4<0>, C4<0>;
v0x1925b40_0 .net *"_ivl_0", 0 0, L_0x1928da0;  1 drivers
v0x1925c20_0 .net *"_ivl_10", 0 0, L_0x19290e0;  1 drivers
v0x1925d00_0 .net *"_ivl_12", 0 0, L_0x1929190;  1 drivers
v0x1925df0_0 .net *"_ivl_14", 0 0, L_0x1929250;  1 drivers
v0x1925ed0_0 .net *"_ivl_16", 0 0, L_0x1929310;  1 drivers
v0x1926000_0 .net *"_ivl_18", 0 0, L_0x1929420;  1 drivers
v0x19260e0_0 .net *"_ivl_2", 0 0, L_0x1928e30;  1 drivers
v0x19261c0_0 .net *"_ivl_20", 0 0, L_0x1929540;  1 drivers
v0x19262a0_0 .net *"_ivl_22", 0 0, L_0x1929600;  1 drivers
v0x1926380_0 .net *"_ivl_24", 0 0, L_0x19296e0;  1 drivers
v0x1926460_0 .net *"_ivl_26", 0 0, L_0x19297a0;  1 drivers
v0x1926540_0 .net *"_ivl_28", 0 0, L_0x1929670;  1 drivers
v0x1926620_0 .net *"_ivl_30", 0 0, L_0x1929980;  1 drivers
v0x1926700_0 .net *"_ivl_32", 0 0, L_0x1929b90;  1 drivers
v0x19267e0_0 .net *"_ivl_34", 0 0, L_0x1929d60;  1 drivers
v0x19268c0_0 .net *"_ivl_36", 0 0, L_0x1929fd0;  1 drivers
v0x19269a0_0 .net *"_ivl_38", 0 0, L_0x192a040;  1 drivers
v0x1926a80_0 .net *"_ivl_4", 0 0, L_0x1928ec0;  1 drivers
v0x1926b60_0 .net *"_ivl_40", 0 0, L_0x192a200;  1 drivers
v0x1926c40_0 .net *"_ivl_42", 0 0, L_0x192a310;  1 drivers
v0x1926d20_0 .net *"_ivl_44", 0 0, L_0x192a440;  1 drivers
v0x1926e00_0 .net *"_ivl_46", 0 0, L_0x192a4b0;  1 drivers
v0x1926ee0_0 .net *"_ivl_48", 0 0, L_0x192a690;  1 drivers
v0x1926fc0_0 .net *"_ivl_50", 0 0, L_0x192a860;  1 drivers
v0x19270a0_0 .net *"_ivl_52", 0 0, L_0x192aa50;  1 drivers
v0x1927180_0 .net *"_ivl_54", 0 0, L_0x192aac0;  1 drivers
v0x1927260_0 .net *"_ivl_6", 0 0, L_0x1928f30;  1 drivers
v0x1927340_0 .net *"_ivl_8", 0 0, L_0x1929020;  1 drivers
v0x1927420_0 .net "a", 0 0, v0x19252e0_0;  alias, 1 drivers
v0x19274c0_0 .net "b", 0 0, v0x1925380_0;  alias, 1 drivers
v0x19275b0_0 .net "c", 0 0, v0x1925420_0;  alias, 1 drivers
v0x19276a0_0 .net "d", 0 0, v0x1925560_0;  alias, 1 drivers
v0x1927790_0 .net "q", 0 0, L_0x192ac70;  alias, 1 drivers
S_0x1927b00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x18f8830;
 .timescale -12 -12;
E_0x18f3350 .event anyedge, v0x19287b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19287b0_0;
    %nor/r;
    %assign/vec4 v0x19287b0_0, 0;
    %wait E_0x18f3350;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1924a90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925380_0, 0;
    %assign/vec4 v0x19252e0_0, 0;
    %wait E_0x18dd9f0;
    %wait E_0x18f3800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925380_0, 0;
    %assign/vec4 v0x19252e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18f35b0;
    %load/vec4 v0x19252e0_0;
    %load/vec4 v0x1925380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1925420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1925560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1925560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925380_0, 0;
    %assign/vec4 v0x19252e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x19250e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18f35b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1925560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1925380_0, 0;
    %assign/vec4 v0x19252e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18f8830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1928490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19287b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18f8830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1928490_0;
    %inv;
    %store/vec4 v0x1928490_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18f8830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19254c0_0, v0x1928910_0, v0x19282b0_0, v0x1928350_0, v0x19283f0_0, v0x1928530_0, v0x1928670_0, v0x19285d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18f8830;
T_7 ;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1928710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18f8830;
T_8 ;
    %wait E_0x18f35b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1928710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1928710_0, 4, 32;
    %load/vec4 v0x1928850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1928710_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1928710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1928710_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1928670_0;
    %load/vec4 v0x1928670_0;
    %load/vec4 v0x19285d0_0;
    %xor;
    %load/vec4 v0x1928670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1928710_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1928710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1928710_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter2/response4/top_module.sv";
