#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.722
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.983
new_n3160.in[0] (.names)                                                                                                              0.549    10.533
new_n3160.out[0] (.names)                                                                                                             0.235    10.768
new_n3159_1.in[2] (.names)                                                                                                            0.335    11.102
new_n3159_1.out[0] (.names)                                                                                                           0.235    11.337
new_n3172.in[1] (.names)                                                                                                              0.455    11.792
new_n3172.out[0] (.names)                                                                                                             0.235    12.027
new_n3187.in[0] (.names)                                                                                                              0.455    12.482
new_n3187.out[0] (.names)                                                                                                             0.261    12.743
new_n3199_1.in[0] (.names)                                                                                                            0.426    13.169
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.404
new_n3219_1.in[1] (.names)                                                                                                            0.469    13.873
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.134
new_n3210.in[2] (.names)                                                                                                              0.620    14.755
new_n3210.out[0] (.names)                                                                                                             0.261    15.016
n433.in[3] (.names)                                                                                                                   0.100    15.116
n433.out[0] (.names)                                                                                                                  0.235    15.351
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    15.351
data arrival time                                                                                                                              15.351

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.351
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.374


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.722
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.983
new_n3160.in[0] (.names)                                                                                                              0.549    10.533
new_n3160.out[0] (.names)                                                                                                             0.235    10.768
new_n3159_1.in[2] (.names)                                                                                                            0.335    11.102
new_n3159_1.out[0] (.names)                                                                                                           0.235    11.337
new_n3172.in[1] (.names)                                                                                                              0.455    11.792
new_n3172.out[0] (.names)                                                                                                             0.235    12.027
new_n3187.in[0] (.names)                                                                                                              0.455    12.482
new_n3187.out[0] (.names)                                                                                                             0.261    12.743
new_n3199_1.in[0] (.names)                                                                                                            0.426    13.169
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.404
new_n3219_1.in[1] (.names)                                                                                                            0.469    13.873
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.134
new_n3221.in[1] (.names)                                                                                                              0.336    14.470
new_n3221.out[0] (.names)                                                                                                             0.261    14.731
n438.in[4] (.names)                                                                                                                   0.100    14.831
n438.out[0] (.names)                                                                                                                  0.261    15.092
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    15.092
data arrival time                                                                                                                              15.092

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.092
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.116


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.722
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.983
new_n3160.in[0] (.names)                                                                                                              0.549    10.533
new_n3160.out[0] (.names)                                                                                                             0.235    10.768
new_n3159_1.in[2] (.names)                                                                                                            0.335    11.102
new_n3159_1.out[0] (.names)                                                                                                           0.235    11.337
new_n3172.in[1] (.names)                                                                                                              0.455    11.792
new_n3172.out[0] (.names)                                                                                                             0.235    12.027
new_n3187.in[0] (.names)                                                                                                              0.455    12.482
new_n3187.out[0] (.names)                                                                                                             0.261    12.743
new_n3186.in[0] (.names)                                                                                                              0.473    13.217
new_n3186.out[0] (.names)                                                                                                             0.235    13.452
new_n3198_1.in[0] (.names)                                                                                                            0.100    13.552
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.786
new_n3197.in[2] (.names)                                                                                                              0.100    13.887
new_n3197.out[0] (.names)                                                                                                             0.261    14.148
n428.in[3] (.names)                                                                                                                   0.100    14.248
n428.out[0] (.names)                                                                                                                  0.235    14.483
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.483
data arrival time                                                                                                                              14.483

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.483
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.506


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.722
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.983
new_n3136.in[1] (.names)                                                                                                              0.451    10.434
new_n3136.out[0] (.names)                                                                                                             0.235    10.669
new_n3156.in[0] (.names)                                                                                                              0.618    11.287
new_n3156.out[0] (.names)                                                                                                             0.261    11.548
new_n3155.in[5] (.names)                                                                                                              0.468    12.016
new_n3155.out[0] (.names)                                                                                                             0.261    12.277
new_n3171.in[1] (.names)                                                                                                              0.470    12.747
new_n3171.out[0] (.names)                                                                                                             0.235    12.982
new_n3170.in[0] (.names)                                                                                                              0.100    13.082
new_n3170.out[0] (.names)                                                                                                             0.235    13.317
new_n3168_1.in[4] (.names)                                                                                                            0.330    13.647
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.882
n418.in[2] (.names)                                                                                                                   0.100    13.982
n418.out[0] (.names)                                                                                                                  0.235    14.217
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    14.217
data arrival time                                                                                                                              14.217

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.217
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.241


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3128_1.in[2] (.names)                                                                                                            0.477     9.722
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.983
new_n3160.in[0] (.names)                                                                                                              0.549    10.533
new_n3160.out[0] (.names)                                                                                                             0.235    10.768
new_n3159_1.in[2] (.names)                                                                                                            0.335    11.102
new_n3159_1.out[0] (.names)                                                                                                           0.235    11.337
new_n3172.in[1] (.names)                                                                                                              0.455    11.792
new_n3172.out[0] (.names)                                                                                                             0.235    12.027
new_n3187.in[0] (.names)                                                                                                              0.455    12.482
new_n3187.out[0] (.names)                                                                                                             0.261    12.743
new_n3186.in[0] (.names)                                                                                                              0.473    13.217
new_n3186.out[0] (.names)                                                                                                             0.235    13.452
new_n3184_1.in[2] (.names)                                                                                                            0.100    13.552
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.786
n423.in[4] (.names)                                                                                                                   0.100    13.887
n423.out[0] (.names)                                                                                                                  0.261    14.148
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    14.148
data arrival time                                                                                                                              14.148

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.148
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.171


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3107.in[1] (.names)                                                                                                              0.477     9.722
new_n3107.out[0] (.names)                                                                                                             0.235     9.957
new_n3103_1.in[1] (.names)                                                                                                            0.338    10.295
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.530
new_n3102.in[1] (.names)                                                                                                              0.331    10.861
new_n3102.out[0] (.names)                                                                                                             0.235    11.096
new_n3133_1.in[0] (.names)                                                                                                            0.477    11.573
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.808
new_n3132.in[1] (.names)                                                                                                              0.473    12.282
new_n3132.out[0] (.names)                                                                                                             0.235    12.517
new_n3152.in[1] (.names)                                                                                                              0.100    12.617
new_n3152.out[0] (.names)                                                                                                             0.235    12.852
new_n3151.in[0] (.names)                                                                                                              0.100    12.952
new_n3151.out[0] (.names)                                                                                                             0.235    13.187
new_n3150.in[3] (.names)                                                                                                              0.100    13.287
new_n3150.out[0] (.names)                                                                                                             0.235    13.522
n413.in[2] (.names)                                                                                                                   0.100    13.622
n413.out[0] (.names)                                                                                                                  0.235    13.857
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.857
data arrival time                                                                                                                              13.857

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.857
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.880


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n3020.in[0] (.names)                                                                                                              0.466     7.644
new_n3020.out[0] (.names)                                                                                                             0.261     7.905
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.242
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.503
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.984
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.245
new_n3107.in[1] (.names)                                                                                                              0.477     9.722
new_n3107.out[0] (.names)                                                                                                             0.235     9.957
new_n3103_1.in[1] (.names)                                                                                                            0.338    10.295
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.530
new_n3102.in[1] (.names)                                                                                                              0.331    10.861
new_n3102.out[0] (.names)                                                                                                             0.235    11.096
new_n3133_1.in[0] (.names)                                                                                                            0.477    11.573
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.808
new_n3148_1.in[1] (.names)                                                                                                            0.473    12.282
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.517
new_n3131.in[4] (.names)                                                                                                              0.338    12.855
new_n3131.out[0] (.names)                                                                                                             0.235    13.090
n408.in[3] (.names)                                                                                                                   0.485    13.574
n408.out[0] (.names)                                                                                                                  0.235    13.809
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.809
data arrival time                                                                                                                              13.809

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.809
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.833


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n3015.in[1] (.names)                                                                                                              0.482     8.362
new_n3015.out[0] (.names)                                                                                                             0.261     8.623
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.098
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.333
new_n3050.in[2] (.names)                                                                                                              0.472     9.806
new_n3050.out[0] (.names)                                                                                                             0.261    10.067
new_n3072.in[2] (.names)                                                                                                              0.337    10.404
new_n3072.out[0] (.names)                                                                                                             0.261    10.665
new_n3089_1.in[0] (.names)                                                                                                            0.466    11.130
new_n3089_1.out[0] (.names)                                                                                                           0.235    11.365
new_n3100.in[0] (.names)                                                                                                              0.100    11.465
new_n3100.out[0] (.names)                                                                                                             0.235    11.700
new_n3118_1.in[0] (.names)                                                                                                            0.617    12.317
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.552
new_n3117.in[2] (.names)                                                                                                              0.100    12.652
new_n3117.out[0] (.names)                                                                                                             0.261    12.913
n403.in[3] (.names)                                                                                                                   0.100    13.013
n403.out[0] (.names)                                                                                                                  0.235    13.248
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    13.248
data arrival time                                                                                                                              13.248

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.248
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.272


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n3015.in[1] (.names)                                                                                                              0.482     8.362
new_n3015.out[0] (.names)                                                                                                             0.261     8.623
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.098
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.333
new_n3013_1.in[0] (.names)                                                                                                            0.100     9.433
new_n3013_1.out[0] (.names)                                                                                                           0.235     9.668
new_n3026.in[4] (.names)                                                                                                              0.336    10.004
new_n3026.out[0] (.names)                                                                                                             0.261    10.265
new_n3067.in[1] (.names)                                                                                                              0.483    10.749
new_n3067.out[0] (.names)                                                                                                             0.261    11.010
new_n3070.in[2] (.names)                                                                                                              0.100    11.110
new_n3070.out[0] (.names)                                                                                                             0.235    11.345
new_n3069_1.in[1] (.names)                                                                                                            0.623    11.968
new_n3069_1.out[0] (.names)                                                                                                           0.235    12.203
n388.in[2] (.names)                                                                                                                   0.606    12.809
n388.out[0] (.names)                                                                                                                  0.235    13.044
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    13.044
data arrival time                                                                                                                              13.044

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.044
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.067


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n3015.in[1] (.names)                                                                                                              0.482     8.362
new_n3015.out[0] (.names)                                                                                                             0.261     8.623
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.098
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.333
new_n3050.in[2] (.names)                                                                                                              0.472     9.806
new_n3050.out[0] (.names)                                                                                                             0.261    10.067
new_n3072.in[2] (.names)                                                                                                              0.337    10.404
new_n3072.out[0] (.names)                                                                                                             0.261    10.665
new_n3071.in[0] (.names)                                                                                                              0.466    11.130
new_n3071.out[0] (.names)                                                                                                             0.235    11.365
new_n3087.in[2] (.names)                                                                                                              0.620    11.985
new_n3087.out[0] (.names)                                                                                                             0.235    12.220
new_n3086.in[2] (.names)                                                                                                              0.100    12.320
new_n3086.out[0] (.names)                                                                                                             0.261    12.581
n393.in[3] (.names)                                                                                                                   0.100    12.681
n393.out[0] (.names)                                                                                                                  0.235    12.916
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.916
data arrival time                                                                                                                              12.916

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.916
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.940


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n3015.in[1] (.names)                                                                                                              0.482     8.362
new_n3015.out[0] (.names)                                                                                                             0.261     8.623
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.098
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.333
new_n3050.in[2] (.names)                                                                                                              0.472     9.806
new_n3050.out[0] (.names)                                                                                                             0.261    10.067
new_n3072.in[2] (.names)                                                                                                              0.337    10.404
new_n3072.out[0] (.names)                                                                                                             0.261    10.665
new_n3112.in[0] (.names)                                                                                                              0.466    11.130
new_n3112.out[0] (.names)                                                                                                             0.235    11.365
new_n3101.in[2] (.names)                                                                                                              0.336    11.701
new_n3101.out[0] (.names)                                                                                                             0.235    11.936
new_n3099_1.in[2] (.names)                                                                                                            0.337    12.273
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.508
n398.in[4] (.names)                                                                                                                   0.100    12.608
n398.out[0] (.names)                                                                                                                  0.261    12.869
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.869
data arrival time                                                                                                                              12.869

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.869
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.892


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n3015.in[1] (.names)                                                                                                              0.482     8.362
new_n3015.out[0] (.names)                                                                                                             0.261     8.623
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.098
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.333
new_n3050.in[2] (.names)                                                                                                              0.472     9.806
new_n3050.out[0] (.names)                                                                                                             0.261    10.067
new_n3049_1.in[0] (.names)                                                                                                            0.337    10.404
new_n3049_1.out[0] (.names)                                                                                                           0.235    10.639
new_n3055.in[0] (.names)                                                                                                              0.100    10.739
new_n3055.out[0] (.names)                                                                                                             0.235    10.974
new_n3054_1.in[4] (.names)                                                                                                            0.467    11.440
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.675
n383.in[2] (.names)                                                                                                                   0.100    11.775
n383.out[0] (.names)                                                                                                                  0.235    12.010
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    12.010
data arrival time                                                                                                                              12.010

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.010
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.034


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.512
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.773
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.255
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.490
new_n3007.in[0] (.names)                                                                                                              0.472     8.963
new_n3007.out[0] (.names)                                                                                                             0.235     9.198
new_n3027.in[4] (.names)                                                                                                              0.479     9.677
new_n3027.out[0] (.names)                                                                                                             0.261     9.938
new_n3040.in[0] (.names)                                                                                                              0.335    10.272
new_n3040.out[0] (.names)                                                                                                             0.235    10.507
new_n3038_1.in[2] (.names)                                                                                                            0.340    10.848
new_n3038_1.out[0] (.names)                                                                                                           0.235    11.083
new_n3037.in[1] (.names)                                                                                                              0.100    11.183
new_n3037.out[0] (.names)                                                                                                             0.261    11.444
n378.in[2] (.names)                                                                                                                   0.100    11.544
n378.out[0] (.names)                                                                                                                  0.235    11.779
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.779
data arrival time                                                                                                                              11.779

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.779
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.802


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n3015.in[1] (.names)                                                                                                              0.482     8.362
new_n3015.out[0] (.names)                                                                                                             0.261     8.623
new_n3014_1.in[2] (.names)                                                                                                            0.476     9.098
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.333
new_n3013_1.in[0] (.names)                                                                                                            0.100     9.433
new_n3013_1.out[0] (.names)                                                                                                           0.235     9.668
new_n3026.in[4] (.names)                                                                                                              0.336    10.004
new_n3026.out[0] (.names)                                                                                                             0.261    10.265
new_n3025.in[2] (.names)                                                                                                              0.336    10.601
new_n3025.out[0] (.names)                                                                                                             0.261    10.862
n373.in[3] (.names)                                                                                                                   0.100    10.962
n373.out[0] (.names)                                                                                                                  0.235    11.197
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.197
data arrival time                                                                                                                              11.197

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.197
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.220


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.512
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.773
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.255
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.490
new_n2997.in[1] (.names)                                                                                                              0.472     8.963
new_n2997.out[0] (.names)                                                                                                             0.235     9.198
new_n2996.in[0] (.names)                                                                                                              0.100     9.298
new_n2996.out[0] (.names)                                                                                                             0.235     9.533
new_n3012.in[0] (.names)                                                                                                              0.337     9.870
new_n3012.out[0] (.names)                                                                                                             0.235    10.105
new_n3011.in[1] (.names)                                                                                                              0.100    10.205
new_n3011.out[0] (.names)                                                                                                             0.261    10.466
n368.in[2] (.names)                                                                                                                   0.100    10.566
n368.out[0] (.names)                                                                                                                  0.235    10.801
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.801
data arrival time                                                                                                                              10.801

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.801
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.824


#Path 16
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.512
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.773
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.255
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.490
new_n2997.in[1] (.names)                                                                                                              0.472     8.963
new_n2997.out[0] (.names)                                                                                                             0.235     9.198
new_n2996.in[0] (.names)                                                                                                              0.100     9.298
new_n2996.out[0] (.names)                                                                                                             0.235     9.533
new_n2995.in[4] (.names)                                                                                                              0.337     9.870
new_n2995.out[0] (.names)                                                                                                             0.261    10.131
n363.in[3] (.names)                                                                                                                   0.100    10.231
n363.out[0] (.names)                                                                                                                  0.235    10.466
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.466
data arrival time                                                                                                                              10.466

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.466
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.489


#Path 17
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4119_1.in[0] (.names)                                                               0.100     7.762
new_n4119_1.out[0] (.names)                                                              0.261     8.023
new_n4127.in[2] (.names)                                                                 0.100     8.123
new_n4127.out[0] (.names)                                                                0.261     8.384
new_n4129_1.in[0] (.names)                                                               0.335     8.719
new_n4129_1.out[0] (.names)                                                              0.261     8.980
n3568.in[4] (.names)                                                                     1.035    10.014
n3568.out[0] (.names)                                                                    0.261    10.275
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000    10.275
data arrival time                                                                                 10.275

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.275
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.299


#Path 18
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.626     5.321
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.582
new_n2954_1.in[0] (.names)                                                                                                            0.622     6.205
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.440
new_n2973_1.in[4] (.names)                                                                                                            0.478     6.918
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.179
new_n2981.in[1] (.names)                                                                                                              0.466     7.644
new_n2981.out[0] (.names)                                                                                                             0.235     7.879
new_n2980.in[1] (.names)                                                                                                              0.100     7.979
new_n2980.out[0] (.names)                                                                                                             0.235     8.214
new_n2979_1.in[0] (.names)                                                                                                            0.100     8.314
new_n2979_1.out[0] (.names)                                                                                                           0.235     8.549
new_n2977.in[4] (.names)                                                                                                              0.477     9.026
new_n2977.out[0] (.names)                                                                                                             0.261     9.287
n358.in[2] (.names)                                                                                                                   0.616     9.903
n358.out[0] (.names)                                                                                                                  0.235    10.138
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.138
data arrival time                                                                                                                              10.138

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.138
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.161


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3373_1.in[0] (.names)                                                               0.468     8.363
new_n3373_1.out[0] (.names)                                                              0.235     8.598
new_n3378_1.in[0] (.names)                                                               0.100     8.698
new_n3378_1.out[0] (.names)                                                              0.235     8.933
new_n3377.in[1] (.names)                                                                 0.100     9.033
new_n3377.out[0] (.names)                                                                0.235     9.268
n711.in[2] (.names)                                                                      0.574     9.842
n711.out[0] (.names)                                                                     0.235    10.077
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.077
data arrival time                                                                                 10.077

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.077
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.101


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4112.in[0] (.names)                                                                 0.479     8.141
new_n4112.out[0] (.names)                                                                0.235     8.376
new_n4115.in[0] (.names)                                                                 0.611     8.987
new_n4115.out[0] (.names)                                                                0.235     9.222
new_n4114_1.in[1] (.names)                                                               0.100     9.322
new_n4114_1.out[0] (.names)                                                              0.235     9.557
n3548.in[2] (.names)                                                                     0.100     9.657
n3548.out[0] (.names)                                                                    0.235     9.892
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.892
data arrival time                                                                                  9.892

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.892
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.916


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4245.in[0] (.names)                                                                 0.482     8.218
new_n4245.out[0] (.names)                                                                0.261     8.479
new_n4250.in[0] (.names)                                                                 0.100     8.579
new_n4250.out[0] (.names)                                                                0.261     8.840
new_n4249_1.in[3] (.names)                                                               0.100     8.940
new_n4249_1.out[0] (.names)                                                              0.261     9.201
n3878.in[2] (.names)                                                                     0.409     9.610
n3878.out[0] (.names)                                                                    0.235     9.845
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.845
data arrival time                                                                                  9.845

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.845
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.868


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4119_1.in[0] (.names)                                                               0.100     7.762
new_n4119_1.out[0] (.names)                                                              0.261     8.023
new_n4127.in[2] (.names)                                                                 0.100     8.123
new_n4127.out[0] (.names)                                                                0.261     8.384
new_n4132.in[0] (.names)                                                                 0.100     8.484
new_n4132.out[0] (.names)                                                                0.235     8.719
new_n4131.in[2] (.names)                                                                 0.100     8.819
new_n4131.out[0] (.names)                                                                0.261     9.080
n3573.in[3] (.names)                                                                     0.501     9.581
n3573.out[0] (.names)                                                                    0.235     9.816
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.816
data arrival time                                                                                  9.816

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.816
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.840


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3373_1.in[0] (.names)                                                               0.468     8.363
new_n3373_1.out[0] (.names)                                                              0.235     8.598
new_n3381.in[0] (.names)                                                                 0.100     8.698
new_n3381.out[0] (.names)                                                                0.261     8.959
new_n3388_1.in[2] (.names)                                                               0.100     9.059
new_n3388_1.out[0] (.names)                                                              0.261     9.320
n726.in[1] (.names)                                                                      0.100     9.420
n726.out[0] (.names)                                                                     0.261     9.681
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.681
data arrival time                                                                                  9.681

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.681
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.705


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3373_1.in[0] (.names)                                                               0.468     8.363
new_n3373_1.out[0] (.names)                                                              0.235     8.598
new_n3381.in[0] (.names)                                                                 0.100     8.698
new_n3381.out[0] (.names)                                                                0.261     8.959
new_n3385.in[0] (.names)                                                                 0.100     9.059
new_n3385.out[0] (.names)                                                                0.261     9.320
n721.in[3] (.names)                                                                      0.100     9.420
n721.out[0] (.names)                                                                     0.261     9.681
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.681
data arrival time                                                                                  9.681

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.681
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.705


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3373_1.in[0] (.names)                                                               0.468     8.363
new_n3373_1.out[0] (.names)                                                              0.235     8.598
new_n3381.in[0] (.names)                                                                 0.100     8.698
new_n3381.out[0] (.names)                                                                0.261     8.959
new_n3380.in[0] (.names)                                                                 0.100     9.059
new_n3380.out[0] (.names)                                                                0.235     9.294
n716.in[4] (.names)                                                                      0.100     9.394
n716.out[0] (.names)                                                                     0.261     9.655
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.655
data arrival time                                                                                  9.655

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.655
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.679


#Path 26
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2910.in[0] (.names)                                                                                                              0.628     5.324
new_n2910.out[0] (.names)                                                                                                             0.235     5.559
new_n2922.in[3] (.names)                                                                                                              0.100     5.659
new_n2922.out[0] (.names)                                                                                                             0.235     5.894
new_n2923_1.in[1] (.names)                                                                                                            0.330     6.224
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.485
new_n2950.in[0] (.names)                                                                                                              0.485     6.969
new_n2950.out[0] (.names)                                                                                                             0.235     7.204
new_n2949_1.in[1] (.names)                                                                                                            0.477     7.681
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.916
new_n2975.in[4] (.names)                                                                                                              0.100     8.016
new_n2975.out[0] (.names)                                                                                                             0.261     8.277
new_n2963_1.in[1] (.names)                                                                                                            0.340     8.617
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.852
n353.in[4] (.names)                                                                                                                   0.476     9.328
n353.out[0] (.names)                                                                                                                  0.261     9.589
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.589
data arrival time                                                                                                                               9.589

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.589
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.613


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4020.in[0] (.names)                                                                 0.100     7.342
new_n4020.out[0] (.names)                                                                0.261     7.603
new_n4019_1.in[0] (.names)                                                               0.477     8.080
new_n4019_1.out[0] (.names)                                                              0.235     8.315
new_n4018_1.in[3] (.names)                                                               0.475     8.789
new_n4018_1.out[0] (.names)                                                              0.235     9.024
n3393.in[2] (.names)                                                                     0.313     9.337
n3393.out[0] (.names)                                                                    0.235     9.572
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000     9.572
data arrival time                                                                                  9.572

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.572
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.596


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4245.in[0] (.names)                                                                 0.482     8.218
new_n4245.out[0] (.names)                                                                0.261     8.479
new_n4253_1.in[2] (.names)                                                               0.100     8.579
new_n4253_1.out[0] (.names)                                                              0.261     8.840
new_n4255.in[0] (.names)                                                                 0.100     8.940
new_n4255.out[0] (.names)                                                                0.261     9.201
n3888.in[4] (.names)                                                                     0.100     9.301
n3888.out[0] (.names)                                                                    0.261     9.562
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.562
data arrival time                                                                                  9.562

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.562
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.585


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3373_1.in[0] (.names)                                                               0.468     8.363
new_n3373_1.out[0] (.names)                                                              0.235     8.598
new_n3375.in[0] (.names)                                                                 0.337     8.935
new_n3375.out[0] (.names)                                                                0.261     9.196
n706.in[4] (.names)                                                                      0.100     9.296
n706.out[0] (.names)                                                                     0.261     9.557
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.557
data arrival time                                                                                  9.557

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.557
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.581


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4245.in[0] (.names)                                                                 0.482     8.218
new_n4245.out[0] (.names)                                                                0.261     8.479
new_n4244_1.in[0] (.names)                                                               0.481     8.960
new_n4244_1.out[0] (.names)                                                              0.235     9.195
n3873.in[4] (.names)                                                                     0.100     9.295
n3873.out[0] (.names)                                                                    0.261     9.556
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.556
data arrival time                                                                                  9.556

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.556
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.580


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4245.in[0] (.names)                                                                 0.482     8.218
new_n4245.out[0] (.names)                                                                0.261     8.479
new_n4253_1.in[2] (.names)                                                               0.100     8.579
new_n4253_1.out[0] (.names)                                                              0.261     8.840
new_n4257.in[0] (.names)                                                                 0.100     8.940
new_n4257.out[0] (.names)                                                                0.235     9.175
n3893.in[1] (.names)                                                                     0.100     9.275
n3893.out[0] (.names)                                                                    0.261     9.536
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.536
data arrival time                                                                                  9.536

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.536
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.559


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4020.in[0] (.names)                                                                 0.100     7.342
new_n4020.out[0] (.names)                                                                0.261     7.603
new_n4028_1.in[2] (.names)                                                               0.619     8.222
new_n4028_1.out[0] (.names)                                                              0.261     8.483
new_n4031.in[0] (.names)                                                                 0.100     8.583
new_n4031.out[0] (.names)                                                                0.261     8.844
new_n4030.in[3] (.names)                                                                 0.100     8.944
new_n4030.out[0] (.names)                                                                0.235     9.179
n3408.in[2] (.names)                                                                     0.100     9.279
n3408.out[0] (.names)                                                                    0.235     9.514
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.514
data arrival time                                                                                  9.514

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.514
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.538


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4020.in[0] (.names)                                                                 0.100     7.342
new_n4020.out[0] (.names)                                                                0.261     7.603
new_n4028_1.in[2] (.names)                                                               0.619     8.222
new_n4028_1.out[0] (.names)                                                              0.261     8.483
new_n4034_1.in[0] (.names)                                                               0.100     8.583
new_n4034_1.out[0] (.names)                                                              0.235     8.818
new_n4033_1.in[2] (.names)                                                               0.100     8.918
new_n4033_1.out[0] (.names)                                                              0.261     9.179
n3413.in[3] (.names)                                                                     0.100     9.279
n3413.out[0] (.names)                                                                    0.235     9.514
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.514
data arrival time                                                                                  9.514

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.514
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.538


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4245.in[0] (.names)                                                                 0.482     8.218
new_n4245.out[0] (.names)                                                                0.261     8.479
new_n4253_1.in[2] (.names)                                                               0.100     8.579
new_n4253_1.out[0] (.names)                                                              0.261     8.840
new_n4252.in[1] (.names)                                                                 0.100     8.940
new_n4252.out[0] (.names)                                                                0.235     9.175
n3883.in[2] (.names)                                                                     0.100     9.275
n3883.out[0] (.names)                                                                    0.235     9.510
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.510
data arrival time                                                                                  9.510

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.510
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.533


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3373_1.in[0] (.names)                                                               0.468     8.363
new_n3373_1.out[0] (.names)                                                              0.235     8.598
new_n3372.in[1] (.names)                                                                 0.337     8.935
new_n3372.out[0] (.names)                                                                0.235     9.170
n701.in[2] (.names)                                                                      0.100     9.270
n701.out[0] (.names)                                                                     0.235     9.505
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.505
data arrival time                                                                                  9.505

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.505
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.529


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3370.in[0] (.names)                                                                 0.609     8.504
new_n3370.out[0] (.names)                                                                0.261     8.765
new_n3369_1.in[3] (.names)                                                               0.100     8.865
new_n3369_1.out[0] (.names)                                                              0.235     9.100
n696.in[2] (.names)                                                                      0.100     9.200
n696.out[0] (.names)                                                                     0.235     9.435
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.435
data arrival time                                                                                  9.435

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.435
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.459


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4119_1.in[0] (.names)                                                               0.100     7.762
new_n4119_1.out[0] (.names)                                                              0.261     8.023
new_n4124_1.in[0] (.names)                                                               0.332     8.355
new_n4124_1.out[0] (.names)                                                              0.261     8.616
new_n4123_1.in[3] (.names)                                                               0.100     8.716
new_n4123_1.out[0] (.names)                                                              0.261     8.977
n3558.in[2] (.names)                                                                     0.100     9.077
n3558.out[0] (.names)                                                                    0.235     9.312
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.312
data arrival time                                                                                  9.312

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.312
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.336


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4119_1.in[0] (.names)                                                               0.100     7.762
new_n4119_1.out[0] (.names)                                                              0.261     8.023
new_n4127.in[2] (.names)                                                                 0.100     8.123
new_n4127.out[0] (.names)                                                                0.261     8.384
new_n4126.in[1] (.names)                                                                 0.335     8.719
new_n4126.out[0] (.names)                                                                0.235     8.954
n3563.in[2] (.names)                                                                     0.100     9.054
n3563.out[0] (.names)                                                                    0.235     9.289
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.289
data arrival time                                                                                  9.289

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.289
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.312


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4112.in[0] (.names)                                                                 0.479     8.141
new_n4112.out[0] (.names)                                                                0.235     8.376
new_n4111.in[1] (.names)                                                                 0.336     8.712
new_n4111.out[0] (.names)                                                                0.235     8.947
n3543.in[2] (.names)                                                                     0.100     9.047
n3543.out[0] (.names)                                                                    0.235     9.282
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.282
data arrival time                                                                                  9.282

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.282
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.305


#Path 40
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2910.in[0] (.names)                                                                                                              0.628     5.324
new_n2910.out[0] (.names)                                                                                                             0.235     5.559
new_n2922.in[3] (.names)                                                                                                              0.100     5.659
new_n2922.out[0] (.names)                                                                                                             0.235     5.894
new_n2923_1.in[1] (.names)                                                                                                            0.330     6.224
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.485
new_n2950.in[0] (.names)                                                                                                              0.485     6.969
new_n2950.out[0] (.names)                                                                                                             0.235     7.204
new_n2949_1.in[1] (.names)                                                                                                            0.477     7.681
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.916
new_n2948_1.in[0] (.names)                                                                                                            0.100     8.016
new_n2948_1.out[0] (.names)                                                                                                           0.235     8.251
new_n2947.in[4] (.names)                                                                                                              0.340     8.591
new_n2947.out[0] (.names)                                                                                                             0.261     8.852
n348.in[3] (.names)                                                                                                                   0.100     8.952
n348.out[0] (.names)                                                                                                                  0.235     9.187
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.187
data arrival time                                                                                                                               9.187

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.187
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.211


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4020.in[0] (.names)                                                                 0.100     7.342
new_n4020.out[0] (.names)                                                                0.261     7.603
new_n4028_1.in[2] (.names)                                                               0.619     8.222
new_n4028_1.out[0] (.names)                                                              0.261     8.483
new_n4027.in[2] (.names)                                                                 0.100     8.583
new_n4027.out[0] (.names)                                                                0.261     8.844
n3403.in[3] (.names)                                                                     0.100     8.944
n3403.out[0] (.names)                                                                    0.235     9.179
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.179
data arrival time                                                                                  9.179

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.179
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.203


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4239_1.in[0] (.names)                                                               0.100     7.835
new_n4239_1.out[0] (.names)                                                              0.235     8.070
new_n4238_1.in[1] (.names)                                                               0.100     8.170
new_n4238_1.out[0] (.names)                                                              0.235     8.405
n3863.in[2] (.names)                                                                     0.480     8.886
n3863.out[0] (.names)                                                                    0.235     9.121
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.121
data arrival time                                                                                  9.121

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.121
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.144


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3367.in[2] (.names)                                                                 0.100     7.634
new_n3367.out[0] (.names)                                                                0.261     7.895
new_n3366.in[2] (.names)                                                                 0.609     8.504
new_n3366.out[0] (.names)                                                                0.261     8.765
n691.in[3] (.names)                                                                      0.100     8.865
n691.out[0] (.names)                                                                     0.235     9.100
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.100
data arrival time                                                                                  9.100

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.100
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.124


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4239_1.in[0] (.names)                                                               0.100     7.835
new_n4239_1.out[0] (.names)                                                              0.235     8.070
new_n4242.in[0] (.names)                                                                 0.100     8.170
new_n4242.out[0] (.names)                                                                0.235     8.405
new_n4241.in[1] (.names)                                                                 0.100     8.505
new_n4241.out[0] (.names)                                                                0.235     8.740
n3868.in[2] (.names)                                                                     0.100     8.840
n3868.out[0] (.names)                                                                    0.235     9.075
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.075
data arrival time                                                                                  9.075

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.075
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.099


#Path 45
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2873_1.in[0] (.names)                                                                                                            0.619     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2910.in[0] (.names)                                                                                                              0.628     5.324
new_n2910.out[0] (.names)                                                                                                             0.235     5.559
new_n2922.in[3] (.names)                                                                                                              0.100     5.659
new_n2922.out[0] (.names)                                                                                                             0.235     5.894
new_n2921.in[1] (.names)                                                                                                              0.100     5.994
new_n2921.out[0] (.names)                                                                                                             0.235     6.229
new_n2936.in[0] (.names)                                                                                                              0.625     6.853
new_n2936.out[0] (.names)                                                                                                             0.235     7.088
new_n2935.in[0] (.names)                                                                                                              0.100     7.188
new_n2935.out[0] (.names)                                                                                                             0.261     7.449
new_n2934_1.in[0] (.names)                                                                                                            0.476     7.925
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.160
n343.in[4] (.names)                                                                                                                   0.622     8.782
n343.out[0] (.names)                                                                                                                  0.261     9.043
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     9.043
data arrival time                                                                                                                               9.043

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.043
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.067


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4119_1.in[0] (.names)                                                               0.100     7.762
new_n4119_1.out[0] (.names)                                                              0.261     8.023
new_n4118_1.in[0] (.names)                                                               0.100     8.123
new_n4118_1.out[0] (.names)                                                              0.235     8.358
new_n4117.in[3] (.names)                                                                 0.100     8.458
new_n4117.out[0] (.names)                                                                0.235     8.693
n3553.in[2] (.names)                                                                     0.100     8.793
n3553.out[0] (.names)                                                                    0.235     9.028
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     9.028
data arrival time                                                                                  9.028

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.028
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.052


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4013_1.in[0] (.names)                                                               0.100     7.342
new_n4013_1.out[0] (.names)                                                              0.235     7.577
new_n4016.in[0] (.names)                                                                 0.100     7.677
new_n4016.out[0] (.names)                                                                0.235     7.912
new_n4015.in[2] (.names)                                                                 0.483     8.395
new_n4015.out[0] (.names)                                                                0.261     8.656
n3388.in[3] (.names)                                                                     0.100     8.756
n3388.out[0] (.names)                                                                    0.235     8.991
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     8.991
data arrival time                                                                                  8.991

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.991
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.015


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4020.in[0] (.names)                                                                 0.100     7.342
new_n4020.out[0] (.names)                                                                0.261     7.603
new_n4025.in[2] (.names)                                                                 0.477     8.080
new_n4025.out[0] (.names)                                                                0.235     8.315
new_n4024_1.in[1] (.names)                                                               0.100     8.415
new_n4024_1.out[0] (.names)                                                              0.235     8.650
n3398.in[2] (.names)                                                                     0.100     8.750
n3398.out[0] (.names)                                                                    0.235     8.985
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     8.985
data arrival time                                                                                  8.985

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.985
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.008


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3358_1.in[0] (.names)                                                               0.100     7.634
new_n3358_1.out[0] (.names)                                                              0.235     7.869
new_n3364_1.in[0] (.names)                                                               0.100     7.969
new_n3364_1.out[0] (.names)                                                              0.235     8.204
new_n3363_1.in[2] (.names)                                                               0.100     8.304
new_n3363_1.out[0] (.names)                                                              0.261     8.565
n686.in[3] (.names)                                                                      0.100     8.665
n686.out[0] (.names)                                                                     0.235     8.900
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.900
data arrival time                                                                                  8.900

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.900
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.924


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3352.in[0] (.names)                                                                 0.482     7.656
new_n3352.out[0] (.names)                                                                0.235     7.891
new_n3355.in[0] (.names)                                                                 0.100     7.991
new_n3355.out[0] (.names)                                                                0.235     8.226
new_n3354_1.in[1] (.names)                                                               0.100     8.326
new_n3354_1.out[0] (.names)                                                              0.235     8.561
n676.in[2] (.names)                                                                      0.100     8.661
n676.out[0] (.names)                                                                     0.235     8.896
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.896
data arrival time                                                                                  8.896

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.896
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.919


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4236.in[0] (.names)                                                                 0.100     7.500
new_n4236.out[0] (.names)                                                                0.235     7.735
new_n4235.in[0] (.names)                                                                 0.100     7.835
new_n4235.out[0] (.names)                                                                0.235     8.070
n3858.in[4] (.names)                                                                     0.481     8.552
n3858.out[0] (.names)                                                                    0.261     8.813
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.813
data arrival time                                                                                  8.813

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.813
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.836


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3359_1.in[0] (.names)                                                               0.100     7.273
new_n3359_1.out[0] (.names)                                                              0.261     7.534
new_n3358_1.in[0] (.names)                                                               0.100     7.634
new_n3358_1.out[0] (.names)                                                              0.235     7.869
new_n3357.in[2] (.names)                                                                 0.337     8.206
new_n3357.out[0] (.names)                                                                0.261     8.467
n681.in[3] (.names)                                                                      0.100     8.567
n681.out[0] (.names)                                                                     0.235     8.802
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.802
data arrival time                                                                                  8.802

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.802
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.826


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4109_1.in[0] (.names)                                                               0.619     7.427
new_n4109_1.out[0] (.names)                                                              0.235     7.662
new_n4108_1.in[0] (.names)                                                               0.479     8.141
new_n4108_1.out[0] (.names)                                                              0.235     8.376
n3538.in[4] (.names)                                                                     0.100     8.476
n3538.out[0] (.names)                                                                    0.261     8.737
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.737
data arrival time                                                                                  8.737

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.737
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.761


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4106.in[0] (.names)                                                                 0.619     7.427
new_n4106.out[0] (.names)                                                                0.235     7.662
new_n4105.in[2] (.names)                                                                 0.475     8.137
new_n4105.out[0] (.names)                                                                0.261     8.398
n3533.in[3] (.names)                                                                     0.100     8.498
n3533.out[0] (.names)                                                                    0.235     8.733
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.733
data arrival time                                                                                  8.733

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.733
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.756


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4233_1.in[0] (.names)                                                               0.100     7.500
new_n4233_1.out[0] (.names)                                                              0.235     7.735
new_n4232.in[1] (.names)                                                                 0.330     8.066
new_n4232.out[0] (.names)                                                                0.235     8.301
n3853.in[2] (.names)                                                                     0.100     8.401
n3853.out[0] (.names)                                                                    0.235     8.636
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.636
data arrival time                                                                                  8.636

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.636
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.659


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2855.in[1] (.names)                                                                                                              0.619     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.338     4.297
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.558
new_n2851.in[3] (.names)                                                                                                              0.100     4.658
new_n2851.out[0] (.names)                                                                                                             0.261     4.919
new_n2876.in[4] (.names)                                                                                                              0.336     5.255
new_n2876.out[0] (.names)                                                                                                             0.261     5.516
new_n2887.in[0] (.names)                                                                                                              0.100     5.616
new_n2887.out[0] (.names)                                                                                                             0.235     5.851
new_n2916.in[2] (.names)                                                                                                              0.695     6.546
new_n2916.out[0] (.names)                                                                                                             0.261     6.807
new_n2919_1.in[1] (.names)                                                                                                            0.478     7.285
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.520
new_n2918_1.in[1] (.names)                                                                                                            0.473     7.993
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.254
n338.in[2] (.names)                                                                                                                   0.100     8.354
n338.out[0] (.names)                                                                                                                  0.235     8.589
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.589
data arrival time                                                                                                                               8.589

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.589
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.613


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3352.in[0] (.names)                                                                 0.482     7.656
new_n3352.out[0] (.names)                                                                0.235     7.891
new_n3351.in[2] (.names)                                                                 0.100     7.991
new_n3351.out[0] (.names)                                                                0.261     8.252
n671.in[3] (.names)                                                                      0.100     8.352
n671.out[0] (.names)                                                                     0.235     8.587
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.587
data arrival time                                                                                  8.587

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.587
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.610


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4094_1.in[0] (.names)                                                               0.100     6.547
new_n4094_1.out[0] (.names)                                                              0.235     6.782
new_n4100.in[0] (.names)                                                                 0.482     7.264
new_n4100.out[0] (.names)                                                                0.235     7.499
new_n4099_1.in[2] (.names)                                                               0.100     7.599
new_n4099_1.out[0] (.names)                                                              0.261     7.860
n3523.in[3] (.names)                                                                     0.472     8.333
n3523.out[0] (.names)                                                                    0.235     8.568
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.568
data arrival time                                                                                  8.568

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.568
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.591


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4227.in[0] (.names)                                                                 0.100     7.165
new_n4227.out[0] (.names)                                                                0.235     7.400
new_n4226.in[2] (.names)                                                                 0.481     7.882
new_n4226.out[0] (.names)                                                                0.261     8.143
n3843.in[3] (.names)                                                                     0.100     8.243
n3843.out[0] (.names)                                                                    0.235     8.478
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.478
data arrival time                                                                                  8.478

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.478
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.501


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4230.in[0] (.names)                                                                 0.100     7.165
new_n4230.out[0] (.names)                                                                0.235     7.400
new_n4229_1.in[0] (.names)                                                               0.480     7.881
new_n4229_1.out[0] (.names)                                                              0.235     8.116
n3848.in[4] (.names)                                                                     0.100     8.216
n3848.out[0] (.names)                                                                    0.261     8.477
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.477
data arrival time                                                                                  8.477

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.477
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.500


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n3995.in[0] (.names)                                                                 0.100     6.646
new_n3995.out[0] (.names)                                                                0.235     6.881
new_n4001.in[0] (.names)                                                                 0.337     7.218
new_n4001.out[0] (.names)                                                                0.235     7.453
new_n4000.in[1] (.names)                                                                 0.332     7.785
new_n4000.out[0] (.names)                                                                0.235     8.020
n3363.in[2] (.names)                                                                     0.100     8.120
n3363.out[0] (.names)                                                                    0.235     8.355
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.355
data arrival time                                                                                  8.355

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.355
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.379


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3349_1.in[0] (.names)                                                               0.100     6.938
new_n3349_1.out[0] (.names)                                                              0.235     7.173
new_n3348_1.in[1] (.names)                                                               0.600     7.774
new_n3348_1.out[0] (.names)                                                              0.235     8.009
n666.in[2] (.names)                                                                      0.100     8.109
n666.out[0] (.names)                                                                     0.235     8.344
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.344
data arrival time                                                                                  8.344

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.344
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.367


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4013_1.in[0] (.names)                                                               0.100     7.342
new_n4013_1.out[0] (.names)                                                              0.235     7.577
new_n4012.in[1] (.names)                                                                 0.100     7.677
new_n4012.out[0] (.names)                                                                0.235     7.912
n3383.in[0] (.names)                                                                     0.100     8.012
n3383.out[0] (.names)                                                                    0.261     8.273
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.273
data arrival time                                                                                  8.273

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.273
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.297


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4010.in[0] (.names)                                                                 0.100     7.007
new_n4010.out[0] (.names)                                                                0.235     7.242
new_n4009_1.in[2] (.names)                                                               0.340     7.582
new_n4009_1.out[0] (.names)                                                              0.261     7.843
n3378.in[3] (.names)                                                                     0.100     7.943
n3378.out[0] (.names)                                                                    0.235     8.178
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.178
data arrival time                                                                                  8.178

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.178
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.202


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4007.in[0] (.names)                                                                 0.100     7.007
new_n4007.out[0] (.names)                                                                0.235     7.242
new_n4006.in[2] (.names)                                                                 0.337     7.579
new_n4006.out[0] (.names)                                                                0.261     7.840
n3373.in[3] (.names)                                                                     0.100     7.940
n3373.out[0] (.names)                                                                    0.235     8.175
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.175
data arrival time                                                                                  8.175

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.175
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.198


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2855.in[1] (.names)                                                                                                              0.619     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.338     4.297
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.558
new_n2851.in[3] (.names)                                                                                                              0.100     4.658
new_n2851.out[0] (.names)                                                                                                             0.261     4.919
new_n2876.in[4] (.names)                                                                                                              0.336     5.255
new_n2876.out[0] (.names)                                                                                                             0.261     5.516
new_n2887.in[0] (.names)                                                                                                              0.100     5.616
new_n2887.out[0] (.names)                                                                                                             0.235     5.851
new_n2916.in[2] (.names)                                                                                                              0.695     6.546
new_n2916.out[0] (.names)                                                                                                             0.261     6.807
new_n2905.in[1] (.names)                                                                                                              0.478     7.285
new_n2905.out[0] (.names)                                                                                                             0.235     7.520
n333.in[4] (.names)                                                                                                                   0.337     7.856
n333.out[0] (.names)                                                                                                                  0.261     8.117
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.117
data arrival time                                                                                                                               8.117

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.117
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.141


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4085.in[2] (.names)                                                                 0.757     6.843
new_n4085.out[0] (.names)                                                                0.261     7.104
n3503.in[3] (.names)                                                                     0.748     7.852
n3503.out[0] (.names)                                                                    0.235     8.087
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     8.087
data arrival time                                                                                  8.087

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.087
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.110


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4091.in[0] (.names)                                                                 1.047     7.133
new_n4091.out[0] (.names)                                                                0.235     7.368
new_n4090.in[2] (.names)                                                                 0.100     7.468
new_n4090.out[0] (.names)                                                                0.261     7.729
n3513.in[3] (.names)                                                                     0.100     7.829
n3513.out[0] (.names)                                                                    0.235     8.064
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     8.064
data arrival time                                                                                  8.064

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.064
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.087


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4224_1.in[0] (.names)                                                               0.100     6.830
new_n4224_1.out[0] (.names)                                                              0.235     7.065
new_n4223_1.in[2] (.names)                                                               0.334     7.399
new_n4223_1.out[0] (.names)                                                              0.261     7.660
n3838.in[3] (.names)                                                                     0.100     7.760
n3838.out[0] (.names)                                                                    0.235     7.995
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     7.995
data arrival time                                                                                  7.995

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.995
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.019


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2855.in[1] (.names)                                                                                                              0.619     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.338     4.297
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.558
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.658
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.893
new_n2880.in[1] (.names)                                                                                                              0.338     5.231
new_n2880.out[0] (.names)                                                                                                             0.261     5.492
new_n2901.in[4] (.names)                                                                                                              0.332     5.824
new_n2901.out[0] (.names)                                                                                                             0.235     6.059
new_n2891.in[1] (.names)                                                                                                              0.485     6.544
new_n2891.out[0] (.names)                                                                                                             0.235     6.779
new_n2889_1.in[4] (.names)                                                                                                            0.613     7.392
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.653
n328.in[3] (.names)                                                                                                                   0.100     7.753
n328.out[0] (.names)                                                                                                                  0.235     7.988
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     7.988
data arrival time                                                                                                                               7.988

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.988
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.012


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3346.in[0] (.names)                                                                 0.100     6.603
new_n3346.out[0] (.names)                                                                0.235     6.838
new_n3345.in[1] (.names)                                                                 0.100     6.938
new_n3345.out[0] (.names)                                                                0.235     7.173
n661.in[2] (.names)                                                                      0.477     7.650
n661.out[0] (.names)                                                                     0.235     7.885
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.885
data arrival time                                                                                  7.885

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.885
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.909


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4094_1.in[0] (.names)                                                               0.100     6.547
new_n4094_1.out[0] (.names)                                                              0.235     6.782
new_n4093_1.in[2] (.names)                                                               0.482     7.264
new_n4093_1.out[0] (.names)                                                              0.261     7.525
n3518.in[3] (.names)                                                                     0.100     7.625
n3518.out[0] (.names)                                                                    0.235     7.860
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.860
data arrival time                                                                                  7.860

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.860
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.884


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n4004_1.in[2] (.names)                                                               0.100     6.646
new_n4004_1.out[0] (.names)                                                              0.261     6.907
new_n4003_1.in[2] (.names)                                                               0.336     7.243
new_n4003_1.out[0] (.names)                                                              0.261     7.504
n3368.in[3] (.names)                                                                     0.100     7.604
n3368.out[0] (.names)                                                                    0.235     7.839
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     7.839
data arrival time                                                                                  7.839

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.839
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.862


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3996.in[0] (.names)                                                                 0.100     6.285
new_n3996.out[0] (.names)                                                                0.261     6.546
new_n3995.in[0] (.names)                                                                 0.100     6.646
new_n3995.out[0] (.names)                                                                0.235     6.881
new_n3994_1.in[1] (.names)                                                               0.337     7.218
new_n3994_1.out[0] (.names)                                                              0.235     7.453
n3358.in[2] (.names)                                                                     0.100     7.553
n3358.out[0] (.names)                                                                    0.235     7.788
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     7.788
data arrival time                                                                                  7.788

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.788
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.811


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3989_1.in[0] (.names)                                                               0.331     6.516
new_n3989_1.out[0] (.names)                                                              0.235     6.751
new_n3992.in[0] (.names)                                                                 0.100     6.851
new_n3992.out[0] (.names)                                                                0.235     7.086
new_n3991.in[2] (.names)                                                                 0.100     7.186
new_n3991.out[0] (.names)                                                                0.261     7.447
n3353.in[3] (.names)                                                                     0.100     7.547
n3353.out[0] (.names)                                                                    0.235     7.782
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     7.782
data arrival time                                                                                  7.782

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.782
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.806


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4088_1.in[0] (.names)                                                               1.047     7.133
new_n4088_1.out[0] (.names)                                                              0.261     7.394
n3508.in[4] (.names)                                                                     0.100     7.494
n3508.out[0] (.names)                                                                    0.261     7.755
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.755
data arrival time                                                                                  7.755

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.755
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.778


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2855.in[1] (.names)                                                                                                              0.619     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.338     4.297
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.558
new_n2851.in[3] (.names)                                                                                                              0.100     4.658
new_n2851.out[0] (.names)                                                                                                             0.261     4.919
new_n2876.in[4] (.names)                                                                                                              0.336     5.255
new_n2876.out[0] (.names)                                                                                                             0.261     5.516
new_n2887.in[0] (.names)                                                                                                              0.100     5.616
new_n2887.out[0] (.names)                                                                                                             0.235     5.851
new_n2878_1.in[2] (.names)                                                                                                            0.695     6.546
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.807
n323.in[3] (.names)                                                                                                                   0.618     7.425
n323.out[0] (.names)                                                                                                                  0.235     7.660
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.660
data arrival time                                                                                                                               7.660

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.660
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.683


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4221.in[0] (.names)                                                                 0.747     6.495
new_n4221.out[0] (.names)                                                                0.235     6.730
new_n4220.in[1] (.names)                                                                 0.100     6.830
new_n4220.out[0] (.names)                                                                0.235     7.065
n3833.in[2] (.names)                                                                     0.332     7.398
n3833.out[0] (.names)                                                                    0.235     7.633
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.633
data arrival time                                                                                  7.633

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.633
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.656


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3343_1.in[0] (.names)                                                               0.100     6.268
new_n3343_1.out[0] (.names)                                                              0.235     6.503
new_n3342.in[2] (.names)                                                                 0.481     6.985
new_n3342.out[0] (.names)                                                                0.261     7.246
n656.in[3] (.names)                                                                      0.100     7.346
n656.out[0] (.names)                                                                     0.235     7.581
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.581
data arrival time                                                                                  7.581

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.581
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.604


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4086.in[0] (.names)                                                                 0.100     5.851
new_n4086.out[0] (.names)                                                                0.235     6.086
new_n4095.in[0] (.names)                                                                 0.100     6.186
new_n4095.out[0] (.names)                                                                0.261     6.447
new_n4103_1.in[2] (.names)                                                               0.100     6.547
new_n4103_1.out[0] (.names)                                                              0.261     6.808
new_n4102.in[0] (.names)                                                                 0.100     6.908
new_n4102.out[0] (.names)                                                                0.235     7.143
n3528.in[4] (.names)                                                                     0.100     7.243
n3528.out[0] (.names)                                                                    0.261     7.504
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.504
data arrival time                                                                                  7.504

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.504
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.528


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3985.in[1] (.names)                                                                 0.331     6.516
new_n3985.out[0] (.names)                                                                0.235     6.751
n3343.in[2] (.names)                                                                     0.470     7.222
n3343.out[0] (.names)                                                                    0.235     7.457
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.457
data arrival time                                                                                  7.457

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.457
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.480


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3986.in[0] (.names)                                                                 0.100     5.950
new_n3986.out[0] (.names)                                                                0.235     6.185
new_n3989_1.in[0] (.names)                                                               0.331     6.516
new_n3989_1.out[0] (.names)                                                              0.235     6.751
new_n3988_1.in[2] (.names)                                                               0.100     6.851
new_n3988_1.out[0] (.names)                                                              0.261     7.112
n3348.in[3] (.names)                                                                     0.100     7.212
n3348.out[0] (.names)                                                                    0.235     7.447
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.447
data arrival time                                                                                  7.447

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.447
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.471


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3336.in[2] (.names)                                                                 0.337     6.170
new_n3336.out[0] (.names)                                                                0.261     6.431
n646.in[3] (.names)                                                                      0.629     7.060
n646.out[0] (.names)                                                                     0.235     7.295
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.295
data arrival time                                                                                  7.295

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.295
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.319


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3337.in[0] (.names)                                                                 0.751     5.598
new_n3337.out[0] (.names)                                                                0.235     5.833
new_n3340.in[0] (.names)                                                                 0.100     5.933
new_n3340.out[0] (.names)                                                                0.235     6.168
new_n3339_1.in[1] (.names)                                                               0.100     6.268
new_n3339_1.out[0] (.names)                                                              0.235     6.503
n651.in[2] (.names)                                                                      0.549     7.052
n651.out[0] (.names)                                                                     0.235     7.287
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.287
data arrival time                                                                                  7.287

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.287
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.311


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4215.in[2] (.names)                                                                 0.893     6.642
new_n4215.out[0] (.names)                                                                0.261     6.903
n3823.in[3] (.names)                                                                     0.100     7.003
n3823.out[0] (.names)                                                                    0.235     7.238
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.238
data arrival time                                                                                  7.238

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.238
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.262


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3983_1.in[0] (.names)                                                               0.100     5.615
new_n3983_1.out[0] (.names)                                                              0.235     5.850
new_n3982.in[2] (.names)                                                                 0.483     6.333
new_n3982.out[0] (.names)                                                                0.261     6.594
n3338.in[3] (.names)                                                                     0.100     6.694
n3338.out[0] (.names)                                                                    0.235     6.929
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     6.929
data arrival time                                                                                  6.929

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.929
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.953


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.818
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.079
new_n2855.in[1] (.names)                                                                                                              0.619     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.338     4.297
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.558
new_n2851.in[3] (.names)                                                                                                              0.100     4.658
new_n2851.out[0] (.names)                                                                                                             0.261     4.919
new_n2865.in[2] (.names)                                                                                                              0.100     5.019
new_n2865.out[0] (.names)                                                                                                             0.235     5.254
new_n2864_1.in[0] (.names)                                                                                                            0.335     5.589
new_n2864_1.out[0] (.names)                                                                                                           0.235     5.824
new_n2863_1.in[4] (.names)                                                                                                            0.480     6.304
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.539
n318.in[2] (.names)                                                                                                                   0.100     6.639
n318.out[0] (.names)                                                                                                                  0.235     6.874
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.874
data arrival time                                                                                                                               6.874

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.874
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.897


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4083_1.in[0] (.names)                                                               0.100     5.516
new_n4083_1.out[0] (.names)                                                              0.235     5.751
new_n4082.in[1] (.names)                                                                 0.478     6.229
new_n4082.out[0] (.names)                                                                0.235     6.464
n3498.in[2] (.names)                                                                     0.100     6.564
n3498.out[0] (.names)                                                                    0.235     6.799
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.799
data arrival time                                                                                  6.799

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.799
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.822


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3980.in[0] (.names)                                                                 0.617     5.280
new_n3980.out[0] (.names)                                                                0.235     5.515
new_n3979_1.in[2] (.names)                                                               0.486     6.001
new_n3979_1.out[0] (.names)                                                              0.261     6.262
n3333.in[3] (.names)                                                                     0.100     6.362
n3333.out[0] (.names)                                                                    0.235     6.597
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.597
data arrival time                                                                                  6.597

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.620


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2826.in[1] (.names)                                                                                                              0.471     2.818
new_n2826.out[0] (.names)                                                                                                             0.235     3.053
new_n2840.in[0] (.names)                                                                                                              0.100     3.153
new_n2840.out[0] (.names)                                                                                                             0.235     3.388
new_n2838_1.in[2] (.names)                                                                                                            0.757     4.145
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.380
new_n2836.in[3] (.names)                                                                                                              0.331     4.711
new_n2836.out[0] (.names)                                                                                                             0.261     4.972
new_n2835.in[4] (.names)                                                                                                              0.480     5.452
new_n2835.out[0] (.names)                                                                                                             0.235     5.687
n308.in[2] (.names)                                                                                                                   0.611     6.298
n308.out[0] (.names)                                                                                                                  0.235     6.533
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.533
data arrival time                                                                                                                               6.533

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.533
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.557


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4216.in[0] (.names)                                                                 0.100     5.514
new_n4216.out[0] (.names)                                                                0.235     5.749
new_n4218_1.in[0] (.names)                                                               0.100     5.849
new_n4218_1.out[0] (.names)                                                              0.261     6.110
n3828.in[4] (.names)                                                                     0.100     6.210
n3828.out[0] (.names)                                                                    0.261     6.471
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.471
data arrival time                                                                                  6.471

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.471
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.494


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4213_1.in[0] (.names)                                                               0.100     5.179
new_n4213_1.out[0] (.names)                                                              0.235     5.414
new_n4212.in[1] (.names)                                                                 0.100     5.514
new_n4212.out[0] (.names)                                                                0.235     5.749
n3818.in[2] (.names)                                                                     0.477     6.225
n3818.out[0] (.names)                                                                    0.235     6.460
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.460
data arrival time                                                                                  6.460

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.460
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.484


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.473     2.086
new_n2815.out[0] (.names)                                                                                                             0.261     2.347
new_n2826.in[1] (.names)                                                                                                              0.471     2.818
new_n2826.out[0] (.names)                                                                                                             0.235     3.053
new_n2840.in[0] (.names)                                                                                                              0.100     3.153
new_n2840.out[0] (.names)                                                                                                             0.235     3.388
new_n2838_1.in[2] (.names)                                                                                                            0.757     4.145
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.380
new_n2836.in[3] (.names)                                                                                                              0.331     4.711
new_n2836.out[0] (.names)                                                                                                             0.261     4.972
new_n2850.in[0] (.names)                                                                                                              0.480     5.452
new_n2850.out[0] (.names)                                                                                                             0.235     5.687
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.787
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.048
n313.in[2] (.names)                                                                                                                   0.100     6.148
n313.out[0] (.names)                                                                                                                  0.235     6.383
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.383
data arrival time                                                                                                                               6.383

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.383
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.407


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4080.in[0] (.names)                                                                 0.100     5.181
new_n4080.out[0] (.names)                                                                0.235     5.416
new_n4079_1.in[2] (.names)                                                               0.340     5.756
new_n4079_1.out[0] (.names)                                                              0.261     6.017
n3493.in[3] (.names)                                                                     0.100     6.117
n3493.out[0] (.names)                                                                    0.235     6.352
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.352
data arrival time                                                                                  6.352

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.352
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.376


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4073_1.in[1] (.names)                                                               0.712     4.846
new_n4073_1.out[0] (.names)                                                              0.235     5.081
n3483.in[2] (.names)                                                                     0.903     5.984
n3483.out[0] (.names)                                                                    0.235     6.219
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     6.219
data arrival time                                                                                  6.219

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.219
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.243


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.623     2.602
new_n3316.out[0] (.names)                                                                0.235     2.837
new_n3319_1.in[0] (.names)                                                               0.100     2.937
new_n3319_1.out[0] (.names)                                                              0.235     3.172
new_n3322.in[0] (.names)                                                                 0.100     3.272
new_n3322.out[0] (.names)                                                                0.235     3.507
new_n3325.in[0] (.names)                                                                 0.100     3.607
new_n3325.out[0] (.names)                                                                0.235     3.842
new_n3328_1.in[0] (.names)                                                               0.100     3.942
new_n3328_1.out[0] (.names)                                                              0.235     4.177
new_n3331.in[0] (.names)                                                                 0.100     4.277
new_n3331.out[0] (.names)                                                                0.235     4.512
new_n3334_1.in[0] (.names)                                                               0.100     4.612
new_n3334_1.out[0] (.names)                                                              0.235     4.847
new_n3333_1.in[2] (.names)                                                               0.768     5.615
new_n3333_1.out[0] (.names)                                                              0.261     5.876
n641.in[3] (.names)                                                                      0.100     5.976
n641.out[0] (.names)                                                                     0.235     6.211
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.211
data arrival time                                                                                  6.211

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.211
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.235


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.625     1.554
new_n4050.out[0] (.names)                                                                0.235     1.789
new_n4053_1.in[0] (.names)                                                               0.100     1.889
new_n4053_1.out[0] (.names)                                                              0.235     2.124
new_n4058_1.in[0] (.names)                                                               0.100     2.224
new_n4058_1.out[0] (.names)                                                              0.235     2.459
new_n4062.in[0] (.names)                                                                 0.100     2.559
new_n4062.out[0] (.names)                                                                0.235     2.794
new_n4065.in[0] (.names)                                                                 0.100     2.894
new_n4065.out[0] (.names)                                                                0.235     3.129
new_n4068_1.in[0] (.names)                                                               0.100     3.229
new_n4068_1.out[0] (.names)                                                              0.235     3.464
new_n4071.in[0] (.names)                                                                 0.100     3.564
new_n4071.out[0] (.names)                                                                0.235     3.799
new_n4074_1.in[0] (.names)                                                               0.100     3.899
new_n4074_1.out[0] (.names)                                                              0.235     4.134
new_n4077.in[0] (.names)                                                                 0.712     4.846
new_n4077.out[0] (.names)                                                                0.235     5.081
new_n4076.in[2] (.names)                                                                 0.472     5.553
new_n4076.out[0] (.names)                                                                0.261     5.814
n3488.in[3] (.names)                                                                     0.100     5.914
n3488.out[0] (.names)                                                                    0.235     6.149
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.149
data arrival time                                                                                  6.149

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.149
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.173


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.635     0.801
new_n4175.out[0] (.names)                                                                0.261     1.062
new_n4181.in[0] (.names)                                                                 0.100     1.162
new_n4181.out[0] (.names)                                                                0.235     1.397
new_n4184_1.in[0] (.names)                                                               0.100     1.497
new_n4184_1.out[0] (.names)                                                              0.235     1.732
new_n4186.in[0] (.names)                                                                 0.100     1.832
new_n4186.out[0] (.names)                                                                0.235     2.067
new_n4192.in[0] (.names)                                                                 0.100     2.167
new_n4192.out[0] (.names)                                                                0.235     2.402
new_n4195.in[0] (.names)                                                                 0.767     3.169
new_n4195.out[0] (.names)                                                                0.235     3.404
new_n4198_1.in[0] (.names)                                                               0.100     3.504
new_n4198_1.out[0] (.names)                                                              0.235     3.739
new_n4201.in[0] (.names)                                                                 0.100     3.839
new_n4201.out[0] (.names)                                                                0.235     4.074
new_n4204_1.in[0] (.names)                                                               0.100     4.174
new_n4204_1.out[0] (.names)                                                              0.235     4.409
new_n4207.in[0] (.names)                                                                 0.100     4.509
new_n4207.out[0] (.names)                                                                0.235     4.744
new_n4210.in[0] (.names)                                                                 0.100     4.844
new_n4210.out[0] (.names)                                                                0.235     5.079
new_n4209_1.in[1] (.names)                                                               0.100     5.179
new_n4209_1.out[0] (.names)                                                              0.235     5.414
n3813.in[2] (.names)                                                                     0.480     5.894
n3813.out[0] (.names)                                                                    0.235     6.129
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.129
data arrival time                                                                                  6.129

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.129
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.152


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.612     0.778
new_n3945.out[0] (.names)                                                                0.261     1.039
new_n3950.in[0] (.names)                                                                 0.334     1.373
new_n3950.out[0] (.names)                                                                0.235     1.608
new_n3952.in[0] (.names)                                                                 0.100     1.708
new_n3952.out[0] (.names)                                                                0.235     1.943
new_n3959_1.in[0] (.names)                                                               0.100     2.043
new_n3959_1.out[0] (.names)                                                              0.235     2.278
new_n3962.in[0] (.names)                                                                 0.100     2.378
new_n3962.out[0] (.names)                                                                0.235     2.613
new_n3965.in[0] (.names)                                                                 0.100     2.713
new_n3965.out[0] (.names)                                                                0.235     2.948
new_n3968_1.in[0] (.names)                                                               0.100     3.048
new_n3968_1.out[0] (.names)                                                              0.235     3.283
new_n3971.in[0] (.names)                                                                 0.476     3.758
new_n3971.out[0] (.names)                                                                0.235     3.993
new_n3974_1.in[0] (.names)                                                               0.100     4.093
new_n3974_1.out[0] (.names)                                                              0.235     4.328
new_n3977.in[0] (.names)                                                                 0.100     4.428
new_n3977.out[0] (.names)                                                                0.235     4.663
new_n3976.in[1] (.names)                                                                 0.331     4.995
new_n3976.out[0] (.names)                                                                0.235     5.230
n3328.in[2] (.names)                                                                     0.472     5.702
n3328.out[0] (.names)                                                                    0.235     5.937
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     5.937
data arrival time                                                                                  5.937

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.937
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.961


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.473     2.086
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.347
new_n2802.in[0] (.names)                                                                                                              0.472     2.819
new_n2802.out[0] (.names)                                                                                                             0.235     3.054
new_n2799_1.in[2] (.names)                                                                                                            0.100     3.154
new_n2799_1.out[0] (.names)                                                                                                           0.235     3.389
new_n2809_1.in[1] (.names)                                                                                                            0.472     3.862
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.123
new_n2822.in[0] (.names)                                                                                                              0.338     4.460
new_n2822.out[0] (.names)                                                                                                             0.235     4.695
new_n2821.in[1] (.names)                                                                                                              0.100     4.795
new_n2821.out[0] (.names)                                                                                                             0.261     5.056
n303.in[2] (.names)                                                                                                                   0.618     5.674
n303.out[0] (.names)                                                                                                                  0.235     5.909
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     5.909
data arrival time                                                                                                                               5.909

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -5.909
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -5.933


#End of timing report
