<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Problem with STM32 HardFault-Handler
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-January/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Problem%20with%20STM32%20HardFault-Handler&In-Reply-To=%3C201001120444.23114.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014268.html">
   <LINK REL="Next"  HREF="014099.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Problem with STM32 HardFault-Handler</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Problem%20with%20STM32%20HardFault-Handler&In-Reply-To=%3C201001120444.23114.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] Problem with STM32 HardFault-Handler">david-b at pacbell.net
       </A><BR>
    <I>Tue Jan 12 13:44:22 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="014268.html">[Openocd-development] Problem with STM32 HardFault-Handler
</A></li>
        <LI>Next message: <A HREF="014099.html">[Openocd-development] Problem with STM32 HardFault-Handler
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14098">[ date ]</a>
              <a href="thread.html#14098">[ thread ]</a>
              <a href="subject.html#14098">[ subject ]</a>
              <a href="author.html#14098">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Monday 11 January 2010, Thomas Kindler wrote:
&gt;<i> 
</I>&gt;<i> &gt; To clarify: &#160;it behaves fine &#160;after adding that line,
</I>&gt;<i> &gt; no wierdness?
</I>&gt;<i> 
</I>&gt;<i> Not really - I still have to do one additional system reset using the 
</I>&gt;<i> push-button. But it's way better than having to power-cycle for my 
</I>&gt;<i> application.
</I>

Could you give the appended patch a try?  You might still have
issues with DEMCR not getting cleared after openocd shutdown,
but it addresses most of the other DEMCR oddities I know about.
Some of those you were certainly seeing.

- Dave


========== CUT HERE
Cortex-M3: improved core exception handling

This updates three aspects of debugger/exception interactions:

 - Save the user's &quot;vector_catch&quot; setting, and restore it after reset.
   Previously, it was obliterated (rather annoyingly) each time.

 - Don't catch BusFault and HardFault exceptions unless the user said
   to do so.  The target firmware may need to handle them.

 - Don't modify SHCSR by disabling BusFault escalation to HardFault.
   The target firmware may expect to handle it as a HardFault.

Those simplifications fix several bugs.  In one annoying case, OpenOCD
would cause the target to lock up on ome faults which triggered after
the debugger disconnected.

NOTE:  this can still leave DEMCR set after a clean OpenOCD shutdown.
---
 NEWS                   |    2 ++
 src/target/armv7m.h    |    9 +++++++--
 src/target/cortex_m3.c |   40 +++++++++++++++++++---------------------
 3 files changed, 28 insertions(+), 23 deletions(-)

--- a/NEWS
+++ b/NEWS
@@ -34,6 +34,8 @@ Target Layer:
 		- watchpoint support
 	Cortex-M3
 		- Exposed DWT registers like cycle counter
+		- vector_catch settings not clobbered by resets
+		- no longer interferes with firmware's fault handling
 	ETM, ETB
 		- &quot;trigger_percent&quot; command moved ETM --&gt; ETB
 		- &quot;etm trigger_debug&quot; command added
--- a/src/target/armv7m.h
+++ b/src/target/armv7m.h
@@ -106,9 +106,14 @@ struct armv7m_common
 	int exception_number;
 	struct swjdp_common swjdp_info;
 
+	uint32_t demcr;
+
 	/* Direct processor core register read and writes */
-	int (*load_core_reg_u32)(struct target *target, enum armv7m_regtype type, uint32_t num, uint32_t *value);
-	int (*store_core_reg_u32)(struct target *target, enum armv7m_regtype type, uint32_t num, uint32_t value);
+	int (*load_core_reg_u32)(struct target *target,
+		enum armv7m_regtype type, uint32_t num, uint32_t *value);
+	int (*store_core_reg_u32)(struct target *target,
+		enum armv7m_regtype type, uint32_t num, uint32_t value);
+
 	/* register cache to processor synchronization */
 	int (*read_core_reg)(struct target *target, unsigned num);
 	int (*write_core_reg)(struct target *target, unsigned num);
--- a/src/target/cortex_m3.c
+++ b/src/target/cortex_m3.c
@@ -185,11 +185,12 @@ static int cortex_m3_endreset_event(stru
 	int i;
 	uint32_t dcb_demcr;
 	struct cortex_m3_common *cortex_m3 = target_to_cm3(target);
+	struct armv7m_common *armv7m = &amp;cortex_m3-&gt;armv7m;
 	struct swjdp_common *swjdp = &amp;cortex_m3-&gt;armv7m.swjdp_info;
 	struct cortex_m3_fp_comparator *fp_list = cortex_m3-&gt;fp_comparator_list;
 	struct cortex_m3_dwt_comparator *dwt_list = cortex_m3-&gt;dwt_comparator_list;
 
-	/* FIXME handling of DEMCR clobbers vector_catch config ... */
+	/* REVISIT The four debug monitor bits are currently ignored... */
 	mem_ap_read_atomic_u32(swjdp, DCB_DEMCR, &amp;dcb_demcr);
 	LOG_DEBUG(&quot;DCB_DEMCR = 0x%8.8&quot; PRIx32 &quot;&quot;,dcb_demcr);
 
@@ -204,21 +205,14 @@ static int cortex_m3_endreset_event(stru
 	/* clear any interrupt masking */
 	cortex_m3_write_debug_halt_mask(target, 0, C_MASKINTS);
 
-	/* Enable trace and DWT; trap hard and bus faults.
-	 *
-	 * REVISIT why trap those two?  And why trash the vector_catch
-	 * config, instead of preserving it?  Catching HARDERR and BUSERR
-	 * will interfere with code that handles those itself...
-	 */
-	mem_ap_write_u32(swjdp, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR);
-
-	/* Monitor bus faults as such (instead of as generic HARDERR), but
-	 * leave memory management and usage faults disabled.
+	/* Enable features controlled by ITM and DWT blocks, and catch only
+	 * the vectors we were told to pay attention to.
 	 *
-	 * REVISIT setting BUSFAULTENA interferes with code which relies
-	 * on the default setting.  Why do it?
+	 * Target firmware is responsible for all fault handling policy
+	 * choices *EXCEPT* explicitly scripted overrides like &quot;vector_catch&quot;
+	 * or manual updates to the NVIC SHCSR and CCR registers.
 	 */
-	mem_ap_write_u32(swjdp, NVIC_SHCSR, SHCSR_BUSFAULTENA);
+	mem_ap_write_u32(swjdp, DCB_DEMCR, TRCENA | armv7m-&gt;demcr);
 
 	/* Paranoia: evidently some (early?) chips don't preserve all the
 	 * debug state (including FBP, DWT, etc) across reset...
@@ -533,7 +527,7 @@ static int cortex_m3_soft_reset_halt(str
 	uint32_t dcb_dhcsr = 0;
 	int retval, timeout = 0;
 
-	/* Enter debug state on reset; see end_reset_event() */
+	/* Enter debug state on reset; restore DEMCR in endreset_event() */
 	mem_ap_write_u32(swjdp, DCB_DEMCR,
 			TRCENA | VC_HARDERR | VC_BUSERR | VC_CORERESET);
 
@@ -782,14 +776,10 @@ static int cortex_m3_assert_reset(struct
 
 		/* clear C_HALT in dhcsr reg */
 		cortex_m3_write_debug_halt_mask(target, 0, C_HALT);
-
-		/* Enter debug state on reset, cf. end_reset_event() */
-		mem_ap_write_u32(swjdp, DCB_DEMCR,
-				TRCENA | VC_HARDERR | VC_BUSERR);
 	}
 	else
 	{
-		/* Enter debug state on reset, cf. end_reset_event() */
+		/* Halt in debug on reset; endreset_event() restores DEMCR */
 		mem_ap_write_atomic_u32(swjdp, DCB_DEMCR,
 				TRCENA | VC_HARDERR | VC_BUSERR | VC_CORERESET);
 	}
@@ -1938,12 +1928,20 @@ COMMAND_HANDLER(handle_cortex_m3_vector_
 			}
 		}
 write:
+		/* For now, armv7m-&gt;demcr only stores vector catch flags. */
+		armv7m-&gt;demcr = catch;
+
 		demcr &amp;= ~0xffff;
 		demcr |= catch;
 
-		/* write, but don't assume it stuck */
+		/* write, but don't assume it stuck (why not??) */
 		mem_ap_write_u32(swjdp, DCB_DEMCR, demcr);
 		mem_ap_read_atomic_u32(swjdp, DCB_DEMCR, &amp;demcr);
+
+		/* FIXME be sure to clear DEMCR on clean server shutdown.
+		 * Otherwise the vector catch hardware could fire when there's
+		 * no debugger hooked up, causing much confusion...
+		 */
 	}
 
 	for (unsigned i = 0; i &lt; ARRAY_SIZE(vec_ids); i++)

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014268.html">[Openocd-development] Problem with STM32 HardFault-Handler
</A></li>
	<LI>Next message: <A HREF="014099.html">[Openocd-development] Problem with STM32 HardFault-Handler
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14098">[ date ]</a>
              <a href="thread.html#14098">[ thread ]</a>
              <a href="subject.html#14098">[ subject ]</a>
              <a href="author.html#14098">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
