

================================================================
== Vitis HLS Report for 'compute_matmul3_Pipeline_load_vector'
================================================================
* Date:           Mon Sep 15 01:27:59 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_vector  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_matmul.cpp:40]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.39ns)   --->   "%store_ln40 = store i10 0, i10 %i" [kernel_matmul.cpp:40]   --->   Operation 7 'store' 'store_ln40' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i" [kernel_matmul.cpp:40]   --->   Operation 8 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_23 = load i10 %i" [kernel_matmul.cpp:40]   --->   Operation 9 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%add_ln40 = add i10 %i_23, i10 1" [kernel_matmul.cpp:40]   --->   Operation 10 'add' 'add_ln40' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln40 = icmp_eq  i10 %i_23, i10 768" [kernel_matmul.cpp:40]   --->   Operation 11 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split.i, void %for.inc13.i.preheader.exitStub" [kernel_matmul.cpp:40]   --->   Operation 12 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i10 %i_23" [kernel_matmul.cpp:40]   --->   Operation 13 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_23, i32 2, i32 9" [kernel_matmul.cpp:40]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.30ns)   --->   "%switch_ln43 = switch i2 %trunc_ln40, void %arrayidx.case.3.i, i2 0, void %arrayidx.case.0.i, i2 1, void %arrayidx.case.1.i, i2 2, void %arrayidx.case.2.i" [kernel_matmul.cpp:43]   --->   Operation 15 'switch' 'switch_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.30>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln40 = store i10 %add_ln40, i10 %i" [kernel_matmul.cpp:40]   --->   Operation 16 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.39>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i" [kernel_matmul.cpp:40]   --->   Operation 17 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_matmul.cpp:41]   --->   Operation 18 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_matmul.cpp:42]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59" [kernel_matmul.cpp:40]   --->   Operation 20 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %lshr_ln" [kernel_matmul.cpp:40]   --->   Operation 21 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicFIFOCE_to_vector_stream_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicFIFOCE_to_vector_stream_read' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 23 [1/1] ( I:0.98ns O:0.09ns ) (share mux size 3)   --->   "%vector_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %vector_stream" [kernel_matmul.cpp:43]   --->   Operation 23 'read' 'vector_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %vector_stream_read" [kernel_matmul.cpp:43]   --->   Operation 24 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local, i64 0, i64 %zext_ln40" [kernel_matmul.cpp:43]   --->   Operation 25 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47, i64 0, i64 %zext_ln40" [kernel_matmul.cpp:43]   --->   Operation 26 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48, i64 0, i64 %zext_ln40" [kernel_matmul.cpp:43]   --->   Operation 27 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49, i64 0, i64 %zext_ln40" [kernel_matmul.cpp:43]   --->   Operation 28 'getelementptr' 'compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln43 = muxlogic i32 %bitcast_ln43"   --->   Operation 29 'muxlogic' 'muxLogicRAMData_to_store_ln43' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln43 = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_store_ln43' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:0.71ns O:0.71ns )   --->   "%store_ln43 = store i32 %bitcast_ln43, i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr" [kernel_matmul.cpp:43]   --->   Operation 31 'store' 'store_ln43' <Predicate = (trunc_ln40 == 2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit.i" [kernel_matmul.cpp:43]   --->   Operation 32 'br' 'br_ln43' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln43 = muxlogic i32 %bitcast_ln43"   --->   Operation 33 'muxlogic' 'muxLogicRAMData_to_store_ln43' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln43 = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_store_ln43' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:0.71ns O:0.71ns )   --->   "%store_ln43 = store i32 %bitcast_ln43, i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr" [kernel_matmul.cpp:43]   --->   Operation 35 'store' 'store_ln43' <Predicate = (trunc_ln40 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit.i" [kernel_matmul.cpp:43]   --->   Operation 36 'br' 'br_ln43' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln43 = muxlogic i32 %bitcast_ln43"   --->   Operation 37 'muxlogic' 'muxLogicRAMData_to_store_ln43' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln43 = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_store_ln43' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.71ns O:0.71ns )   --->   "%store_ln43 = store i32 %bitcast_ln43, i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr" [kernel_matmul.cpp:43]   --->   Operation 39 'store' 'store_ln43' <Predicate = (trunc_ln40 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit.i" [kernel_matmul.cpp:43]   --->   Operation 40 'br' 'br_ln43' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln43 = muxlogic i32 %bitcast_ln43"   --->   Operation 41 'muxlogic' 'muxLogicRAMData_to_store_ln43' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln43 = muxlogic i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_store_ln43' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] ( I:0.71ns O:0.71ns )   --->   "%store_ln43 = store i32 %bitcast_ln43, i8 %compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr" [kernel_matmul.cpp:43]   --->   Operation 43 'store' 'store_ln43' <Predicate = (trunc_ln40 == 3)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit.i" [kernel_matmul.cpp:43]   --->   Operation 44 'br' 'br_ln43' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vector_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                     (alloca           ) [ 010]
specinterface_ln0                                                     (specinterface    ) [ 000]
store_ln40                                                            (store            ) [ 000]
br_ln40                                                               (br               ) [ 000]
i_23                                                                  (load             ) [ 000]
add_ln40                                                              (add              ) [ 000]
icmp_ln40                                                             (icmp             ) [ 010]
br_ln40                                                               (br               ) [ 000]
trunc_ln40                                                            (trunc            ) [ 011]
lshr_ln                                                               (partselect       ) [ 011]
switch_ln43                                                           (switch           ) [ 000]
store_ln40                                                            (store            ) [ 000]
br_ln40                                                               (br               ) [ 000]
specpipeline_ln41                                                     (specpipeline     ) [ 000]
speclooptripcount_ln42                                                (speclooptripcount) [ 000]
specloopname_ln40                                                     (specloopname     ) [ 000]
zext_ln40                                                             (zext             ) [ 000]
muxLogicFIFOCE_to_vector_stream_read                                  (muxlogic         ) [ 000]
vector_stream_read                                                    (read             ) [ 000]
bitcast_ln43                                                          (bitcast          ) [ 000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr    (getelementptr    ) [ 000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr (getelementptr    ) [ 000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr (getelementptr    ) [ 000]
compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln43                                         (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln43                                         (muxlogic         ) [ 000]
store_ln43                                                            (store            ) [ 000]
br_ln43                                                               (br               ) [ 000]
muxLogicRAMData_to_store_ln43                                         (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln43                                         (muxlogic         ) [ 000]
store_ln43                                                            (store            ) [ 000]
br_ln43                                                               (br               ) [ 000]
muxLogicRAMData_to_store_ln43                                         (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln43                                         (muxlogic         ) [ 000]
store_ln43                                                            (store            ) [ 000]
br_ln43                                                               (br               ) [ 000]
muxLogicRAMData_to_store_ln43                                         (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln43                                         (muxlogic         ) [ 000]
store_ln43                                                            (store            ) [ 000]
br_ln43                                                               (br               ) [ 000]
ret_ln0                                                               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vector_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="vector_stream_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_stream_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln43_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln43_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln43_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln43_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln43/2 muxLogicRAMData_to_store_ln43/2 muxLogicRAMData_to_store_ln43/2 muxLogicRAMData_to_store_ln43/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln40_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_23_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln40_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln40_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln40_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="lshr_ln_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="5" slack="0"/>
<pin id="148" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="switch_ln43_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="0" index="3" bw="2" slack="0"/>
<pin id="158" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln43/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln40_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln40_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="muxLogicFIFOCE_to_vector_stream_read_fu_175">
<pin_list>
<pin id="176" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_vector_stream_read/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bitcast_ln43_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="muxLogicRAMAddr_to_store_ln43_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln43/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="muxLogicRAMAddr_to_store_ln43_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln43/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="muxLogicRAMAddr_to_store_ln43_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln43/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="muxLogicRAMAddr_to_store_ln43_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln43/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="212" class="1005" name="trunc_ln40_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="216" class="1005" name="lshr_ln_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="78" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="71" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="64" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="85" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="124" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="159"><net_src comp="139" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="167"><net_src comp="127" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="180"><net_src comp="58" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="189"><net_src comp="78" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="71" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="64" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="85" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="54" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="215"><net_src comp="139" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="143" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_49 | {2 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_48 | {2 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local_47 | {2 }
	Port: compute_matmul_stream_float_0_stream_float_0_stream_float_0_int_int_vec_local | {2 }
 - Input state : 
	Port: compute_matmul3_Pipeline_load_vector : vector_stream | {2 }
  - Chain level:
	State 1
		store_ln40 : 1
		i_23 : 1
		add_ln40 : 2
		icmp_ln40 : 2
		br_ln40 : 3
		trunc_ln40 : 2
		lshr_ln : 2
		switch_ln43 : 3
		store_ln40 : 3
	State 2
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_addr : 1
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_47_addr : 1
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_48_addr : 1
		compute_matmul_stream_stream_stream_float_0_int_int_vec_local_49_addr : 1
		muxLogicRAMData_to_store_ln43 : 1
		muxLogicRAMAddr_to_store_ln43 : 2
		store_ln43 : 1
		muxLogicRAMData_to_store_ln43 : 1
		muxLogicRAMAddr_to_store_ln43 : 2
		store_ln43 : 1
		muxLogicRAMData_to_store_ln43 : 1
		muxLogicRAMAddr_to_store_ln43 : 2
		store_ln43 : 1
		muxLogicRAMData_to_store_ln43 : 1
		muxLogicRAMAddr_to_store_ln43 : 2
		store_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln40_fu_127               |    0    |    10   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln40_fu_133              |    0    |    4    |
|----------|---------------------------------------------|---------|---------|
|   read   |        vector_stream_read_read_fu_58        |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |                  grp_fu_116                 |    0    |    0    |
|          | muxLogicFIFOCE_to_vector_stream_read_fu_175 |    0    |    0    |
| muxlogic |     muxLogicRAMAddr_to_store_ln43_fu_186    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln43_fu_190    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln43_fu_194    |    0    |    0    |
|          |     muxLogicRAMAddr_to_store_ln43_fu_198    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln40_fu_139              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                lshr_ln_fu_143               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  switch  |              switch_ln43_fu_153             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |               zext_ln40_fu_168              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    14   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_202    |   10   |
|  lshr_ln_reg_216 |    8   |
|trunc_ln40_reg_212|    2   |
+------------------+--------+
|       Total      |   20   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   14   |
+-----------+--------+--------+
