Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/TB_Receptor_isim_beh.exe" -prj "/home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/TB_Receptor_beh.prj" "work.TB_Receptor" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/MC4044.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Div_Bresenham.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/Receptor.vhd" into library work
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/Sources/TB_Receptor.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37316 KB
Fuse CPU Usage: 3150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture arq_div_bresenham of entity En_Div_Bresenham [en_div_bresenham_default]
Compiling architecture arq_mc4044 of entity En_MC4044 [en_mc4044_default]
Compiling architecture arq_receptor of entity En_Receptor [en_receptor_default]
Compiling architecture behavior of entity tb_receptor
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable /home/fede/Documents/Jaquenod/GIT/Modulo3/Guia3/ISE/Actividad 3_2/Sistema_Coherente/TB_Receptor_isim_beh.exe
Fuse Memory Usage: 82872 KB
Fuse CPU Usage: 3620 ms
GCC CPU Usage: 560 ms
