Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed Jul 01 01:12:55 2015
| Host              : Vangelis-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Level_timing_summary_routed.rpt -rpx Top_Level_timing_summary_routed.rpx
| Design            : Top_Level
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 741 register/latch pins with no clock driven by root clock pin: CLK_I (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp1_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp1_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp1_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp1_reg[4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp1_reg[5]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp2_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp2_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp2_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp2_reg[4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Control_p/Play_mode/Score_temp2_reg[5]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[0]_rep/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[1]_rep/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[3]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamTextures/Register5/ColumnOut_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamTextures/Register5/ColumnOut_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamTextures/Register5/ColumnOut_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamTextures/Register5/ColumnOut_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Picture/Inst_BlockRamTextures/Register5/ColumnOut_reg[4]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.580        0.000                      0                 1854        0.096        0.000                      0                 1854        2.633        0.000                       0                   542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
Picture/clocking_8346/U0/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Clock8346              {0.000 4.630}        9.259           108.000         
  clkfbout_Clock8346              {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Picture/clocking_8346/U0/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Clock8346                    0.580        0.000                      0                 1854        0.096        0.000                      0                 1854        4.130        0.000                       0                   538  
  clkfbout_Clock8346                                                                                                                                                                2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Picture/clocking_8346/U0/clk_in1
  To Clock:  Picture/clocking_8346/U0/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Picture/clocking_8346/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Picture/clocking_8346/U0/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                             
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKIN1  
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKIN1  
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKIN1  
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKIN1  
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKIN1  
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clock8346
  To Clock:  clk_out1_Clock8346

Setup :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Picture/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/gun_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 3.652ns (42.385%)  route 4.964ns (57.615%))
  Logic Levels:           20  (CARRY4=8 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 10.392 - 9.259 ) 
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.225     1.228    Picture/Clk
    SLICE_X58Y76                                                      r  Picture/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.393     1.621 r  Picture/column_reg[0]/Q
                         net (fo=40, routed)          0.473     2.095    Picture/n_0_column_reg[0]
    SLICE_X58Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.539 r  Picture/grid_Y_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.539    Picture/n_0_grid_Y_reg[0]_i_9
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.631 r  Picture/S_Texture_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.631    Picture/n_0_S_Texture_reg[3]_i_8
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.723 r  Picture/pix_Y_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.723    Picture/n_0_pix_Y_reg[0]_i_15
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.815 r  Picture/gun_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.815    Picture/n_0_gun_reg[3]_i_16
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.907 r  Picture/gun_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.907    Picture/n_0_gun_reg[3]_i_22
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.999 r  Picture/gun_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.999    Picture/n_0_gun_reg[3]_i_20
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.091 r  Picture/grid_Y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.091    Picture/n_0_grid_Y_reg[0]_i_20
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.314 f  Picture/grid_Y_reg[0]_i_21/O[1]
                         net (fo=7, routed)           0.421     3.735    Picture/column_c0[30]
    SLICE_X60Y80         LUT5 (Prop_lut5_I4_O)        0.216     3.951 f  Picture/pix_Y[0]_i_11/O
                         net (fo=17, routed)          0.314     4.264    Picture/n_0_pix_Y[0]_i_11
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.097     4.361 f  Picture/F_Texture[1]_i_12/O
                         net (fo=52, routed)          0.516     4.878    Picture/n_0_F_Texture[1]_i_12
    SLICE_X61Y79         LUT5 (Prop_lut5_I3_O)        0.113     4.991 r  Picture/gun[2]_i_1588/O
                         net (fo=64, routed)          1.196     6.187    Picture/Inst_Instructions/I11
    SLICE_X66Y60         LUT6 (Prop_lut6_I2_O)        0.239     6.426 r  Picture/Inst_Instructions/gun[2]_i_1271/O
                         net (fo=1, routed)           0.000     6.426    Picture/Inst_Instructions/n_0_gun[2]_i_1271
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I1_O)      0.186     6.612 r  Picture/Inst_Instructions/gun_reg[2]_i_1024/O
                         net (fo=1, routed)           0.000     6.612    Picture/Inst_Instructions/n_0_gun_reg[2]_i_1024
    SLICE_X66Y60         MUXF8 (Prop_muxf8_I0_O)      0.075     6.687 r  Picture/Inst_Instructions/gun_reg[2]_i_493/O
                         net (fo=1, routed)           0.802     7.489    Picture/Inst_Instructions/n_0_gun_reg[2]_i_493
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.230     7.719 r  Picture/Inst_Instructions/gun[2]_i_227/O
                         net (fo=1, routed)           0.000     7.719    Picture/Inst_Instructions/n_0_gun[2]_i_227
    SLICE_X60Y62         MUXF7 (Prop_muxf7_I0_O)      0.182     7.901 r  Picture/Inst_Instructions/gun_reg[2]_i_96/O
                         net (fo=1, routed)           0.000     7.901    Picture/Inst_Instructions/n_0_gun_reg[2]_i_96
    SLICE_X60Y62         MUXF8 (Prop_muxf8_I0_O)      0.075     7.976 r  Picture/Inst_Instructions/gun_reg[2]_i_48/O
                         net (fo=1, routed)           0.863     8.839    Picture/Inst_Instructions/n_0_gun_reg[2]_i_48
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.230     9.069 r  Picture/Inst_Instructions/gun[2]_i_17/O
                         net (fo=1, routed)           0.000     9.069    Picture/Inst_Instructions/Instructions_Data
    SLICE_X62Y80         MUXF7 (Prop_muxf7_I0_O)      0.182     9.251 r  Picture/Inst_Instructions/gun_reg[2]_i_4/O
                         net (fo=1, routed)           0.378     9.630    Picture/Inst_Initial/I6
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.215     9.845 r  Picture/Inst_Initial/gun[2]_i_1/O
                         net (fo=1, routed)           0.000     9.845    Picture/n_0_Inst_Initial
    SLICE_X60Y80         FDRE                                         r  Picture/gun_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.131    10.392    Picture/Clk
    SLICE_X60Y80                                                      r  Picture/gun_reg[2]/C
                         clock pessimism              0.078    10.471    
                         clock uncertainty           -0.116    10.355    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)        0.070    10.425    Picture/gun_reg[2]
  -------------------------------------------------------------------
                         required time                         10.425    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/DATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.876ns (22.224%)  route 6.565ns (77.776%))
  Logic Levels:           11  (LUT2=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 10.377 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 r  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 r  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 r  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 f  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 f  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.450     4.714    Picture/n_0_winner_Y[0]_i_6
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.249     4.963 r  Picture/gun[4]_i_62/O
                         net (fo=1, routed)           0.833     5.796    Picture/n_0_gun[4]_i_62
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.234     6.030 r  Picture/gun[4]_i_38/O
                         net (fo=3, routed)           0.431     6.460    Picture/n_0_gun[4]_i_38
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.097     6.557 f  Picture/DATA[11]_i_11/O
                         net (fo=1, routed)           0.291     6.848    Picture/n_0_DATA[11]_i_11
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.097     6.945 f  Picture/DATA[11]_i_7/O
                         net (fo=10, routed)          1.496     8.442    Picture/n_0_DATA[11]_i_7
    SLICE_X55Y137        LUT2 (Prop_lut2_I0_O)        0.097     8.539 f  Picture/DATA[8]_i_8/O
                         net (fo=5, routed)           0.490     9.029    Picture/Inst_BlockRamFaces/Regist6/I8
    SLICE_X55Y137        LUT2 (Prop_lut2_I1_O)        0.111     9.140 r  Picture/Inst_BlockRamFaces/Regist6/DATA[8]_i_3/O
                         net (fo=1, routed)           0.292     9.432    Picture/Inst_BlockRamFaces/Regist6/n_0_DATA[8]_i_3
    SLICE_X54Y136        LUT6 (Prop_lut6_I2_O)        0.247     9.679 r  Picture/Inst_BlockRamFaces/Regist6/DATA[8]_i_1/O
                         net (fo=1, routed)           0.000     9.679    Picture/DCMB[8]
    SLICE_X54Y136        FDRE                                         r  Picture/DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.115    10.377    Picture/Clk
    SLICE_X54Y136                                                     r  Picture/DATA_reg[8]/C
                         clock pessimism              0.001    10.378    
                         clock uncertainty           -0.116    10.262    
    SLICE_X54Y136        FDRE (Setup_fdre_C_D)        0.069    10.331    Picture/DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 1.868ns (22.336%)  route 6.495ns (77.664%))
  Logic Levels:           11  (LUT2=3 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 10.378 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 f  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 f  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 f  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 r  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 r  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.450     4.714    Picture/n_0_winner_Y[0]_i_6
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.249     4.963 f  Picture/gun[4]_i_62/O
                         net (fo=1, routed)           0.833     5.796    Picture/n_0_gun[4]_i_62
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.234     6.030 f  Picture/gun[4]_i_38/O
                         net (fo=3, routed)           0.431     6.460    Picture/n_0_gun[4]_i_38
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.097     6.557 r  Picture/DATA[11]_i_11/O
                         net (fo=1, routed)           0.291     6.848    Picture/n_0_DATA[11]_i_11
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.097     6.945 r  Picture/DATA[11]_i_7/O
                         net (fo=10, routed)          1.814     8.760    Picture/Inst_BlockRamFaces/ColumnMux/I3
    SLICE_X54Y137        LUT3 (Prop_lut3_I0_O)        0.100     8.860 r  Picture/Inst_BlockRamFaces/ColumnMux/DATA[7]_i_4/O
                         net (fo=1, routed)           0.195     9.055    Picture/Inst_BlockRamFaces/Regist6/I11
    SLICE_X54Y137        LUT6 (Prop_lut6_I3_O)        0.250     9.305 r  Picture/Inst_BlockRamFaces/Regist6/DATA[7]_i_2/O
                         net (fo=1, routed)           0.199     9.504    Picture/Inst_BlockRamFaces/Regist6/n_0_DATA[7]_i_2
    SLICE_X54Y138        LUT6 (Prop_lut6_I0_O)        0.097     9.601 r  Picture/Inst_BlockRamFaces/Regist6/DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     9.601    Picture/n_11_Inst_BlockRamFaces
    SLICE_X54Y138        FDRE                                         r  Picture/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.116    10.378    Picture/Clk
    SLICE_X54Y138                                                     r  Picture/DATA_reg[7]/C
                         clock pessimism              0.001    10.379    
                         clock uncertainty           -0.116    10.263    
    SLICE_X54Y138        FDRE (Setup_fdre_C_D)        0.072    10.335    Picture/DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         10.335    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/gun_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 2.115ns (25.021%)  route 6.338ns (74.979%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 10.398 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 r  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 r  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 r  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 f  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.651     3.880    Picture/n_0_F_Texture[0]_i_11
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.112     3.992 f  Picture/grid_Y[0]_i_7/O
                         net (fo=20, routed)          1.123     5.115    Picture/n_0_grid_Y[0]_i_7
    SLICE_X61Y83         LUT6 (Prop_lut6_I1_O)        0.234     5.349 r  Picture/gun[1]_i_67/O
                         net (fo=136, routed)         1.339     6.689    Picture/Inst_Initial/I17
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.232     6.921 f  Picture/Inst_Initial/gun_reg[1]_i_174/O
                         net (fo=1, routed)           0.000     6.921    Picture/Inst_Initial/n_0_gun_reg[1]_i_174
    SLICE_X74Y105        MUXF8 (Prop_muxf8_I0_O)      0.075     6.996 f  Picture/Inst_Initial/gun_reg[1]_i_96/O
                         net (fo=1, routed)           1.164     8.160    Picture/Inst_Initial/n_0_gun_reg[1]_i_96
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.230     8.390 f  Picture/Inst_Initial/gun[1]_i_53/O
                         net (fo=1, routed)           0.000     8.390    Picture/Inst_Initial/n_0_gun[1]_i_53
    SLICE_X63Y90         MUXF7 (Prop_muxf7_I1_O)      0.188     8.578 f  Picture/Inst_Initial/gun_reg[1]_i_29/O
                         net (fo=1, routed)           0.000     8.578    Picture/Inst_Initial/n_0_gun_reg[1]_i_29
    SLICE_X63Y90         MUXF8 (Prop_muxf8_I0_O)      0.076     8.654 f  Picture/Inst_Initial/gun_reg[1]_i_13/O
                         net (fo=1, routed)           0.481     9.134    Picture/Inst_Initial/n_0_gun_reg[1]_i_13
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.239     9.373 f  Picture/Inst_Initial/gun[1]_i_3/O
                         net (fo=2, routed)           0.220     9.593    Picture/Inst_Initial/Initial_Data[1]
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.097     9.690 r  Picture/Inst_Initial/gun[0]_i_1/O
                         net (fo=1, routed)           0.000     9.690    Picture/n_2_Inst_Initial
    SLICE_X60Y87         FDRE                                         r  Picture/gun_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.137    10.398    Picture/Clk
    SLICE_X60Y87                                                      r  Picture/gun_reg[0]/C
                         clock pessimism              0.078    10.477    
                         clock uncertainty           -0.116    10.361    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.069    10.430    Picture/gun_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/gun_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 2.115ns (25.030%)  route 6.335ns (74.970%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 10.398 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 r  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 r  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 r  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 f  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.651     3.880    Picture/n_0_F_Texture[0]_i_11
    SLICE_X62Y78         LUT2 (Prop_lut2_I0_O)        0.112     3.992 f  Picture/grid_Y[0]_i_7/O
                         net (fo=20, routed)          1.123     5.115    Picture/n_0_grid_Y[0]_i_7
    SLICE_X61Y83         LUT6 (Prop_lut6_I1_O)        0.234     5.349 r  Picture/gun[1]_i_67/O
                         net (fo=136, routed)         1.339     6.689    Picture/Inst_Initial/I17
    SLICE_X74Y105        MUXF7 (Prop_muxf7_S_O)       0.232     6.921 f  Picture/Inst_Initial/gun_reg[1]_i_174/O
                         net (fo=1, routed)           0.000     6.921    Picture/Inst_Initial/n_0_gun_reg[1]_i_174
    SLICE_X74Y105        MUXF8 (Prop_muxf8_I0_O)      0.075     6.996 f  Picture/Inst_Initial/gun_reg[1]_i_96/O
                         net (fo=1, routed)           1.164     8.160    Picture/Inst_Initial/n_0_gun_reg[1]_i_96
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.230     8.390 f  Picture/Inst_Initial/gun[1]_i_53/O
                         net (fo=1, routed)           0.000     8.390    Picture/Inst_Initial/n_0_gun[1]_i_53
    SLICE_X63Y90         MUXF7 (Prop_muxf7_I1_O)      0.188     8.578 f  Picture/Inst_Initial/gun_reg[1]_i_29/O
                         net (fo=1, routed)           0.000     8.578    Picture/Inst_Initial/n_0_gun_reg[1]_i_29
    SLICE_X63Y90         MUXF8 (Prop_muxf8_I0_O)      0.076     8.654 f  Picture/Inst_Initial/gun_reg[1]_i_13/O
                         net (fo=1, routed)           0.481     9.134    Picture/Inst_Initial/n_0_gun_reg[1]_i_13
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.239     9.373 f  Picture/Inst_Initial/gun[1]_i_3/O
                         net (fo=2, routed)           0.217     9.590    Picture/Inst_Initial/Initial_Data[1]
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.097     9.687 r  Picture/Inst_Initial/gun[1]_i_1/O
                         net (fo=1, routed)           0.000     9.687    Picture/n_1_Inst_Initial
    SLICE_X60Y87         FDRE                                         r  Picture/gun_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.137    10.398    Picture/Clk
    SLICE_X60Y87                                                      r  Picture/gun_reg[1]/C
                         clock pessimism              0.078    10.477    
                         clock uncertainty           -0.116    10.361    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.072    10.433    Picture/gun_reg[1]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 1.712ns (20.731%)  route 6.546ns (79.269%))
  Logic Levels:           11  (LUT2=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 10.378 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 f  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 f  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 f  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 r  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 r  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.450     4.714    Picture/n_0_winner_Y[0]_i_6
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.249     4.963 f  Picture/gun[4]_i_62/O
                         net (fo=1, routed)           0.833     5.796    Picture/n_0_gun[4]_i_62
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.234     6.030 f  Picture/gun[4]_i_38/O
                         net (fo=3, routed)           0.431     6.460    Picture/n_0_gun[4]_i_38
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.097     6.557 r  Picture/DATA[11]_i_11/O
                         net (fo=1, routed)           0.291     6.848    Picture/n_0_DATA[11]_i_11
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.097     6.945 r  Picture/DATA[11]_i_7/O
                         net (fo=10, routed)          1.510     8.456    Picture/Inst_BlockRamFaces/ColumnMux/I3
    SLICE_X54Y137        LUT2 (Prop_lut2_I0_O)        0.097     8.553 r  Picture/Inst_BlockRamFaces/ColumnMux/DATA[2]_i_4/O
                         net (fo=1, routed)           0.425     8.978    Picture/Inst_BlockRamFaces/ColumnMux/n_0_DATA[2]_i_4
    SLICE_X54Y138        LUT6 (Prop_lut6_I1_O)        0.097     9.075 r  Picture/Inst_BlockRamFaces/ColumnMux/DATA[2]_i_2/O
                         net (fo=1, routed)           0.324     9.399    Picture/Inst_BlockRamFaces/ColumnMux/n_0_DATA[2]_i_2
    SLICE_X54Y138        LUT5 (Prop_lut5_I3_O)        0.097     9.496 r  Picture/Inst_BlockRamFaces/ColumnMux/DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     9.496    Picture/n_10_Inst_BlockRamFaces
    SLICE_X54Y138        FDRE                                         r  Picture/DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.116    10.378    Picture/Clk
    SLICE_X54Y138                                                     r  Picture/DATA_reg[2]/C
                         clock pessimism              0.001    10.379    
                         clock uncertainty           -0.116    10.263    
    SLICE_X54Y138        FDRE (Setup_fdre_C_D)        0.069    10.332    Picture/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 1.712ns (20.891%)  route 6.483ns (79.109%))
  Logic Levels:           11  (LUT2=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 10.377 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 f  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 f  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 f  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 r  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 r  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.450     4.714    Picture/n_0_winner_Y[0]_i_6
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.249     4.963 f  Picture/gun[4]_i_62/O
                         net (fo=1, routed)           0.833     5.796    Picture/n_0_gun[4]_i_62
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.234     6.030 f  Picture/gun[4]_i_38/O
                         net (fo=3, routed)           0.431     6.460    Picture/n_0_gun[4]_i_38
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.097     6.557 r  Picture/DATA[11]_i_11/O
                         net (fo=1, routed)           0.291     6.848    Picture/n_0_DATA[11]_i_11
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.097     6.945 r  Picture/DATA[11]_i_7/O
                         net (fo=10, routed)          1.603     8.548    Picture/Inst_BlockRamFaces/Regist6/I3
    SLICE_X55Y139        LUT6 (Prop_lut6_I5_O)        0.097     8.645 r  Picture/Inst_BlockRamFaces/Regist6/DATA[9]_i_3/O
                         net (fo=1, routed)           0.296     8.942    Picture/Inst_BlockRamFaces/Regist6/n_0_DATA[9]_i_3
    SLICE_X55Y136        LUT6 (Prop_lut6_I0_O)        0.097     9.039 r  Picture/Inst_BlockRamFaces/Regist6/DATA[9]_i_2/O
                         net (fo=1, routed)           0.297     9.336    Picture/Inst_BlockRamFaces/Regist6/n_0_DATA[9]_i_2
    SLICE_X55Y136        LUT6 (Prop_lut6_I0_O)        0.097     9.433 r  Picture/Inst_BlockRamFaces/Regist6/DATA[9]_i_1/O
                         net (fo=1, routed)           0.000     9.433    Picture/n_8_Inst_BlockRamFaces
    SLICE_X55Y136        FDRE                                         r  Picture/DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.115    10.377    Picture/Clk
    SLICE_X55Y136                                                     r  Picture/DATA_reg[9]/C
                         clock pessimism              0.001    10.378    
                         clock uncertainty           -0.116    10.262    
    SLICE_X55Y136        FDRE (Setup_fdre_C_D)        0.030    10.292    Picture/DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/pix_Y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 1.463ns (18.906%)  route 6.275ns (81.094%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 10.384 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 r  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 r  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 r  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 f  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 f  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.760     5.024    Picture/n_0_winner_Y[0]_i_6
    SLICE_X56Y83         LUT3 (Prop_lut3_I0_O)        0.234     5.258 r  Picture/grid_Y[0]_i_63/O
                         net (fo=1, routed)           0.467     5.725    Picture/n_0_grid_Y[0]_i_63
    SLICE_X57Y83         LUT6 (Prop_lut6_I1_O)        0.097     5.822 f  Picture/grid_Y[0]_i_56/O
                         net (fo=1, routed)           0.487     6.309    Picture/n_0_grid_Y[0]_i_56
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.097     6.406 r  Picture/grid_Y[0]_i_37/O
                         net (fo=1, routed)           0.541     6.947    Picture/n_0_grid_Y[0]_i_37
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.097     7.044 r  Picture/grid_Y[0]_i_14/O
                         net (fo=4, routed)           0.436     7.480    Picture/n_0_grid_Y[0]_i_14
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.097     7.577 r  Picture/grid_Y[0]_i_2/O
                         net (fo=6, routed)           0.403     7.980    Picture/grid_Y0
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.097     8.077 r  Picture/pix_Y[0]_i_1/O
                         net (fo=5, routed)           0.899     8.976    Picture/n_0_pix_Y[0]_i_1
    SLICE_X56Y102        FDRE                                         r  Picture/pix_Y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.122    10.384    Picture/Clk
    SLICE_X56Y102                                                     r  Picture/pix_Y_reg[4]/C
                         clock pessimism              0.001    10.385    
                         clock uncertainty           -0.116    10.269    
    SLICE_X56Y102        FDRE (Setup_fdre_C_R)       -0.373     9.896    Picture/pix_Y_reg[4]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.712ns (21.119%)  route 6.395ns (78.881%))
  Logic Levels:           11  (LUT2=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 10.378 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 r  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 r  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 r  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 f  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 f  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.450     4.714    Picture/n_0_winner_Y[0]_i_6
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.249     4.963 r  Picture/gun[4]_i_62/O
                         net (fo=1, routed)           0.833     5.796    Picture/n_0_gun[4]_i_62
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.234     6.030 r  Picture/gun[4]_i_38/O
                         net (fo=3, routed)           0.431     6.460    Picture/n_0_gun[4]_i_38
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.097     6.557 f  Picture/DATA[11]_i_11/O
                         net (fo=1, routed)           0.291     6.848    Picture/n_0_DATA[11]_i_11
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.097     6.945 f  Picture/DATA[11]_i_7/O
                         net (fo=10, routed)          1.495     8.441    Picture/Inst_BlockRamFaces/Regist6/I3
    SLICE_X55Y137        LUT2 (Prop_lut2_I1_O)        0.097     8.538 r  Picture/Inst_BlockRamFaces/Regist6/DATA[11]_i_8/O
                         net (fo=4, routed)           0.300     8.838    Control_p/Initialize_mode/I16
    SLICE_X55Y137        LUT2 (Prop_lut2_I1_O)        0.097     8.935 f  Control_p/Initialize_mode/DATA[8]_i_4/O
                         net (fo=2, routed)           0.312     9.247    Picture/Inst_BlockRamFaces/Regist6/I14
    SLICE_X54Y137        LUT6 (Prop_lut6_I3_O)        0.097     9.344 r  Picture/Inst_BlockRamFaces/Regist6/DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     9.344    Picture/DCMB[6]
    SLICE_X54Y137        FDRE                                         r  Picture/DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.116    10.378    Picture/Clk
    SLICE_X54Y137                                                     r  Picture/DATA_reg[6]/C
                         clock pessimism              0.001    10.379    
                         clock uncertainty           -0.116    10.263    
    SLICE_X54Y137        FDRE (Setup_fdre_C_D)        0.069    10.332    Picture/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 Picture/column_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/DATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_Clock8346 rise@9.259ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 1.712ns (21.142%)  route 6.386ns (78.858%))
  Logic Levels:           11  (LUT2=4 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 10.376 - 9.259 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.431     1.431    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.043    -1.612 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.539    -0.073    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.234     1.237    Picture/Clk
    SLICE_X59Y83                                                      r  Picture/column_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.341     1.578 f  Picture/column_reg[30]/Q
                         net (fo=3, routed)           0.720     2.298    Picture/n_0_column_reg[30]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.097     2.395 f  Picture/column[30]_i_6/O
                         net (fo=2, routed)           0.216     2.611    Picture/n_0_column[30]_i_6
    SLICE_X60Y82         LUT5 (Prop_lut5_I4_O)        0.097     2.708 f  Picture/row[0]_i_7/O
                         net (fo=9, routed)           0.423     3.132    Picture/n_0_row[0]_i_7
    SLICE_X60Y78         LUT6 (Prop_lut6_I4_O)        0.097     3.229 r  Picture/F_Texture[0]_i_11/O
                         net (fo=178, routed)         0.923     4.151    Picture/n_0_F_Texture[0]_i_11
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.112     4.263 r  Picture/winner_Y[0]_i_6/O
                         net (fo=25, routed)          0.450     4.714    Picture/n_0_winner_Y[0]_i_6
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.249     4.963 f  Picture/gun[4]_i_62/O
                         net (fo=1, routed)           0.833     5.796    Picture/n_0_gun[4]_i_62
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.234     6.030 f  Picture/gun[4]_i_38/O
                         net (fo=3, routed)           0.431     6.460    Picture/n_0_gun[4]_i_38
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.097     6.557 r  Picture/DATA[11]_i_11/O
                         net (fo=1, routed)           0.291     6.848    Picture/n_0_DATA[11]_i_11
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.097     6.945 r  Picture/DATA[11]_i_7/O
                         net (fo=10, routed)          1.495     8.441    Picture/Inst_BlockRamFaces/Regist6/I3
    SLICE_X55Y137        LUT2 (Prop_lut2_I1_O)        0.097     8.538 f  Picture/Inst_BlockRamFaces/Regist6/DATA[11]_i_8/O
                         net (fo=4, routed)           0.314     8.852    Picture/Inst_BlockRamFaces/Regist6/O4
    SLICE_X54Y136        LUT5 (Prop_lut5_I4_O)        0.097     8.949 r  Picture/Inst_BlockRamFaces/Regist6/DATA[11]_i_4/O
                         net (fo=1, routed)           0.289     9.238    Picture/Inst_BlockRamFaces/Regist6/n_0_DATA[11]_i_4
    SLICE_X54Y135        LUT5 (Prop_lut5_I3_O)        0.097     9.335 r  Picture/Inst_BlockRamFaces/Regist6/DATA[11]_i_1/O
                         net (fo=1, routed)           0.000     9.335    Picture/DCMB[11]
    SLICE_X54Y135        FDRE                                         r  Picture/DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.259 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         1.328    10.587    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.862     7.725 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.464     9.189    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.261 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         1.114    10.376    Picture/Clk
    SLICE_X54Y135                                                     r  Picture/DATA_reg[11]/C
                         clock pessimism              0.001    10.377    
                         clock uncertainty           -0.116    10.261    
    SLICE_X54Y135        FDRE (Setup_fdre_C_D)        0.069    10.330    Picture/DATA_reg[11]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Picture/blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/blink_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.356ns (75.701%)  route 0.114ns (24.299%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.565     0.567    Picture/Clk
    SLICE_X47Y99                                                      r  Picture/blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Picture/blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     0.821    Picture/n_0_blink_counter_reg[24]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.981 r  Picture/blink_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    Picture/n_0_blink_counter_reg[24]_i_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.037 r  Picture/blink_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.037    Picture/n_7_blink_counter_reg[28]_i_1
    SLICE_X47Y100        FDRE                                         r  Picture/blink_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.833     0.835    Picture/Clk
    SLICE_X47Y100                                                     r  Picture/blink_counter_reg[25]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    Picture/blink_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Picture/grid_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/grid_Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.356ns (75.204%)  route 0.117ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.564     0.566    Picture/Clk
    SLICE_X51Y99                                                      r  Picture/grid_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Picture/grid_Y_reg[2]/Q
                         net (fo=6, routed)           0.117     0.823    Picture/Y_Graphics[2]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.983 r  Picture/grid_Y_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     0.984    Picture/n_0_grid_Y_reg[0]_i_3
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.039 r  Picture/grid_Y_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.039    Picture/n_7_grid_Y_reg[4]_i_1
    SLICE_X51Y100        FDRE                                         r  Picture/grid_Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.831     0.833    Picture/Clk
    SLICE_X51Y100                                                     r  Picture/grid_Y_reg[4]/C
                         clock pessimism              0.000     0.833    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     0.938    Picture/grid_Y_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Picture/blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/blink_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.366ns (76.207%)  route 0.114ns (23.793%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.565     0.567    Picture/Clk
    SLICE_X47Y99                                                      r  Picture/blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Picture/blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     0.821    Picture/n_0_blink_counter_reg[24]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.981 r  Picture/blink_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    Picture/n_0_blink_counter_reg[24]_i_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.047 r  Picture/blink_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.047    Picture/n_5_blink_counter_reg[28]_i_1
    SLICE_X47Y100        FDRE                                         r  Picture/blink_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.833     0.835    Picture/Clk
    SLICE_X47Y100                                                     r  Picture/blink_counter_reg[27]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    Picture/blink_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Picture/blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/blink_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.391ns (77.385%)  route 0.114ns (22.615%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.565     0.567    Picture/Clk
    SLICE_X47Y99                                                      r  Picture/blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Picture/blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     0.821    Picture/n_0_blink_counter_reg[24]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.981 r  Picture/blink_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    Picture/n_0_blink_counter_reg[24]_i_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.072 r  Picture/blink_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.072    Picture/n_6_blink_counter_reg[28]_i_1
    SLICE_X47Y100        FDRE                                         r  Picture/blink_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.833     0.835    Picture/Clk
    SLICE_X47Y100                                                     r  Picture/blink_counter_reg[26]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    Picture/blink_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Picture/blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/blink_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.391ns (77.385%)  route 0.114ns (22.615%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.565     0.567    Picture/Clk
    SLICE_X47Y99                                                      r  Picture/blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Picture/blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     0.821    Picture/n_0_blink_counter_reg[24]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.981 r  Picture/blink_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    Picture/n_0_blink_counter_reg[24]_i_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.072 r  Picture/blink_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.072    Picture/n_4_blink_counter_reg[28]_i_1
    SLICE_X47Y100        FDRE                                         r  Picture/blink_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.833     0.835    Picture/Clk
    SLICE_X47Y100                                                     r  Picture/blink_counter_reg[28]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105     0.940    Picture/blink_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Picture/blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/blink_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.395ns (77.562%)  route 0.114ns (22.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.565     0.567    Picture/Clk
    SLICE_X47Y99                                                      r  Picture/blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Picture/blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     0.821    Picture/n_0_blink_counter_reg[24]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.981 r  Picture/blink_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    Picture/n_0_blink_counter_reg[24]_i_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.021 r  Picture/blink_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.021    Picture/n_0_blink_counter_reg[28]_i_1
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.076 r  Picture/blink_counter_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.076    Picture/n_7_blink_counter_reg[30]_i_2
    SLICE_X47Y101        FDRE                                         r  Picture/blink_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.833     0.835    Picture/Clk
    SLICE_X47Y101                                                     r  Picture/blink_counter_reg[29]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.105     0.940    Picture/blink_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Picture/pix_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.252ns (48.807%)  route 0.264ns (51.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.562     0.564    Picture/Clk
    SLICE_X51Y102                                                     r  Picture/pix_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Picture/pix_X_reg[1]/Q
                         net (fo=3, routed)           0.264     0.969    Picture/Inst_BlockRamTextures/I24
    SLICE_X53Y102        LUT4 (Prop_lut4_I3_O)        0.045     1.014 r  Picture/Inst_BlockRamTextures/CoreTextures_i_15/O
                         net (fo=1, routed)           0.000     1.014    Picture/Inst_BlockRamTextures/n_0_CoreTextures_i_15
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.080 r  Picture/Inst_BlockRamTextures/CoreTextures_i_2/O[2]
                         net (fo=3, routed)           0.000     1.080    Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X53Y102        FDRE                                         r  Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.831     0.832    Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X53Y102                                                     r  Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.102     0.929    Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Picture/blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/blink_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.430ns (79.005%)  route 0.114ns (20.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.565     0.567    Picture/Clk
    SLICE_X47Y99                                                      r  Picture/blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Picture/blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.114     0.821    Picture/n_0_blink_counter_reg[24]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.981 r  Picture/blink_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    Picture/n_0_blink_counter_reg[24]_i_1
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.021 r  Picture/blink_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.021    Picture/n_0_blink_counter_reg[28]_i_1
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.111 r  Picture/blink_counter_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.111    Picture/n_6_blink_counter_reg[30]_i_2
    SLICE_X47Y101        FDRE                                         r  Picture/blink_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.833     0.835    Picture/Clk
    SLICE_X47Y101                                                     r  Picture/blink_counter_reg[30]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.105     0.940    Picture/blink_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Picture/pix_X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.256ns (47.760%)  route 0.280ns (52.240%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.562     0.564    Picture/Clk
    SLICE_X51Y102                                                     r  Picture/pix_X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  Picture/pix_X_reg[3]/Q
                         net (fo=4, routed)           0.280     0.985    Picture/Inst_BlockRamTextures/I9
    SLICE_X53Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.030 r  Picture/Inst_BlockRamTextures/CoreTextures_i_9/O
                         net (fo=1, routed)           0.000     1.030    Picture/Inst_BlockRamTextures/n_0_CoreTextures_i_9
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.100 r  Picture/Inst_BlockRamTextures/CoreTextures_i_1/O[0]
                         net (fo=3, routed)           0.000     1.100    Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X53Y103        FDRE                                         r  Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.830     0.831    Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X53Y103                                                     r  Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X53Y103        FDRE (Hold_fdre_C_D)         0.102     0.928    Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Picture/winner_X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Picture/Inst_BlockRamWinner/CoreWinner/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clock8346  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_Clock8346
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clock8346 rise@0.000ns - clk_out1_Clock8346 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.202%)  route 0.082ns (27.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.629     0.629    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.562     0.564    Picture/Clk
    SLICE_X50Y90                                                      r  Picture/winner_X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  Picture/winner_X_reg[4]/Q
                         net (fo=1, routed)           0.082     0.810    Picture/Inst_BlockRamWinner/Q[4]
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.049     0.859 r  Picture/Inst_BlockRamWinner/CoreWinner_i_1/O
                         net (fo=1, routed)           0.000     0.859    Picture/Inst_BlockRamWinner/CoreWinner/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X51Y90         FDRE                                         r  Picture/Inst_BlockRamWinner/CoreWinner/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clock8346 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_I_BUFG_inst/O
                         net (fo=742, routed)         0.903     0.903    Picture/clocking_8346/U0/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    Picture/clocking_8346/U0/clk_out1_Clock8346
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Picture/clocking_8346/U0/clkout1_buf/O
                         net (fo=536, routed)         0.832     0.834    Picture/Inst_BlockRamWinner/CoreWinner/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X51Y90                                                      r  Picture/Inst_BlockRamWinner/CoreWinner/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.107     0.684    Picture/Inst_BlockRamWinner/CoreWinner/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clock8346
Waveform:           { 0 4.62963 }
Period:             9.259
Sources:            { Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962     9.259   7.297    RAMB18_X1Y52    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK   
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962     9.259   7.297    RAMB18_X1Y52    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     9.259   7.297    RAMB36_X3Y15    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     9.259   7.297    RAMB36_X3Y15    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     9.259   7.297    RAMB36_X3Y13    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     9.259   7.297    RAMB36_X3Y13    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     9.259   7.297    RAMB36_X2Y13    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     9.259   7.297    RAMB36_X2Y13    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962     9.259   7.297    RAMB36_X3Y11    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962     9.259   7.297    RAMB36_X3Y11    Picture/Inst_About/memory/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   9.259   150.741  PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKOUT0                                                                                                                                   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X54Y139   Picture/DATA_reg[3]/C                                                                                                                                                             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X55Y139   Picture/DATA_reg[4]/C                                                                                                                                                             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X53Y130   Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[5]/C                                                                                                                             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X53Y109   Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[3]_rep/C                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X54Y109   Picture/Inst_BlockRamTextures/CoreTextures/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[3]_rep__0/C                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X45Y90    Picture/S_Texture_reg[0]/C                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X45Y89    Picture/S_Texture_reg[3]/C                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X46Y94    Picture/blink_counter_reg[0]/C                                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X47Y96    Picture/blink_counter_reg[10]/C                                                                                                                                                   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X47Y96    Picture/blink_counter_reg[11]/C                                                                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X54Y134   Picture/DATA_reg[0]/C                                                                                                                                                             
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X53Y167   Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[2]/C                                                                                                                             
High Pulse Width  Slow    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X53Y165   Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[3]/C                                                                                                                             
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X53Y165   Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[3]/C                                                                                                                             
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X53Y158   Picture/Inst_BlockRamFaces/Regist6/ColumnOut_reg[4]/C                                                                                                                             
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X51Y87    Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[0]/C                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X51Y87    Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[1]/C                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X51Y87    Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[2]/C                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X51Y87    Picture/Inst_BlockRamScore/Register5/ColumnOut_reg[3]/C                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     4.630   4.130    SLICE_X57Y101   Picture/Inst_BlockRamTextures/Register5/ColumnOut_reg[0]/C                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clock8346
  To Clock:  clkfbout_Clock8346

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clock8346
Waveform:           { 0 25 }
Period:             50.000
Sources:            { Picture/clocking_8346/U0/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                               
Min Period  n/a     BUFG/I              n/a            1.592     50.000  48.408   BUFGCTRL_X0Y1   Picture/clocking_8346/U0/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    50.000  2.633    PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   50.000  110.000  PLLE2_ADV_X0Y0  Picture/clocking_8346/U0/plle2_adv_inst/CLKFBOUT  



