sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_raminfr.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_peripheral_bridge.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_receiver.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_regs.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_rfifo.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_sync_flops.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_tfifo.sv
sv work ../../../../../../rtl/verilog/wb/core/mpsoc_wb_uart_transmitter.sv

sv work ../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_master.sv
sv work ../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_memory.sv
sv work ../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_slave.sv
sv work ../../../../../../bench/verilog/tests/core/wb/bus/mpsoc_msi_wb_bfm_transactor.sv
sv work ../../../../../../bench/verilog/tests/core/wb/main/vlog_tap_generator.sv
sv work ../../../../../../bench/verilog/tests/core/wb/main/vlog_tb_utils.sv
sv work ../../../../../../bench/verilog/tests/core/wb/main/wb_uart_tb.sv
