============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 17 2021  04:57:14 pm
  Module:                 top
  Operating conditions:   NCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin hrdata_o[24]
           View: view_slow
          Group: C2O
     Startpoint: (R) dut_pmu_ahb_genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[24]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-    1900                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             100             top_65.sdc_1_line_12_365_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb_genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           6030     -     0     -       0    (-,-) 
  dut_pmu_ahb_genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFD4HPBWPLVT           5  20.4    42   159     159    (-,-) 
  g107516/Z                                 -       I->Z   F     BUFFD2HPBWPLVT         4  13.5    44    69     228    (-,-) 
  g215977/ZN                                -       A1->ZN R     NR2D1HPBWPLVT          7  19.7   310   190     418    (-,-) 
  g215607/ZN                                -       I->ZN  F     INVD1HPBWPLVT          5  16.6   135   134     552    (-,-) 
  g214872/ZN                                -       A2->ZN R     NR2D1HPBWPLVT         11  28.0   431   283     836    (-,-) 
  g214508/Z                                 -       I->Z   R     BUFFD2HPBWPLVT        14  34.9   139   165    1000    (-,-) 
  g214503/Z                                 -       I->Z   R     BUFFD2HPBWPLVT        10  27.5   110   118    1119    (-,-) 
  g214497/Z                                 -       I->Z   R     BUFFD2HPBWP           10  25.7   126   137    1256    (-,-) 
  g211161/ZN                                -       A1->ZN F     AOI211XD0HPBWPLVT      1   4.1   109   101    1357    (-,-) 
  g210891/ZN                                -       A1->ZN R     ND4D1HPBWPLVT          1   3.6    68    59    1416    (-,-) 
  g210035/Z                                 -       B2->Z  R     AO22D0HPBWPLVT         1   6.5   110   142    1558    (-,-) 
  g209975/Z                                 -       A1->Z  R     OR2D8HPBWPLVT          1 502.6   471   334    1892    (-,-) 
  hrdata_o[24]                              -       -      R     (port)                 -     -     -     8    1900    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------


