-- generated by newgenasym Thu Apr 20 16:50:53 2023

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity atmga128 is
    port (    
	AREF:      INOUT  STD_LOGIC;    
	AVCC:      INOUT  STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	PA0:       INOUT  STD_LOGIC;    
	PA1:       INOUT  STD_LOGIC;    
	PA2:       INOUT  STD_LOGIC;    
	PA3:       INOUT  STD_LOGIC;    
	PA4:       INOUT  STD_LOGIC;    
	PA5:       INOUT  STD_LOGIC;    
	PA6:       INOUT  STD_LOGIC;    
	PA7:       INOUT  STD_LOGIC;    
	PB0:       INOUT  STD_LOGIC;    
	PB1:       INOUT  STD_LOGIC;    
	PB2:       INOUT  STD_LOGIC;    
	PB3:       INOUT  STD_LOGIC;    
	PB4:       INOUT  STD_LOGIC;    
	PB5:       INOUT  STD_LOGIC;    
	PB6:       INOUT  STD_LOGIC;    
	PB7:       INOUT  STD_LOGIC;    
	PC0:       INOUT  STD_LOGIC;    
	PC1:       INOUT  STD_LOGIC;    
	PC2:       INOUT  STD_LOGIC;    
	PC3:       INOUT  STD_LOGIC;    
	PC4:       INOUT  STD_LOGIC;    
	PC5:       INOUT  STD_LOGIC;    
	PC6:       INOUT  STD_LOGIC;    
	PC7:       INOUT  STD_LOGIC;    
	PD0:       INOUT  STD_LOGIC;    
	PD1:       INOUT  STD_LOGIC;    
	PD2:       INOUT  STD_LOGIC;    
	PD3:       INOUT  STD_LOGIC;    
	PD4:       INOUT  STD_LOGIC;    
	PD5:       INOUT  STD_LOGIC;    
	PD6:       INOUT  STD_LOGIC;    
	PD7:       INOUT  STD_LOGIC;    
	PE0:       INOUT  STD_LOGIC;    
	PE1:       INOUT  STD_LOGIC;    
	PE2:       INOUT  STD_LOGIC;    
	PE3:       INOUT  STD_LOGIC;    
	PE4:       INOUT  STD_LOGIC;    
	PE5:       INOUT  STD_LOGIC;    
	PE6:       INOUT  STD_LOGIC;    
	PE7:       INOUT  STD_LOGIC;    
	\pen*\:    INOUT  STD_LOGIC;    
	PF0:       INOUT  STD_LOGIC;    
	PF1:       INOUT  STD_LOGIC;    
	PF2:       INOUT  STD_LOGIC;    
	PF3:       INOUT  STD_LOGIC;    
	PF4:       INOUT  STD_LOGIC;    
	PF5:       INOUT  STD_LOGIC;    
	PF6:       INOUT  STD_LOGIC;    
	PF7:       INOUT  STD_LOGIC;    
	PG0:       INOUT  STD_LOGIC;    
	PG1:       INOUT  STD_LOGIC;    
	PG2:       INOUT  STD_LOGIC;    
	PG3:       INOUT  STD_LOGIC;    
	PG4:       INOUT  STD_LOGIC;    
	\reset*\:  INOUT  STD_LOGIC;    
	VCC1:      IN     STD_LOGIC;    
	VCC2:      IN     STD_LOGIC;    
	XTAL1:     INOUT  STD_LOGIC;    
	XTAL2:     INOUT  STD_LOGIC);
end atmga128;
