verilog xil_defaultlib --include "../../../../EE324_Lab6.srcs/sources_1/bd/System/ipshared/ec67/hdl" --include "../../../../EE324_Lab6.srcs/sources_1/bd/System/ipshared/d5d3/hdl/verilog" --include "../../../../EE324_Lab6.srcs/sources_1/bd/System/ipshared/e0a2/hdl" --include "../../../../EE324_Lab6.srcs/sources_1/bd/System/ipshared/5123" \
"../../../bd/System/ip/System_processing_system7_0_0/sim/System_processing_system7_0_0.v" \
"../../../bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1.v" \
"../../../bd/System/ipshared/9b15/hdl/VGA_Controller.v" \
"../../../bd/System/ipshared/9b15/hdl/Zybo_VGA_CharROM_v1_0_S_AXI.v" \
"../../../bd/System/ipshared/9b15/src/char_rom.v" \
"../../../bd/System/ipshared/9b15/hdl/Zybo_VGA_CharROM_v1_0.v" \
"../../../bd/System/ip/System_Zybo_VGA_CharROM_0_1/sim/System_Zybo_VGA_CharROM_0_1.v" \
"../../../bd/System/sim/System.v" \
"../../../bd/System/ip/System_auto_cc_0/sim/System_auto_cc_0.v" \
"../../../bd/System/ip/System_auto_pc_0/sim/System_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
