;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	SUB -7, <-120
	SUB @124, @106
	SLT -121, <326
	SUB -7, <-120
	SLT <40, @2
	DJN -1, @-20
	MOV @-81, <-701
	MOV @-81, <-701
	SUB @-127, 100
	MOV @-81, <-701
	SUB @-127, 100
	SUB -7, <-120
	SLT -121, <326
	CMP -207, <-120
	SPL 0, <402
	SUB 101, <-1
	SUB @-127, 100
	MOV -14, <-20
	ADD 30, 9
	ADD #270, 0
	SUB @124, @149
	SUB @121, 106
	SUB #32, @201
	SUB @-127, 100
	SUB -7, <-120
	SLT 321, 10
	MOV -1, <-20
	SUB #32, @201
	MOV -14, <-20
	MOV -14, <-20
	SUB @121, 106
	SUB #32, @201
	SUB -7, <-120
	ADD 210, @31
	SPL 0, <402
	MOV @-81, <-701
	MOV -14, <-20
	MOV -14, <-20
	SUB -7, <-120
	SUB 101, <-1
	SUB @-127, 100
	SUB @121, 103
	SUB 101, <-1
	SUB @-127, 100
	SUB @121, 103
	SUB @124, @106
	SUB @121, 106
	SUB @-127, 100
	MOV @-81, <-701
	SUB @-127, 100
