this is initial design for CPU ---> for Verilog P6 
support 50 mips instructions
