// Seed: 3989609954
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  always @('b0 or posedge id_2) id_6 <= 1;
endmodule
