
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.032862                       # Number of seconds simulated
sim_ticks                                1032861801000                       # Number of ticks simulated
final_tick                               1032861801000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193123                       # Simulator instruction rate (inst/s)
host_op_rate                                   218119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              354775692                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661032                       # Number of bytes of host memory used
host_seconds                                  2911.31                       # Real time elapsed on the host
sim_insts                                   562241665                       # Number of instructions simulated
sim_ops                                     635013268                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         334018368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         104872192                       # Number of bytes read from this memory
system.physmem.bytes_read::total            438890560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    334018368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       334018368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     17501824                       # Number of bytes written to this memory
system.physmem.bytes_written::total          17501824                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            5219037                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1638628                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               6857665                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          273466                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               273466                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            323391152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            101535551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               424926703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       323391152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          323391152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16944981                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16944981                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16944981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           323391152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           101535551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              441871685                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               103956407                       # Number of BP lookups
system.cpu.branchPred.condPredicted          59125864                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2812217                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             58317877                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                50005760                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.746880                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14221807                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             261726                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3369683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3365837                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3846                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29583                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1032861802                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          462117513                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      601391385                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   103956407                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           67593404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     373554483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5646823                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3851                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         51204                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  95902980                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1703116                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          838550495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.808305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.948024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                472602949     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 54090331      6.45%     62.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                311857215     37.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            838550495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.100649                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.582257                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                444971708                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              28980126                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 352602410                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9412835                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2583416                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             31739797                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                240515                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              673828750                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                401959                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2583416                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                447821963                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                17646849                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        3615182                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 358179178                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8703907                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              671713469                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5618729                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 745052                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16915                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           849830852                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3118671620                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        869038340                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790672                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 54040180                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51001                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3768                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8911895                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             84206006                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            50971377                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          12173669                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9074351                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  666973959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6065                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 642795050                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4697387                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        31966756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    113044726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            644                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     838550495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.766555                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.670584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           309267592     36.88%     36.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           415770756     49.58%     86.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           113512147     13.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       838550495                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               303115972     94.96%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    756      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10699313      3.35%     98.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5375040      1.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             505704427     78.67%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3686947      0.57%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             82917851     12.90%     92.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50438461      7.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              642795050                       # Type of FU issued
system.cpu.iq.rate                           0.622344                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   319191081                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.496567                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2448029031                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         698959972                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    640924225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              961986115                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11072827                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2812877                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1512                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        13365                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1044399                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       152180                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           338                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2583416                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                15560970                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1011709                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           666983878                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1089568                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              84206006                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             50971377                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3485                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 411039                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                434872                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          13365                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1314887                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1360372                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2675259                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             641328631                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              82775825                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1466419                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          3854                       # number of nop insts executed
system.cpu.iew.exec_refs                    133100707                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 97985792                       # Number of branches executed
system.cpu.iew.exec_stores                   50324882                       # Number of stores executed
system.cpu.iew.exec_rate                     0.620924                       # Inst execution rate
system.cpu.iew.wb_sent                      640941206                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     640924241                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 396765291                       # num instructions producing a value
system.cpu.iew.wb_consumers                 854243966                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.620532                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.464464                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        31970987                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2572222                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    833370459                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.761982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.969827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    341664029     41.00%     41.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    414484441     49.74%     90.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     52867265      6.34%     97.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12039194      1.44%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3004841      0.36%     98.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       868798      0.10%     98.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       824512      0.10%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3572743      0.43%     99.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4044636      0.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    833370459                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241665                       # Number of instructions committed
system.cpu.commit.committedOps              635013268                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320107                       # Number of memory references committed
system.cpu.commit.loads                      81393129                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382614                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172247                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046765     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393129     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926962      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013268                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4044636                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1496307120                       # The number of ROB reads
system.cpu.rob.rob_writes                  1339148836                       # The number of ROB writes
system.cpu.timesIdled                         5650165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       194311307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241665                       # Number of Instructions Simulated
system.cpu.committedOps                     635013268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.837042                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.837042                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.544353                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.544353                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                761922978                       # number of integer regfile reads
system.cpu.int_regfile_writes               458241995                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2197551209                       # number of cc regfile reads
system.cpu.cc_regfile_writes                333822336                       # number of cc regfile writes
system.cpu.misc_regfile_reads               130532344                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5221                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3160130                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113358302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3160146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.871223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           7180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         121975919                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        121975919                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     65926261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        65926261                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     47426931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47426931                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2547                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     113353192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113353192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    113353192                       # number of overall hits
system.cpu.dcache.overall_hits::total       113353192                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3117273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3117273                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2340038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2340038                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          136                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           24                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5457311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5457311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5457311                       # number of overall misses
system.cpu.dcache.overall_misses::total       5457311                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 138952241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 138952241000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  55520866492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55520866492                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      2665000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2665000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 194473107492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194473107492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 194473107492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194473107492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     69043534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69043534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2587                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2587                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    118810503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    118810503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    118810503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    118810503                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045149                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047020                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.050690                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050690                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.009277                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.009277                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44574.934887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44574.934887                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23726.480720                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23726.480720                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19595.588235                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19595.588235                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35635.335331                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35635.335331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35635.335331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35635.335331                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18479                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2270                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.140529                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1460968                       # number of writebacks
system.cpu.dcache.writebacks::total           1460968                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1013330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1013330                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1283859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1283859                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          112                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2297189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2297189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2297189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2297189                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2103943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2103943                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1056179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1056179                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           24                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3160122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3160122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3160122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3160122                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 100873625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 100873625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23610560499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23610560499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       615000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       615000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 124484185999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 124484185999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 124484185999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 124484185999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.008945                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008945                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.026598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026598                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.026598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026598                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47945.037247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47945.037247                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22354.696031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22354.696031                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        25625                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        25625                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39392.208908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39392.208908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39392.208908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39392.208908                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          24550455                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70819776                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          24550471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.884661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1609500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120453451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120453451                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     70819776                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70819776                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70819776                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70819776                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70819776                       # number of overall hits
system.cpu.icache.overall_hits::total        70819776                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     25083204                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      25083204                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     25083204                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       25083204                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     25083204                       # number of overall misses
system.cpu.icache.overall_misses::total      25083204                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 647429202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 647429202000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 647429202000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 647429202000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 647429202000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 647429202000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     95902980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     95902980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     95902980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     95902980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     95902980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     95902980                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.261548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.261548                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.261548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.261548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.261548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.261548                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25811.264063                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25811.264063                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 25811.264063                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25811.264063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 25811.264063                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25811.264063                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2574                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               229                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.240175                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     24550455                       # number of writebacks
system.cpu.icache.writebacks::total          24550455                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       532732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       532732                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       532732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       532732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       532732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       532732                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     24550472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     24550472                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     24550472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     24550472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     24550472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     24550472                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 583358508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 583358508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 583358508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 583358508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 583358508500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 583358508500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.255993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.255993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.255993                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.255993                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.255993                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.255993                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23761.600531                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23761.600531                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23761.600531                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23761.600531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23761.600531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23761.600531                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  19920595                       # number of replacements
system.l2.tags.tagsinuse                    31.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                    34232081                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19920627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.718424                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   7170000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       16.603200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.464030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          3.932731                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.518850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.358251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.122898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75272374                       # Number of tag accesses
system.l2.tags.data_accesses                 75272374                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1460968                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1460968                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     24505765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24505765                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             868461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                868461                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        19331172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           19331172                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         652786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            652786                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              19331172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1521247                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20852419                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             19331172                       # number of overall hits
system.l2.overall_hits::cpu.data              1521247                       # number of overall hits
system.l2.overall_hits::total                20852419                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           194693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              194693                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst       5219300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5219300                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1444206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1444206                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst             5219300                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1638899                       # number of demand (read+write) misses
system.l2.demand_misses::total                6858199                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst            5219300                       # number of overall misses
system.l2.overall_misses::cpu.data            1638899                       # number of overall misses
system.l2.overall_misses::total               6858199                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  11938568500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11938568500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst 318808755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 318808755500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  88614998500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88614998500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst  318808755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  100553567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     419362322500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst 318808755500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 100553567000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    419362322500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1460968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1460968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     24505765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24505765                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1063154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1063154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     24550472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24550472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2096992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2096992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          24550472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3160146                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27710618                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         24550472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3160146                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27710618                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.183128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.183128                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.212595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212595                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.688704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.688704                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.212595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.518615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.247494                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.212595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.518615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.247494                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61319.967847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61319.967847                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 61082.665396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61082.665396                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 61358.974066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61358.974066                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61082.665396                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 61354.340322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61147.587362                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61082.665396                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 61354.340322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61147.587362                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               273466                       # number of writebacks
system.l2.writebacks::total                    273466                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst          263                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           263                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          271                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          271                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst              263                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 534                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst             263                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                534                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks      1198504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1198504                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       194693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         194693                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst      5219037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5219037                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1443935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1443935                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst        5219037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1638628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6857665                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst       5219037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1638628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6857665                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9991638500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9991638500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst 266603296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 266603296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  74160138500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74160138500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst 266603296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  84151777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 350755073500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst 266603296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  84151777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 350755073500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.183128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.183128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.212584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.212584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.688574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.688574                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.212584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.518529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.247474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.212584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.518529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247474                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51319.967847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51319.967847                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 51082.852354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51082.852354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 51359.748534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51359.748534                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51082.852354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 51355.022006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51147.886854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51082.852354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 51355.022006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51147.886854                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      14021844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6877345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6662971                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       273466                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6532960                       # Transaction distribution
system.membus.trans_dist::ReadExReq            194693                       # Transaction distribution
system.membus.trans_dist::ReadExResp           194693                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6662972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port     20521755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20521755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port    456392320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               456392320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7207491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7207491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7207491                       # Request fanout histogram
system.membus.reqLayer0.occupancy         20051917380                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34288320000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     55421203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     27710586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        69456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       14312673                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     14263751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48922                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1032861801000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26647463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1734434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24550455                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21346291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1063154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1063154                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24550472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2096992                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     73651398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9480422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83131820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   3142459264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    295751296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3438210560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19920595                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17501824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47631213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.302975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.461774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33249083     69.81%     69.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14333208     30.09%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48922      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47631213                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        53722024500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       36826816276                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4741924083                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
