{
    "code": "module TopModule (\n    input logic clk,                    // Clock signal\n    input logic load,                   // Synchronous active high load signal\n    input logic [1:0] ena,              // Synchronous 2-bit enable signal\n    input logic [99:0] data,            // 100-bit input data, unsigned\n    output logic [99:0] q               // 100-bit output, reflects rotator content\n);\n\nalways @(posedge clk) begin\n    if (load) begin\n        q <= data;\n    end else begin\n        case (ena)\n            2'b01: q <= {q[0], q[99:1]};    // Right rotate\n            2'b10: q <= {q[98:0], q[99]};   // Left rotate\n            default: q <= q;                // No operation\n        endcase\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}