@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO231 :"c:\users\duncan\git\forthcpu\prescaler.v":12:0:12:5|Found counter in view:work.pc_test_harness(verilog) instance psc.next[7:0] 
@N: BN362 :"c:\users\duncan\git\forthcpu\program_counter.v":17:0:17:5|Removing sequential instance pc.pc_a[0] (in view: work.pc_test_harness(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\programCounter\ForthCPU_programCounter.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock prescaler|clk_out_derived_clock with period 1000.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
