# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall --cc --exe --trace --top-module core_top -Irtl/include rtl/include/riscv_pkg.sv rtl/core/alu.sv rtl/core/core_top.sv rtl/core/decode.sv rtl/core/fetch.sv rtl/core/id_ex_reg.sv rtl/core/if_id_reg.sv rtl/core/regfile.sv rtl/core/rom_sim.sv dv/tb/sim_main.cpp"
S   7892640    63305  1770302087   504173208  1598506306           0 "/usr/bin/verilator_bin"
T     22443   106890  1770831916   515561617  1770831916   515561617 "obj_dir/Vcore_top.cpp"
T      4975   106888  1770831916   511365471  1770831916   511365471 "obj_dir/Vcore_top.h"
T      1787   106892  1770831916   515561617  1770831916   515561617 "obj_dir/Vcore_top.mk"
T     15627   106889  1770831916   511365471  1770831916   511365471 "obj_dir/Vcore_top__Slow.cpp"
T       604   106866  1770831916   507169326  1770831916   507169326 "obj_dir/Vcore_top__Syms.cpp"
T       970   106885  1770831916   507169326  1770831916   507169326 "obj_dir/Vcore_top__Syms.h"
T      9317   106887  1770831916   511365471  1770831916   511365471 "obj_dir/Vcore_top__Trace.cpp"
T     17934   106886  1770831916   511365471  1770831916   511365471 "obj_dir/Vcore_top__Trace__Slow.cpp"
T       496   106893  1770831916   515561617  1770831916   515561617 "obj_dir/Vcore_top__ver.d"
T         0        0  1770831916   515561617  1770831916   515561617 "obj_dir/Vcore_top__verFiles.dat"
T      1623   106891  1770831916   515561617  1770831916   515561617 "obj_dir/Vcore_top_classes.mk"
S      1198   106793  1770831492    65460492  1770829207    21616221 "rtl/core/alu.sv"
S      5118    75379  1770831318   893379521  1770831318   893379521 "rtl/core/core_top.sv"
S      3076     9691  1770831370   722028247  1770831370   722028247 "rtl/core/decode.sv"
S       750   105755  1770310936   748627311  1770310936   748627311 "rtl/core/fetch.sv"
S      1291   106872  1770830734   101109319  1770830734   101109319 "rtl/core/id_ex_reg.sv"
S       910     9693  1770826620   735767940  1770826620   735767940 "rtl/core/if_id_reg.sv"
S      1391   105834  1770828602   470265704  1770828602   470265704 "rtl/core/regfile.sv"
S       995     9698  1770831890   899001431  1770831890   899001431 "rtl/core/rom_sim.sv"
S      1028    75374  1770308454   637948647  1770308454   637948647 "rtl/include/riscv_pkg.sv"
