#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Tue Feb 25 22:40:29 2025
# Process ID: 24660
# Current directory: C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top_file.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_file.tcl
# Log file: C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/top_file.vds
# Journal file: C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1\vivado.jou
# Running On        :DESKTOP-KBUD60Q
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency     :2400 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :34193 MB
# Swap memory       :13958 MB
# Total Virtual     :48151 MB
# Available Virtual :26020 MB
#-----------------------------------------------------------
source top_file.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/utils_1/imports/synth_1/top_file.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/utils_1/imports/synth_1/top_file.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_file -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Device 21-9227] Part: xc7a200tfbg676-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1565.227 ; gain = 451.176
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'RdDeQ', assumed default net type 'wire' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/verilog/axidma_fifo.vh:179]
INFO: [Synth 8-11241] undeclared symbol 'cfg_config_space_enable', assumed default net type 'wire' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:4306]
INFO: [Synth 8-11241] undeclared symbol 'cfg_hot_reset_in', assumed default net type 'wire' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:4307]
INFO: [Synth 8-11241] undeclared symbol 'usr_irq_fail', assumed default net type 'wire' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:4793]
INFO: [Synth 8-638] synthesizing module 'top_file' [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/sources_1/new/top_file.vhd:67]
INFO: [Synth 8-113] binding component instance 'IIC_0_scl_iobuf' to cell 'IOBUF' [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/sources_1/new/top_file.vhd:118]
INFO: [Synth 8-113] binding component instance 'IIC_0_sda_iobuf' to cell 'IOBUF' [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/sources_1/new/top_file.vhd:125]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:2690' bound to instance 'design_1_i' of component 'design_1' [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/sources_1/new/top_file.vhd:171]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:2713]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:3028]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29472]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25423]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12104]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12143]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11925]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_1_10_SRL_FIFO' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_1_10_SRL_FIFO' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16057]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-3491] module 'design_1_axi_iic_0_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:59' bound to instance 'axi_iic_0' of component 'design_1_axi_iic_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:3071]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_iic_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DISABLE_SETUP_VIOLATION_CHECK bound to: 0 - type: integer 
	Parameter C_STATIC_TIMING_REG_WIDTH bound to: 0 - type: integer 
	Parameter C_TIMING_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:6793' bound to instance 'U0' of component 'axi_iic' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:6867]
INFO: [Synth 8-638] synthesizing module 'iic' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:6168]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:109]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:241]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:241]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:241]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:241]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:1628]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:1628]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:4950]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:1255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:1255]
INFO: [Synth 8-256] done synthesizing module 'filter' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:4950]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:2865]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:671]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:671]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:831]
INFO: [Synth 8-256] done synthesizing module 'shift8' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:831]
INFO: [Synth 8-638] synthesizing module 'upcnt_n__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:671]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:671]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:2865]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_8_SRL_FIFO' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:377]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:471]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_8_SRL_FIFO' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:377]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:5172]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:5172]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_1_8_SRL_FIFO__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:377]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:471]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:488]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:495]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:501]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:512]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_1_8_SRL_FIFO__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'iic' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:6168]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:6867]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_iic_0_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:375]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_axi_downsizer' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_b_downsizer' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_b_downsizer' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_fifo' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_fifo_gen' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_fifo_gen' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_fifo' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_fifo__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_fifo_gen__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_fifo_gen__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_fifo__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_w_downsizer' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_w_downsizer' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_r_downsizer' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_r_downsizer' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_axi_downsizer' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_axi_protocol_converter' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_aw_channel' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_cmd_translator' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_incr_cmd' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_incr_cmd' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_wrap_cmd' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_wrap_cmd' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_cmd_translator' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_aw_channel' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_b_channel' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_b_channel' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_ar_channel' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_ar_channel' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_r_channel' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s_r_channel' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized3' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized3' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized4' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized4' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized5' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized5' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized6' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized6' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_b2s' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_axi_protocol_converter' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:597]
INFO: [Synth 8-3491] module 'design_1_auto_ds_1' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53' bound to instance 'auto_ds' of component 'design_1_auto_ds_1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:827]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_top__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_axi_downsizer__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_a_downsizer__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_axi_downsizer__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_32_top__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:597]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:990]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:990]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1F69D31' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:1185]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:1185]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:2214]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_axi_crossbar' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_crossbar' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_si_transactor' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_decoder' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_decoder' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_nto1_mux' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2872]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_nto1_mux' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2872]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_arbiter_resp' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_arbiter_resp' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_si_transactor' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_splitter' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_splitter' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_router' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_router' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_ndeep_srl__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_si_transactor__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_router__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_router__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_decoder__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_mux' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_mux' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized7' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized7' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized8' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized8' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized9' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized9' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized10' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axic_register_slice__parameterized10' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_32_axi_register_slice__parameterized1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/676c/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized3' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_srl_fifo__parameterized3' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_wdata_mux__parameterized0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_wdata_mux__parameterized0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_32_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_32_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_decerr_slave' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_decerr_slave' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_33_addr_arbiter' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_addr_arbiter' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_crossbar' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_33_axi_crossbar' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:1438]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:3234]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/09bd/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:72]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:56' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:73' bound to instance 'U0' of component 'util_ds_buf' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:201]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:252]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:377]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_ds_buf_0_0' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/synth/design_1_util_ds_buf_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_1_xdma_0_0' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:53' bound to instance 'xdma_0' of component 'design_1_xdma_0_0' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:3252]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_dma_cpl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 22 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 167 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 64 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 6 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 45 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 62 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_5' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1665/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:37984' bound to instance 'U0' of component 'fifo_generator_v13_1_5' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_dma_cpl' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/synth/pcie2_fifo_generator_dma_cpl.vhd:79]
INFO: [Synth 8-638] synthesizing module 'pcie2_fifo_generator_tgt_brdg' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 22 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 2 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 167 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 14 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_5' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1665/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:37984' bound to instance 'U0' of component 'fifo_generator_v13_1_5' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'pcie2_fifo_generator_tgt_brdg' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/synth/pcie2_fifo_generator_tgt_brdg.vhd:79]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tx_mux.sv:164]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_req.sv:513]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:455]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tgt_req.sv:550]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tgt_cpl.sv:356]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie2_ip.vhd:217]
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter c_component_name bound to: design_1_xdma_0_0_pcie2_ip - type: string 
	Parameter dev_port_type bound to: 0000 - type: string 
	Parameter c_dev_port_type bound to: 0 - type: string 
	Parameter c_header_type bound to: 00 - type: string 
	Parameter c_upstream_facing bound to: TRUE - type: string 
	Parameter max_lnk_wdt bound to: 000100 - type: string 
	Parameter max_lnk_spd bound to: 2 - type: string 
	Parameter c_gen1 bound to: 1 - type: bool 
	Parameter pci_exp_int_freq bound to: 2 - type: integer 
	Parameter c_pcie_fast_config bound to: 0 - type: integer 
	Parameter bar_0 bound to: FFFF0000 - type: string 
	Parameter bar_1 bound to: 00000000 - type: string 
	Parameter bar_2 bound to: 00000000 - type: string 
	Parameter bar_3 bound to: 00000000 - type: string 
	Parameter bar_4 bound to: 00000000 - type: string 
	Parameter bar_5 bound to: 00000000 - type: string 
	Parameter xrom_bar bound to: 00000000 - type: string 
	Parameter cost_table bound to: 1 - type: integer 
	Parameter ven_id bound to: 10EE - type: string 
	Parameter dev_id bound to: 1337 - type: string 
	Parameter rev_id bound to: 00 - type: string 
	Parameter subsys_ven_id bound to: 10EE - type: string 
	Parameter subsys_id bound to: 0007 - type: string 
	Parameter class_code bound to: 070001 - type: string 
	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 
	Parameter cap_ver bound to: 2 - type: string 
	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 
	Parameter mps bound to: 010 - type: string 
	Parameter cmps bound to: 2 - type: string 
	Parameter ext_tag_fld_sup bound to: TRUE - type: string 
	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 
	Parameter phantm_func_sup bound to: 00 - type: string 
	Parameter c_phantom_functions bound to: 0 - type: string 
	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 
	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 
	Parameter ep_l1_accpt_lat bound to: 111 - type: string 
	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 
	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 
	Parameter c_cpl_timeout_range bound to: 0010 - type: string 
	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 
	Parameter c_buf_opt_bma bound to: TRUE - type: string 
	Parameter c_perf_level_high bound to: TRUE - type: string 
	Parameter c_tx_last_tlp bound to: 29 - type: string 
	Parameter c_rx_ram_limit bound to: 7FF - type: string 
	Parameter c_fc_ph bound to: 32 - type: string 
	Parameter c_fc_pd bound to: 437 - type: string 
	Parameter c_fc_nph bound to: 12 - type: string 
	Parameter c_fc_npd bound to: 24 - type: string 
	Parameter c_fc_cplh bound to: 36 - type: string 
	Parameter c_fc_cpld bound to: 461 - type: string 
	Parameter c_cpl_inf bound to: TRUE - type: string 
	Parameter c_cpl_infinite bound to: TRUE - type: string 
	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 
	Parameter c_trgt_lnk_spd bound to: 2 - type: string 
	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 
	Parameter c_de_emph bound to: FALSE - type: string 
	Parameter slot_clk bound to: TRUE - type: string 
	Parameter c_rcb bound to: 0 - type: string 
	Parameter c_root_cap_crs bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 
	Parameter c_slot_cap_mrl bound to: FALSE - type: string 
	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 
	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 
	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 
	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 
	Parameter intx bound to: TRUE - type: string 
	Parameter int_pin bound to: 1 - type: string 
	Parameter c_msi_cap_on bound to: TRUE - type: string 
	Parameter c_pm_cap_next_ptr bound to: 48 - type: string 
	Parameter c_msi_64b_addr bound to: TRUE - type: string 
	Parameter c_msi bound to: 0 - type: string 
	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 
	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 
	Parameter c_msix_cap_on bound to: FALSE - type: string 
	Parameter c_msix_next_ptr bound to: 00 - type: string 
	Parameter c_pcie_cap_next_ptr bound to: 00 - type: string 
	Parameter c_msix_table_size bound to: 000 - type: string 
	Parameter c_msix_table_offset bound to: 0 - type: string 
	Parameter c_msix_table_bir bound to: 0 - type: string 
	Parameter c_msix_pba_offset bound to: 0 - type: string 
	Parameter c_msix_pba_bir bound to: 0 - type: string 
	Parameter dsi bound to: 0 - type: string 
	Parameter c_dsi_bool bound to: FALSE - type: string 
	Parameter d1_sup bound to: 0 - type: string 
	Parameter c_d1_support bound to: FALSE - type: string 
	Parameter d2_sup bound to: 0 - type: string 
	Parameter c_d2_support bound to: FALSE - type: string 
	Parameter pme_sup bound to: 0F - type: string 
	Parameter c_pme_support bound to: 0F - type: string 
	Parameter no_soft_rst bound to: TRUE - type: string 
	Parameter pwr_con_d0_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_con_d1_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_con_d2_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_con_d3_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter pwr_dis_d0_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_dis_d1_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_dis_d2_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_dis_d3_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 
	Parameter c_dsn_base_ptr bound to: 100 - type: string 
	Parameter c_vc_cap_enabled bound to: FALSE - type: string 
	Parameter c_vc_base_ptr bound to: 000 - type: string 
	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 
	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 
	Parameter c_vsec_base_ptr bound to: 000 - type: string 
	Parameter c_vsec_next_ptr bound to: 000 - type: string 
	Parameter c_dsn_next_ptr bound to: 000 - type: string 
	Parameter c_vc_next_ptr bound to: 000 - type: string 
	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 
	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 
	Parameter c_last_cfg_dw bound to: 10C - type: string 
	Parameter c_enable_msg_route bound to: 00000000000 - type: string 
	Parameter bram_lat bound to: 0 - type: string 
	Parameter c_rx_raddr_lat bound to: 0 - type: string 
	Parameter c_rx_rdata_lat bound to: 2 - type: string 
	Parameter c_rx_write_lat bound to: 0 - type: string 
	Parameter c_tx_raddr_lat bound to: 0 - type: string 
	Parameter c_tx_rdata_lat bound to: 2 - type: string 
	Parameter c_tx_write_lat bound to: 0 - type: string 
	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 
	Parameter c_ll_ack_timeout bound to: 0000 - type: string 
	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 
	Parameter c_ll_replay_timeout bound to: 0000 - type: string 
	Parameter c_dis_lane_reverse bound to: TRUE - type: string 
	Parameter c_upconfig_capable bound to: TRUE - type: string 
	Parameter c_disable_scrambling bound to: FALSE - type: string 
	Parameter c_disable_tx_aspm_l0s bound to: FALSE - type: string 
	Parameter c_pcie_dbg_ports bound to: FALSE - type: string 
	Parameter pci_exp_ref_freq bound to: 0 - type: string 
	Parameter c_xlnx_ref_board bound to: AC701 - type: string 
	Parameter c_pcie_blk_locn bound to: 0 - type: string 
	Parameter c_ur_atomic bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 
	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 
	Parameter c_link_cap_aspm_optionality bound to: FALSE - type: string 
	Parameter c_aer_cap_on bound to: FALSE - type: string 
	Parameter c_aer_base_ptr bound to: 000 - type: string 
	Parameter c_aer_cap_nextptr bound to: 000 - type: string 
	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 
	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 
	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 
	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 
	Parameter c_rbar_cap_on bound to: FALSE - type: string 
	Parameter c_rbar_base_ptr bound to: 000 - type: string 
	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 
	Parameter c_rbar_num bound to: 0 - type: string 
	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index0 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index1 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index2 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index3 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index4 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index5 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 
	Parameter c_recrc_check bound to: 0 - type: string 
	Parameter c_recrc_check_trim bound to: FALSE - type: string 
	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 
	Parameter c_trn_np_fc bound to: TRUE - type: string 
	Parameter c_ur_inv_req bound to: TRUE - type: string 
	Parameter c_ur_prs_response bound to: TRUE - type: string 
	Parameter c_silicon_rev bound to: 2 - type: string 
	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter ERR_REPORTING_IF bound to: TRUE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter REDUCE_OOB_FREQ bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie2_top' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie2_top.vhd:64' bound to instance 'U0' of component 'design_1_xdma_0_0_pcie2_ip_pcie2_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie2_ip.vhd:913]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie2_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie2_top.vhd:648]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_core_top' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:69' bound to instance 'inst' of component 'design_1_xdma_0_0_pcie2_ip_core_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie2_top.vhd:997]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_core_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:829]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'pl_phy_lnk_up_cdc' of component 'xpm_cdc_single' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:2051]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'pl_received_hot_rst_cdc' of component 'xpm_cdc_single' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:2062]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: 32'b11111111111111110000000000000000 
	Parameter BAR1 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR2 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR3 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 32'b00000000000000000000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 32'b00000000000000000000000000000000 
	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 4'b0000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 4'b0001 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD3 bound to: 32'b00000000000000000000000000000000 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_top' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_top.vhd:68' bound to instance 'pcie_top_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:2165]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_top.vhd:742]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: 0 - type: bool 
	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_top' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_top.vhd:72' bound to instance 'axi_basic_top_i' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_top.vhd:2252]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_top.vhd:173]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx.vhd:73' bound to instance 'rx_inst' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_top.vhd:292]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx.vhd:126]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.vhd:75' bound to instance 'rx_pipeline_inst' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx.vhd:221]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_pipeline.vhd:123]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.vhd:72' bound to instance 'rx_null_gen_inst' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx.vhd:273]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.vhd:107]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.vhd:214]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx_null_gen.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_rx' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_rx.vhd:126]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: 0 - type: bool 
	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx.vhd:75' bound to instance 'tx_inst' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_top.vhd:324]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx.vhd:152]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_REM_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.vhd:75' bound to instance 'tx_pipeline_inst' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx.vhd:265]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_pipeline.vhd:124]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: 0 - type: bool 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.vhd:75' bound to instance 'tx_thrl_ctl_inst' of component 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx.vhd:302]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.vhd:130]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.vhd:619]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx_thrtl_ctl.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_tx' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_tx.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_axi_basic_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_axi_basic_top.vhd:173]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: 32'b11111111111111110000000000000000 
	Parameter BAR1 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR2 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR3 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 32'b00000000000000000000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 32'b00000000000000000000000000000000 
	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP1 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP2 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP3 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP4 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP5 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 4'b0000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 4'b0001 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD3 bound to: 32'b00000000000000000000000000000000 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_7x.vhd:71' bound to instance 'pcie_7x_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_top.vhd:2356]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_7x.vhd:792]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x.vhd:75' bound to instance 'pcie_bram_top' of component 'design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_7x.vhd:898]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x.vhd:117]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_brams_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:68' bound to instance 'pcie_brams_tx' of component 'design_1_xdma_0_0_pcie2_ip_pcie_brams_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x.vhd:222]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_brams_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:118]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:72' bound to instance 'ram' of component 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:308]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:96]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at 'C:/Xilinx/Vivado/2024.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramb36' of component 'BRAM_TDP_MACRO' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:328]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_TDP_MACRO' [C:/Xilinx/Vivado/2024.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:224]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram36_bl' to cell 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:2260]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_TDP_MACRO' (0#1) [C:/Xilinx/Vivado/2024.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:96]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:72' bound to instance 'ram' of component 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:308]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:72' bound to instance 'ram' of component 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:308]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_7x.vhd:72' bound to instance 'ram' of component 'design_1_xdma_0_0_pcie2_ip_pcie_bram_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_brams_7x' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:118]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_brams_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_brams_7x.vhd:68' bound to instance 'pcie_brams_rx' of component 'design_1_xdma_0_0_pcie2_ip_pcie_brams_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_bram_top_7x.vhd:117]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: 32'b11111111111111110000000000000000 
	Parameter BAR1 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR2 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR3 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 32'b00000000000000000000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001110000000000000001 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 32'b00000000000000000000000000000000 
	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 5'b00010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b000100 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP1 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP2 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP3 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP4 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_SUP5 bound to: 32'b00000000000000000000000000000001 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 4'b0000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 4'b0001 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD3 bound to: 32'b00000000000000000000000000000000 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-113] binding component instance 'pcie_block_i' to cell 'PCIE_2_1' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_7x.vhd:937]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_7x' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_7x.vhd:792]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:63' bound to instance 'pcie_pipe_pipeline_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_top.vhd:3090]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:339]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc.vhd:63' bound to instance 'pipe_misc_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:415]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_misc.vhd:85]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane.vhd:64' bound to instance 'pipe_lane_0_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:439]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane.vhd:105]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane.vhd:64' bound to instance 'pipe_lane_1_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:474]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane.vhd:64' bound to instance 'pipe_lane_2_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:531]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane.vhd:64' bound to instance 'pipe_lane_3_i' of component 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_lane' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_pipe_pipeline.vhd:339]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie_top.vhd:742]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_gt_top' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:65' bound to instance 'gt_top_i' of component 'design_1_xdma_0_0_pcie2_ip_gt_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:2848]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_gt_top' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:335]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.vhd:65' bound to instance 'GT_RX_VALID_FILTER_7x_inst' of component 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:757]
INFO: [Synth 8-638] synthesizing module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.vhd:93]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.vhd:65' bound to instance 'GT_RX_VALID_FILTER_7x_inst' of component 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:757]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.vhd:65' bound to instance 'GT_RX_VALID_FILTER_7x_inst' of component 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:757]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x.vhd:65' bound to instance 'GT_RX_VALID_FILTER_7x_inst' of component 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:757]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xdma_0_0_pcie2_ip_pipe_wrapper' declared at 'c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pipe_wrapper.v:156' bound to instance 'pipe_wrapper_i' of component 'design_1_xdma_0_0_pcie2_ip_pipe_wrapper' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:786]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pipe_eq.v:402]
INFO: [Synth 8-226] default block is never used [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pipe_user.v:354]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_gt_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_gt_top.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_core_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_core_top.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip_pcie2_top' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip_pcie2_top.vhd:648]
INFO: [Synth 8-256] done synthesizing module 'design_1_xdma_0_0_pcie2_ip' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie2_ip.vhd:217]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:563]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:563]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:563]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:563]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:563]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_xdma_0_0_core_top' has 1299 connections declared, but only 1294 given [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:563]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.vhd:2713]
INFO: [Synth 8-256] done synthesizing module 'top_file' (0#1) [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/sources_1/new/top_file.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:2224]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:3615]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:3836]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b96d/hdl/axi_iic_v2_1_vh_rfs.vhd:5233]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/8142/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[8].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[9].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[10].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[11].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[12].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[13].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[14].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[15].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[8].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[9].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[10].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[11].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[12].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[13].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[14].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[15].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/2ccb/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef26/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:110]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:120]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:125]
WARNING: [Synth 8-3848] Net BUFG_FABRIC_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:129]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:134]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:135]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_ADV_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:140]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_ADV_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:141]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:147]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:148]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_ADV_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:153]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_ADV_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:154]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:160]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:161]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_ADV_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:166]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_ADV_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:167]
WARNING: [Synth 8-3848] Net IBUFDS_GTM_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:171]
WARNING: [Synth 8-3848] Net IBUFDS_GTM_ODIV2 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:172]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:178]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:179]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_ADV_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:186]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_ADV_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:187]
WARNING: [Synth 8-3848] Net IBUFDS_GTME5_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:190]
WARNING: [Synth 8-3848] Net IBUFDS_GTME5_ODIV2 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:191]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:199]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:200]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_ADV_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:206]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_ADV_OB in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:207]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:217]
WARNING: [Synth 8-3848] Net BUFG_PS_O in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:221]
WARNING: [Synth 8-3848] Net MBUFG_GT_O1 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:233]
WARNING: [Synth 8-3848] Net MBUFG_GT_O2 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:234]
WARNING: [Synth 8-3848] Net MBUFG_GT_O3 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:235]
WARNING: [Synth 8-3848] Net MBUFG_GT_O4 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:236]
WARNING: [Synth 8-3848] Net MBUFG_PS_O1 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:241]
WARNING: [Synth 8-3848] Net MBUFG_PS_O2 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:242]
WARNING: [Synth 8-3848] Net MBUFG_PS_O3 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:243]
WARNING: [Synth 8-3848] Net MBUFG_PS_O4 in module/entity util_ds_buf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd:244]
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqRunBufAddrq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqRunBufAddrq_ff_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqIdq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqIdq_ff_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'brespLastq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "brespLastq_ff_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element data_width_128.prev_keep_half_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_rx_destraddler.sv:140]
WARNING: [Synth 8-6014] Unused sequential element tx_128.req_cid_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_req.sv:500]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_tc_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:438]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_td_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:439]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_ep_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:440]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_attr_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:441]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_rid_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:443]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_cid_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:444]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_tag_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:445]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_be_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:446]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_addr_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:447]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_byte_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:448]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_compl_status_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:449]
WARNING: [Synth 8-6014] Unused sequential element rc_128.wr_data_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:451]
WARNING: [Synth 8-6014] Unused sequential element wr_data_reg_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_dma_cpl.sv:161]
WARNING: [Synth 8-3848] Net req_tc in module/entity design_1_xdma_0_0_tgt_req does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tgt_req.sv:136]
WARNING: [Synth 8-3848] Net req_attr in module/entity design_1_xdma_0_0_tgt_req does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tgt_req.sv:124]
WARNING: [Synth 8-6014] Unused sequential element tx_128.compl_ecrc_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tgt_cpl.sv:351]
WARNING: [Synth 8-6014] Unused sequential element tx_128.compl_data_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_tgt_cpl.sv:352]
WARNING: [Synth 8-3848] Net pcie_rq_tag in module/entity design_1_xdma_0_0_axi_stream_intf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_axi_stream_intf.sv:145]
WARNING: [Synth 8-3848] Net pcie_rq_tag_vld in module/entity design_1_xdma_0_0_axi_stream_intf does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_axi_stream_intf.sv:146]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tx_tlast_reg was removed.  [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:793]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net g2ip_pl_transmit_hot_rst in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:265]
WARNING: [Synth 8-3848] Net g2ip_pl_downstream_deemph_source in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:266]
WARNING: [Synth 8-3848] Net cfg_function_power_state in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:286]
WARNING: [Synth 8-3848] Net cfg_link_power_state in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:287]
WARNING: [Synth 8-3848] Net cfg_ltssm_state in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:305]
WARNING: [Synth 8-3848] Net cfg_dpa_substate_change in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:307]
WARNING: [Synth 8-3848] Net cfg_obff_enable in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:308]
WARNING: [Synth 8-3848] Net cfg_pl_status_change in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:309]
WARNING: [Synth 8-3848] Net cfg_msg_received in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:311]
WARNING: [Synth 8-3848] Net cfg_msg_received_data in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:312]
WARNING: [Synth 8-3848] Net cfg_msg_received_type in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:313]
WARNING: [Synth 8-3848] Net cfg_msg_transmit_done in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:318]
WARNING: [Synth 8-3848] Net cfg_per_func_status_data in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:329]
WARNING: [Synth 8-3848] Net cfg_per_function_update_done in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:332]
WARNING: [Synth 8-3848] Net cfg_power_state_change_interrupt in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:336]
WARNING: [Synth 8-3848] Net cfg_ext_read_received in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:342]
WARNING: [Synth 8-3848] Net cfg_ext_write_received in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:343]
WARNING: [Synth 8-3848] Net cfg_ext_register_number in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:344]
WARNING: [Synth 8-3848] Net cfg_ext_function_number in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:345]
WARNING: [Synth 8-3848] Net cfg_ext_write_data in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:346]
WARNING: [Synth 8-3848] Net cfg_ext_write_byte_enable in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:347]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_mask_update in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:362]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_data in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:363]
WARNING: [Synth 8-3848] Net cfg_interrupt_msi_vf_enable in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:375]
WARNING: [Synth 8-3848] Net cfg_vf_status in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:376]
WARNING: [Synth 8-3848] Net cfg_vf_power_state in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:377]
WARNING: [Synth 8-3848] Net cfg_tph_requester_enable in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:378]
WARNING: [Synth 8-3848] Net cfg_tph_st_mode in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:379]
WARNING: [Synth 8-3848] Net cfg_vf_tph_requester_enable in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:380]
WARNING: [Synth 8-3848] Net cfg_vf_tph_st_mode in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:381]
WARNING: [Synth 8-3848] Net cfg_flr_in_process in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:382]
WARNING: [Synth 8-3848] Net cfg_vf_flr_in_process in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:383]
WARNING: [Synth 8-3848] Net cfg_hot_reset_out in module/entity design_1_xdma_0_0_cfg_sideband does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_cfg_sideband.sv:388]
WARNING: [Synth 8-3848] Net gt_drp_clk in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2407]
WARNING: [Synth 8-3848] Net cfg_interrupt_msix_enable_int in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:3803]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_1 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2540]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_1 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2541]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_2 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2547]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_2 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2548]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_3 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2554]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_3 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2555]
WARNING: [Synth 8-3848] Net c2h_sts_0 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2698]
WARNING: [Synth 8-3848] Net h2c_sts_0 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2699]
WARNING: [Synth 8-3848] Net c2h_sts_1 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2702]
WARNING: [Synth 8-3848] Net h2c_sts_1 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2703]
WARNING: [Synth 8-3848] Net c2h_sts_2 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2706]
WARNING: [Synth 8-3848] Net h2c_sts_2 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2707]
WARNING: [Synth 8-3848] Net c2h_sts_3 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2710]
WARNING: [Synth 8-3848] Net h2c_sts_3 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2711]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_0 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2336]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_0 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2337]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_1 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2338]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_1 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2339]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_2 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2340]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_2 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2341]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_3 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2342]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_3 in module/entity design_1_xdma_0_0_core_top does not have driver. [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:2343]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port GT_RXDISPERR[7] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[6] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[5] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDISPERR[4] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDO[4] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GEN3 in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RX_CONVERGE in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_GTREFCLK0 in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLPD in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_CPLLRESET in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXDFELPMRESET in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port GT_RXCHBONDI[4] in module design_1_xdma_0_0_pcie2_ip_gt_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_CLK in module design_1_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[3] in module design_1_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[2] in module design_1_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[1] in module design_1_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module design_1_xdma_0_0_pcie2_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[3] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[2] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module design_1_xdma_0_0_pcie2_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PLM_IN_RS in module design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_rx4_polarity in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_compliance in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_char_is_k[1] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_char_is_k[0] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[15] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[14] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[13] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[12] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[11] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[10] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[9] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[8] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[7] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[6] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[5] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[4] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[3] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[2] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[1] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_data[0] in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx4_elec_idle in module design_1_xdma_0_0_pcie2_ip_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2515.723 ; gain = 1401.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 2515.723 ; gain = 1401.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 2515.723 ; gain = 1401.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2515.723 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: design_1_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_4/pcie2_fifo_generator_tgt_brdg.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0'
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_3/pcie2_fifo_generator_dma_cpl.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0'
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc:139]
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie2_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc] for cell 'design_1_i/xdma_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie3_7vx_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/constrs_1/imports/ac701-xdc-rdf021/AC701_Rev1_0_ucf.xdc]
Finished Parsing XDC File [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/constrs_1/imports/ac701-xdc-rdf021/AC701_Rev1_0_ucf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.srcs/constrs_1/imports/ac701-xdc-rdf021/AC701_Rev1_0_ucf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0'
Finished Parsing XDC File [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_xilinx_pcie_2_1_7x_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 27 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2639.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 16 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.646 . Memory (MB): peak = 2639.988 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst/U0. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_iic_0/U0. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0/U0. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst. (constraint file  C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/dma_cpl_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/pl_phy_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/pl_received_hot_rst_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch design_1_axi_interconnect_0_0
got a mismatch s00_couplers_imp_O7FAN0
got a mismatch design_1_auto_ds_0
got a mismatch axi_dwidth_converter_v2_1_32_top
got a mismatch axi_dwidth_converter_v2_1_32_axi_downsizer
got a mismatch axi_dwidth_converter_v2_1_32_b_downsizer
got a mismatch axi_dwidth_converter_v2_1_32_a_downsizer
got a mismatch axi_dwidth_converter_v2_1_32_a_downsizer__parameterized0
got a mismatch axi_dwidth_converter_v2_1_32_r_downsizer
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:53 ; elapsed = 00:02:00 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:53 ; elapsed = 00:02:00 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_10_rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_33_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'xdma_v4_1_30_axi_mm_master_omulti_wr_v'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_30_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_30_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_30_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'xdma_v4_1_30_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_30_axi_mm_master_rd_br_v'
WARNING: [Synth 8-3936] Found unconnected internal register 'lstrb_ff_reg' and it is trimmed from '16' to '4' bits. [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:12818]
WARNING: [Synth 8-3936] Found unconnected internal register 'wpl_hdr_lstrb_ff_reg' and it is trimmed from '16' to '4' bits. [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:14363]
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_30_vul_tar'
INFO: [Synth 8-802] inferred FSM for state register 'msix_init_state_reg' in module 'xdma_v4_1_30_udma_msix'
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_30_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'xdma_v4_1_30_vul_irq'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_1_5_rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_1_5_rd_fwft__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'data_width_128.state_reg' in module 'design_1_xdma_0_0_rx_destraddler'
INFO: [Synth 8-802] inferred FSM for state register 'transfer_SM_reg' in module 'design_1_xdma_0_0_tx_mux'
INFO: [Synth 8-802] inferred FSM for state register 'tx_128.state_reg' in module 'design_1_xdma_0_0_dma_req'
INFO: [Synth 8-802] inferred FSM for state register 'tx_128.state_reg' in module 'design_1_xdma_0_0_tgt_req'
INFO: [Synth 8-802] inferred FSM for state register 'tx_128.state_reg' in module 'design_1_xdma_0_0_tgt_cpl'
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'design_1_xdma_0_0_pcie2_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'design_1_xdma_0_0_pcie2_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'design_1_xdma_0_0_pcie2_ip_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                       0000000001 |                             0000
              start_wait |                       0000000010 |                             0001
                   start |                       0000000100 |                             0010
              start_edge |                       0000001000 |                             0011
            scl_low_edge |                       0000010000 |                             0100
                 scl_low |                       0000100000 |                             0101
           scl_high_edge |                       0001000000 |                             0110
                scl_high |                       0010000000 |                             0111
               stop_edge |                       0100000000 |                             1000
               stop_wait |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_10_rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_33_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_30_axi_mm_master_omulti_wr_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_30_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_30_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_30_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_30_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_30_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_30_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_30_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 | 00000000000000000000000000000000
                  sm_arb |                              001 | 00000000000000000000000000000001
                  sm_vec |                              010 | 00000000000000000000000000000010
              sm_irq_set |                              011 | 00000000000000000000000000000011
                  sm_irq |                              100 | 00000000000000000000000000000100
              sm_irq_clr |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'xdma_v4_1_30_vul_irq'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_1_5_rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_1_5_rd_fwft__parameterized0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           NORMAL_PACKET |                               00 |                               00
        STRADDLED_PACKET |                               01 |                               01
            THROTTLE_TLP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_width_128.state_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_rx_destraddler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                  SM_TGT |                               01 |                               10
                 SM_MSIX |                               10 |                               11
                  SM_REQ |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transfer_SM_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_tx_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                            00001 |                              000
                 TX_DATA |                            00010 |                              010
               TX_DATA_N |                            00100 |                              011
                  TX_NEW |                            01000 |                              101
                 TX_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_128.state_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_dma_req'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                                0 |                              000
                  RX_DW2 |                                1 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_128.state_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_tgt_req'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                              000
              TX_DW0_DW1 |                               01 |                              001
                 TX_WAIT |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_128.state_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_tgt_cpl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                            00000
*
            eios_det_idl |                           000010 |                            00001
        eios_det_no_str0 |                           000100 |                            00010
           eios_det_str0 |                           001000 |                            00100
           eios_det_str1 |                           010000 |                            01000
           eios_det_done |                           100000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_eios_det_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_pcie2_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'design_1_xdma_0_0_pcie2_ip_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie2_ip_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:02:22 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   40 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 8     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 11    
	   3 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 17    
	   3 Input   12 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 10    
	   4 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 36    
	   3 Input   10 Bit       Adders := 3     
	   6 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 23    
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 46    
	   3 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 5     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 57    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 97    
	   2 Input    4 Bit       Adders := 90    
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 79    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 76    
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 11    
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 232   
+---XORs : 
	                8 Bit    Wide XORs := 16    
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 5     
	              224 Bit    Registers := 1     
	              208 Bit    Registers := 5     
	              193 Bit    Registers := 2     
	              167 Bit    Registers := 3     
	              159 Bit    Registers := 2     
	              144 Bit    Registers := 2     
	              137 Bit    Registers := 3     
	              136 Bit    Registers := 6     
	              128 Bit    Registers := 39    
	              122 Bit    Registers := 2     
	              121 Bit    Registers := 3     
	              113 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	              103 Bit    Registers := 1     
	              100 Bit    Registers := 2     
	               96 Bit    Registers := 6     
	               94 Bit    Registers := 4     
	               80 Bit    Registers := 8     
	               72 Bit    Registers := 32    
	               64 Bit    Registers := 51    
	               59 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 108   
	               29 Bit    Registers := 8     
	               28 Bit    Registers := 7     
	               25 Bit    Registers := 6     
	               22 Bit    Registers := 8     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 34    
	               16 Bit    Registers := 63    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 40    
	               12 Bit    Registers := 19    
	               11 Bit    Registers := 22    
	               10 Bit    Registers := 45    
	                9 Bit    Registers := 44    
	                8 Bit    Registers := 126   
	                7 Bit    Registers := 30    
	                6 Bit    Registers := 109   
	                5 Bit    Registers := 125   
	                4 Bit    Registers := 266   
	                3 Bit    Registers := 185   
	                2 Bit    Registers := 268   
	                1 Bit    Registers := 1978  
+---RAMs : 
	             128K Bit	(1024 X 128 bit)          RAMs := 1     
	              80K Bit	(1024 X 80 bit)          RAMs := 1     
	              72K Bit	(512 X 144 bit)          RAMs := 2     
	              36K Bit	(512 X 72 bit)          RAMs := 16    
	              32K Bit	(256 X 128 bit)          RAMs := 1     
	              20K Bit	(256 X 80 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 5     
	               8K Bit	(512 X 16 bit)          RAMs := 1     
	               8K Bit	(64 X 128 bit)          RAMs := 2     
	               5K Bit	(64 X 80 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               2K Bit	(32 X 64 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 2     
	               1K Bit	(8 X 208 bit)          RAMs := 1     
	               1K Bit	(8 X 144 bit)          RAMs := 1     
	              576 Bit	(32 X 18 bit)          RAMs := 2     
	              576 Bit	(64 X 9 bit)          RAMs := 1     
	              512 Bit	(8 X 64 bit)          RAMs := 1     
	              416 Bit	(32 X 13 bit)          RAMs := 1     
	              320 Bit	(32 X 10 bit)          RAMs := 1     
	              208 Bit	(16 X 13 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
	              128 Bit	(32 X 4 bit)          RAMs := 2     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
	              120 Bit	(15 X 8 bit)          RAMs := 1     
	               80 Bit	(8 X 10 bit)          RAMs := 2     
	               64 Bit	(16 X 4 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 2     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
	               15 Bit	(15 X 1 bit)          RAMs := 2     
	                4 Bit	(2 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 12    
	   2 Input  256 Bit        Muxes := 12    
	   2 Input  224 Bit        Muxes := 6     
	   4 Input  224 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 3     
	   4 Input  208 Bit        Muxes := 1     
	   2 Input  193 Bit        Muxes := 1     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 32    
	   2 Input  136 Bit        Muxes := 6     
	   2 Input  128 Bit        Muxes := 66    
	   4 Input  128 Bit        Muxes := 8     
	   3 Input  128 Bit        Muxes := 3     
	   5 Input  128 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 3     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 1     
	   4 Input   96 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 4     
	   2 Input   85 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 72    
	   4 Input   64 Bit        Muxes := 2     
	   9 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 14    
	   4 Input   52 Bit        Muxes := 12    
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 4     
	   3 Input   35 Bit        Muxes := 1     
	   5 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 69    
	   8 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 21    
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   22 Bit        Muxes := 9     
	   3 Input   22 Bit        Muxes := 1     
	   5 Input   22 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 4     
	   7 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 14    
	   7 Input   18 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 39    
	   4 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 14    
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 77    
	  13 Input   13 Bit        Muxes := 4     
	   8 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 22    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 10    
	   4 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 3     
	   7 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 92    
	   4 Input   10 Bit        Muxes := 3     
	   9 Input   10 Bit        Muxes := 1     
	   7 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 47    
	   3 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 4     
	   9 Input    9 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 125   
	   3 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 92    
	   3 Input    7 Bit        Muxes := 6     
	   4 Input    7 Bit        Muxes := 5     
	   7 Input    7 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 66    
	   4 Input    6 Bit        Muxes := 5     
	   6 Input    6 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 12    
	   8 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 107   
	   4 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 7     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 8     
	   3 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 193   
	   4 Input    4 Bit        Muxes := 24    
	   5 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 10    
	   8 Input    4 Bit        Muxes := 14    
	   7 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 167   
	   3 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 19    
	   9 Input    3 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 12    
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 435   
	   3 Input    2 Bit        Muxes := 28    
	   5 Input    2 Bit        Muxes := 11    
	   7 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 29    
	   2 Input    1 Bit        Muxes := 1425  
	   8 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 80    
	   4 Input    1 Bit        Muxes := 118   
	  21 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 59    
	   7 Input    1 Bit        Muxes := 75    
	  18 Input    1 Bit        Muxes := 17    
	   9 Input    1 Bit        Muxes := 24    
	   6 Input    1 Bit        Muxes := 17    
	  15 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:13949]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:13950]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/RQ_FIFO/\WrPtr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\rreq_head_info_ff_reg[1][tag][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\wtlp_hdr_500_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dma_pcie_rq/\wpl_hdr_lstrb_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\wpl_hdr_adr_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\pcie_rq_seq_ret_wr_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\RcbAvail_new_ff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\m_axis_rq_thead_d_ff_reg[0][127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\rreq_head_info_ff_reg[1][slv] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/cancel_txn_ff_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dma_pcie_rq/\nph_sel_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\wtlp_sm_500_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\wtlp_shift_503_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dma_pcie_rq/\lstrb_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\rreq_head_info_ff_reg[0][tag][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\rreq_head_info_ff_reg[0][slv] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\m_axis_rq_thead_d_ff_reg[0][102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/RQ_FIFO/\MemArray_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dma_pcie_rq/\tlp_rrq_tag_ff_reg[0][0] )
INFO: [Synth 8-4471] merging register 'dw_tlp_2_sop_ch_reg[3:0]' into 'dw_tlp_2_sop_ch_reg[3:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:34306]
INFO: [Synth 8-4471] merging register 'dw_tlp_2_sop_ch_reg[3:0]' into 'dw_tlp_2_sop_ch_reg[3:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:34306]
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[0:0]' into 'ch_arb_ch_nn1_reg[0:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:16430]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:16137]
INFO: [Synth 8-4471] merging register 'RD/tar_req_ff_reg[func][7:0]' into 'WR/tar_req_ff_reg[func][7:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:20985]
INFO: [Synth 8-4471] merging register 'RD/tar_req_ff_reg[adr][31:0]' into 'WR/tar_req_ff_reg[adr][31:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:20985]
INFO: [Synth 8-4471] merging register 'RD/tar_req_ff_reg[dat][31:0]' into 'WR/tar_req_ff_reg[dat][31:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:20985]
INFO: [Synth 8-4471] merging register 'RD/tar_req_ff_reg[wr]' into 'WR/tar_req_ff_reg[wr]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:20985]
INFO: [Synth 8-4471] merging register 'RD/tar_req_ff_reg[rd]' into 'WR/tar_req_ff_reg[rd]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:20985]
INFO: [Synth 8-4471] merging register 'RD/tar_req_ff_reg[be][3:0]' into 'WR/tar_req_ff_reg[be][3:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:20985]
WARNING: [Synth 8-3917] design xdma_v4_1_30_vul_top has port C2H_DSC_BYP_RDY_OUT[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_30_vul_top has port H2C_DSC_BYP_RDY_OUT[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_head_adr_nn1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /wrq_unx_dat_303_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\ch_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[510] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_120_120 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_0_5 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_30_35 from module xdma_v4_1_30_GenericFIFOHead__parameterized3__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_24_29 from module xdma_v4_1_30_GenericFIFOHead__parameterized3__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_120_120 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_0_5 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_30_35 from module xdma_v4_1_30_GenericFIFOHead__parameterized3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_24_29 from module xdma_v4_1_30_GenericFIFOHead__parameterized3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_120_120 from module xdma_v4_1_30_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_54_59 from module xdma_v4_1_30_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_48_53 from module xdma_v4_1_30_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_30_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_0_5 from module xdma_v4_1_30_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_30_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_501_reg[5:0]' into 'wtlp_srcbyte_off_501_reg[5:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:31358]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_502_reg[5:0]' into 'wtlp_srcbyte_off_502_reg[5:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:31359]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-7067] Removed DRAM instance i_12/i_0/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_138_143 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_12/i_0/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_132_137 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/__5/i_/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg_0_15_0_2 from module xdma_v4_1_30_udma_top__GCB2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_8/m_axi_awprotq_reg_0_15_0_2 from module xdma_v4_1_30_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_2/wrrsp_ChnlIdq_reg_0_15_6_7 from module xdma_v4_1_30_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_12/i_0/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_138_143 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_4/m_axi_ChnlIdq_reg_0_15_0_3 from module xdma_v4_1_30_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_2/wrrsp_ChnlIdq_reg_0_15_0_5 from module xdma_v4_1_30_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_2/wrrsp_ChnlIdq_reg_0_15_0_5 from module xdma_v4_1_30_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-5544] ROM "cplLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e51b/hdl/xdma_v4_1_vl_rfs.sv:24184]
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][5]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[1].int_src_stg2_reg[1][5]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[1].int_src_stg2_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[2].int_src_stg2_reg[2][5]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[2].int_src_stg2_reg[2][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2_reg[3][5] )
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][6]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[1].int_src_stg2_reg[1][6]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[1].int_src_stg2_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[2].int_src_stg2_reg[2][6]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[2].int_src_stg2_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2_reg[3][6]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][7]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[1].int_src_stg2_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[2].int_src_stg2_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/prepPtr_ff_reg' (FDR) to 'axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/weccparity_ff_reg[15]'
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][3]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[2].int_src_stg2_reg[2][3] )
INFO: [Synth 8-3886] merging instance 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2_reg[3][3]' (FDRE) to 'base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2_reg[3][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[0].int_src_stg2_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[1].int_src_stg2_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][0]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][0]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][0]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][0]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][1]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][1]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][1]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][1]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/clk_msixen_reg[1] )
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][2]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][2]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][2]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][2]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[0]' (FDR) to 'base/CFG_INST/clk_busdev_reg[1]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][3]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][3]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][3]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][3]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[1]' (FDR) to 'base/CFG_INST/clk_busdev_reg[2]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][4]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][4]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][4]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][4]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[2]' (FDR) to 'base/CFG_INST/clk_busdev_reg[3]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][5]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][5]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][5]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][5]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[3]' (FDR) to 'base/CFG_INST/clk_busdev_reg[4]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][6]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][6]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][6]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][6]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[4]' (FDR) to 'base/CFG_INST/clk_busdev_reg[5]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][7]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][7]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][7]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][7]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[5]' (FDR) to 'base/CFG_INST/clk_busdev_reg[6]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][8]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][8]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][8]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][8]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[6]' (FDR) to 'base/CFG_INST/clk_busdev_reg[7]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][9]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][9]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][9]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][9]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[7]' (FDR) to 'base/CFG_INST/clk_busdev_reg[8]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][10]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][10]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][10]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][10]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[8]' (FDR) to 'base/CFG_INST/clk_busdev_reg[9]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][11]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][11]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][11]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][11]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[9]' (FDR) to 'base/CFG_INST/clk_busdev_reg[10]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][12]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][12]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][12]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][12]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[10]' (FDR) to 'base/CFG_INST/clk_busdev_reg[11]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][13]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][13]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][13]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][13]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/clk_busdev_reg[11]' (FDR) to 'base/CFG_INST/clk_busdev_reg[12]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][14]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][14]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][14]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][14]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/clk_busdev_reg[12] )
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][15]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][15]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][15]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][15]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][16]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][16]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][16]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][16]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][17]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][17]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][17]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][17]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][18]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[2][18]' (FDRE) to 'base/CFG_INST/reg_bp_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[1][18]' (FDRE) to 'base/CFG_INST/reg_bp_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[0][18]' (FDRE) to 'base/CFG_INST/reg_bp_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'base/CFG_INST/reg_bp_reg[3][19]' (FDRE) to 'base/CFG_INST/reg_bp_reg[3][20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/reg_bp_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/reg_bp_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/reg_bp_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/reg_bp_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/slmcwrpendQ_ff_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/dummy_pclk_reg_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /cpldataerr_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcnt_0_ff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\flr_done_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/reg_axi_dsc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tuser_ff_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /\m_axi_arprot_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /i_12/\m_axi_litex_awprot_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /i_12/\m_axi_awprot_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/weccparity_ff_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tvalid_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_enable.wb_eng.dma_pcie_wb_eng /i_9/\WB_DAT_FIFO/DataOut_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/int_src_stg3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpepq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcnt_1_ff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\CFG_INST/dummy_pclk_reg_vld_reg )
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_10/i_0/m_axi_funcq_reg_0_7_6_7 from module extram__22 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_10/i_0/m_axi_funcq_reg_0_7_0_5 from module extram__22 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_3/m_axi_funcq_reg_0_1_6_7 from module xdma_v4_1_30_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_3/m_axi_funcq_reg_0_1_0_5 from module xdma_v4_1_30_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__23/i_/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_6_7 from module xdma_v4_1_30_axi4mm_bridge_top due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__23/i_/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_0_5 from module xdma_v4_1_30_axi4mm_bridge_top due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/IRQ_INST/\msix_internal_xdma.msix_ctl/msix_intr_num_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /\m_axi_aruser_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /\m_axi_litex_aruser_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /i_10/\m_axi_litex_awuser_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /i_10/\m_axi_awuser_ff_reg[7] )
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_10/i_0/m_axi_funcq_reg_0_7_0_5 from module extram__22 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd /m_axi_lite0_rready_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_lite0_bready_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_lite0_wvalid_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst /m_axi_lite0_awvalid_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base/\TAR_BRDG/tar_usr_nn1_reg[func][7] )
WARNING: [Synth 8-3332] Sequential element (WB_DAT_FIFO/DataOut_reg[35]) is unused and will be removed from module xdma_v4_1_30_dma_wb_eng.
INFO: [Synth 8-5544] ROM "design_1_xdma_0_0_rx_destraddler_inst/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_tkeep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_rc_tuser" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_cq_tuser" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "qpll_drp_i/addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/packet_overhead" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design design_1_xdma_0_0_core_top__GC0 has port cfg_current_speed_o[2] driven by constant 0
WARNING: [Synth 8-3917] design design_1_xdma_0_0_core_top__GC0 has port cfg_function_status[7] driven by constant 0
WARNING: [Synth 8-3917] design design_1_xdma_0_0_core_top__GC0 has port cfg_function_status[6] driven by constant 0
WARNING: [Synth 8-3917] design design_1_xdma_0_0_core_top__GC0 has port cfg_function_status[5] driven by constant 0
WARNING: [Synth 8-3917] design design_1_xdma_0_0_core_top__GC0 has port cfg_function_status[4] driven by constant 0
WARNING: [Synth 8-3917] design design_1_xdma_0_0_core_top__GC0 has port cfg_interrupt_msi_enable[1] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DSC_CRD_RCV_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM C2H_PCIE_DSC_CPLI_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM C2H_PCIE_DSC_CPLD_RAM/the_bram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\qpll_reset.qpll_reset_i /ovrd_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i /\qpll_drp_i/mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i /\rate_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i /\rate_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i /U0/\inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pcie2_top.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[7]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_qpll_reset.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[6]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_qpll_reset.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[5]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_qpll_reset.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[4]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_qpll_reset.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_reg[3]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_qpll_reset.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_sync__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq__2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_sync__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq__3.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq__3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_sync__3.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_eq.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module design_1_xdma_0_0_pcie2_ip_pipe_sync.
INFO: [Synth 8-5544] ROM "GEN_UA_NARROW.I_UA_NARROW/bytes_per_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_NO_RD_CMD_OPT.GEN_UA_NARROW.I_UA_NARROW/bytes_per_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh:1726]
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_33_wdata_router.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_33_wdata_router__parameterized0.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_33_wdata_router__parameterized0.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_33_wdata_router__parameterized0.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_33_wdata_router__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:04:05 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                     | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_dadr_nn1_reg                                               | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dma_pcie_rc                                                                                                                     | u_mem_rc/the_bram_reg                                          | 8 x 208(READ_FIRST)    | W |   | 8 x 208(WRITE_FIRST)   |   | R | Port A and B     | 0      | 3      | 
|base/IRQ_INST                                                                                                                   | msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top                                                                                                                         | HW_CTXT_RAM/the_bram_reg                                       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | DSC_CRD_RCV_RAM/the_bram_reg                                   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | H2C_PCIE_DSC_CPLI_RAM/the_bram_reg                             | 256 x 80(READ_FIRST)   | W |   | 256 x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                                         | H2C_PCIE_DSC_CPLD_RAM/the_bram_reg                             | 256 x 128(READ_FIRST)  | W |   | 256 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top                                                                                                                         | C2H_PCIE_DSC_CPLI_RAM/the_bram_reg                             | 1 K x 80(READ_FIRST)   | W |   | 1 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|ram_top                                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                             | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_top                                                                                                                         | H2C_AXI_DSC_CPLI_RAM/the_bram_reg                              | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                                         | H2C_AXI_DSC_CPLD_RAM/the_bram_reg                              | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|ram_top                                                                                                                         | C2H_AXI_DSC_CPLI_RAM/the_bram_reg                              | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                                         | C2H_AXI_DSC_CPLD_RAM/the_bram_reg                              | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|ram_top/\MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                   | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\dsc_eng.DSC /RRQ_FIFO                                                                                                                                                        | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 4               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 4               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 4               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 4               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10  | 
|xdma_v4_1_30_dma_pcie_req__GB0                                                                                                                                                | TAG_FIFO_EVEN/MemArray_reg                                                               | User Attribute | 32 x 5               | RAM32M x 1     | 
|xdma_v4_1_30_dma_pcie_req__GB0                                                                                                                                                | TAG_FIFO_ODD/MemArray_reg                                                                | User Attribute | 32 x 5               | RAM32M x 1     | 
|xdma_v4_1_30_dma_pcie_req__GB0                                                                                                                                                | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21    | 
|dma_pcie_rq/WTLP_DAT_FIFO                                                                                                                                                     | MemArray_reg                                                                             | User Attribute | 8 x 144              | RAM32M x 24    | 
|dma_pcie_rq/WTLP_HDR_FIFO                                                                                                                                                     | MemArray_reg                                                                             | User Attribute | 8 x 103              | RAM32M x 18    | 
|dma_pcie_rq                                                                                                                                                                   | wcp_chn_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_rq                                                                                                                                                                   | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_rq                                                                                                                                                                   | wcp_rid_q_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2     | 
|dma_pcie_rc/u_dma_rc_mem_pfch                                                                                                                                                 | genblk_buf_dist_ram.pfch_dt_buf_reg                                                      | User Attribute | 4 x 208              | RAM32M x 35    | 
|dma_pcie_rc                                                                                                                                                                   | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 32 x 18              | RAM32M x 3     | 
|dma_pcie_rc                                                                                                                                                                   | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 32 x 18              | RAM32M x 3     | 
|dma_pcie_rc                                                                                                                                                                   | tag_did_conti_val_reg                                                                    | Implied        | 64 x 9               | RAM64X1S x 9   | 
|xdma_v4_1_30_dma_pcie_req__GB1                                                                                                                                                | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19    | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr /WPL_FIFO                                                                                                                 | MemArray_reg                                                                             | User Attribute | 16 x 35              | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr /WTLP_DAT_FIFO                                                                                                            | MemArray_reg                                                                             | User Attribute | 8 x 144              | RAM32M x 24    | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1     | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                | User Attribute | 4 x 122              | RAM32M x 21    | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                      | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg              | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                | User Attribute | 16 x 64              | RAM32M x 11    | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                 | User Attribute | 16 x 8               | RAM32M x 2     | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                | User Attribute | 16 x 3               | RAM32M x 1     | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                      | Implied        | 8 x 128              | RAM32M x 24    | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                | User Attribute | 4 x 113              | RAM32M x 19    | 
|base                                                                                                                                                                          | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                      | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                                                                          | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                       | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                                                                          | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                      | User Attribute | 4 x 36               | RAM32M x 6     | 
|base                                                                                                                                                                          | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                       | User Attribute | 4 x 36               | RAM32M x 6     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg      | Implied        | 8 x 12               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg        | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg    | User Attribute | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg     | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg         | Implied        | 8 x 16               | RAM32M x 3     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg           | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg            | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg          | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awdwlenstq_reg                                                                     | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_bardecq_reg                                                                        | Implied        | 8 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awaddrstq_reg                                                                      | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awaddrlststq_reg                                                                   | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awdwlenq_reg                                                                       | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awlastdwbestq_reg                                                                  | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awaddrq_reg                                                                        | Implied        | 8 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awsizeq_reg                                                                        | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awprotq_reg                                                                        | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                                                            | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                            | User Attribute | 4 x 33               | RAM32M x 6     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                                                            | WB_CHNL_FIFO/MemArray_reg                                                                | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                                                            | WB_DAT_FIFO/MemArray_reg                                                                 | User Attribute | 4 x 32               | RAM32M x 6     | 
|\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i /design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0                                           | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 167             | RAM32M x 28    | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 9               | RAM32M x 2     | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 9               | RAM32M x 2     | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:04:17 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[8]) is unused and will be removed from module xdma_v4_1_30_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[0]) is unused and will be removed from module xdma_v4_1_30_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[3]) is unused and will be removed from module xdma_v4_1_30_vul_irq.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:04:44 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                     | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dma_pcie_rc                                                                                                                     | u_mem_rc/the_bram_reg                                          | 8 x 208(READ_FIRST)    | W |   | 8 x 208(WRITE_FIRST)   |   | R | Port A and B     | 0      | 3      | 
|base/IRQ_INST                                                                                                                   | msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top                                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                             | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_top/\MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                   | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\dsc_eng.DSC /RRQ_FIFO                                                                                                                                                        | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_bt_len_nn1_reg                                                                       | Implied        | 16 x 10              | RAM32M x 2     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_lba_101_reg                                                                      | Implied        | 16 x 4               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_len_nn1_reg                                                                          | Implied        | 16 x 13              | RAM32M x 3     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_wfba_nn1_reg                                                                         | Implied        | 16 x 4               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_amt_101_reg                                                                      | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 8 x 159              | RAM32M x 27    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 112              | RAM32M x 19    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                                                                                                         | MemArray_reg                                                                             | User Attribute | 4 x 121              | RAM32M x 21    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_bt_len_nn1_reg                                                                       | Implied        | 32 x 10              | RAM32M x 2     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_lba_101_reg                                                                      | Implied        | 32 x 4               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_len_nn1_reg                                                                          | Implied        | 32 x 13              | RAM32M x 3     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rrq_wfba_nn1_reg                                                                         | Implied        | 32 x 4               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                                                                   | rcp_rcv_amt_101_reg                                                                      | Implied        | 32 x 10              | RAM32X1D x 10  | 
|xdma_v4_1_30_dma_pcie_req__GB0                                                                                                                                                | TAG_FIFO_EVEN/MemArray_reg                                                               | User Attribute | 32 x 5               | RAM32M x 1     | 
|xdma_v4_1_30_dma_pcie_req__GB0                                                                                                                                                | TAG_FIFO_ODD/MemArray_reg                                                                | User Attribute | 32 x 5               | RAM32M x 1     | 
|xdma_v4_1_30_dma_pcie_req__GB0                                                                                                                                                | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 122              | RAM32M x 21    | 
|dma_pcie_rq/WTLP_DAT_FIFO                                                                                                                                                     | MemArray_reg                                                                             | User Attribute | 8 x 144              | RAM32M x 24    | 
|dma_pcie_rq/WTLP_HDR_FIFO                                                                                                                                                     | MemArray_reg                                                                             | User Attribute | 8 x 103              | RAM32M x 18    | 
|dma_pcie_rq                                                                                                                                                                   | wcp_chn_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_rq                                                                                                                                                                   | wcp_eor_q_reg                                                                            | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_rq                                                                                                                                                                   | wcp_rid_q_reg                                                                            | Implied        | 16 x 8               | RAM32M x 2     | 
|dma_pcie_rc/u_dma_rc_mem_pfch                                                                                                                                                 | genblk_buf_dist_ram.pfch_dt_buf_reg                                                      | User Attribute | 4 x 208              | RAM32M x 35    | 
|dma_pcie_rc                                                                                                                                                                   | tag_rrq_chn_info_mem_odd_reg                                                             | Implied        | 32 x 18              | RAM32M x 3     | 
|dma_pcie_rc                                                                                                                                                                   | tag_rrq_chn_info_mem_even_reg                                                            | Implied        | 32 x 18              | RAM32M x 3     | 
|dma_pcie_rc                                                                                                                                                                   | tag_did_conti_val_reg                                                                    | Implied        | 64 x 9               | RAM64X1S x 9   | 
|xdma_v4_1_30_dma_pcie_req__GB1                                                                                                                                                | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                           | User Attribute | 4 x 113              | RAM32M x 19    | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr /WPL_FIFO                                                                                                                 | MemArray_reg                                                                             | User Attribute | 16 x 35              | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr /WTLP_DAT_FIFO                                                                                                            | MemArray_reg                                                                             | User Attribute | 8 x 144              | RAM32M x 24    | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_awaddrq_reg                                                                        | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_awlenq_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_awsizeq_reg                                                                        | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_wlenq_reg                                                                          | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_waddrfirstq_reg                                                                    | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr                                                                                                                           | m_axi_waddrlastq_reg                                                                     | User Attribute | 16 x 6               | RAM32M x 1     | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                | User Attribute | 4 x 122              | RAM32M x 21    | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                      | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg              | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                | User Attribute | 16 x 64              | RAM32M x 11    | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                 | User Attribute | 16 x 8               | RAM32M x 2     | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                | User Attribute | 16 x 3               | RAM32M x 1     | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                      | Implied        | 8 x 128              | RAM32M x 24    | 
|xdma_v4_1_30_udma_top__GCB2                                                                                                                                                   | dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                | User Attribute | 4 x 113              | RAM32M x 19    | 
|base                                                                                                                                                                          | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                      | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                                                                          | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                       | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                                                                                                          | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                      | User Attribute | 4 x 36               | RAM32M x 6     | 
|base                                                                                                                                                                          | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                       | User Attribute | 4 x 36               | RAM32M x 6     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg      | Implied        | 8 x 12               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg        | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg    | User Attribute | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg           | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg     | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg         | Implied        | 8 x 16               | RAM32M x 3     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg           | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg            | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                                                                                                                        | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg          | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awdwlenstq_reg                                                                     | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_bardecq_reg                                                                        | Implied        | 8 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awaddrstq_reg                                                                      | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awaddrlststq_reg                                                                   | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awdwlenq_reg                                                                       | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awlastdwbestq_reg                                                                  | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awfirstdwbestq_reg                                                                 | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awaddrq_reg                                                                        | Implied        | 8 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awsizeq_reg                                                                        | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst                                                                                            | m_axi_awprotq_reg                                                                        | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_araddrissueq_reg                                                                   | User Attribute | 2 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_bardecq_reg                                                                        | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_ardwlenissueq_reg                                                                  | User Attribute | 2 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_arsizeissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd                                                                                                 | m_axi_arprotissueq_reg                                                                   | User Attribute | 2 x 3                | RAM32M x 1     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                                                            | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                            | User Attribute | 4 x 33               | RAM32M x 6     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                                                            | WB_CHNL_FIFO/MemArray_reg                                                                | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                                                                                                            | WB_DAT_FIFO/MemArray_reg                                                                 | User Attribute | 4 x 32               | RAM32M x 6     | 
|\design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i /design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0                                           | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 167             | RAM32M x 28    | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 9               | RAM32M x 2     | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_interconnect_0/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 9               | RAM32M x 2     | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
|axi_interconnect_0/\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg            | User Attribute | 32 x 29              | RAM32M x 5     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7067] Removed DRAM instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_3 from module xdma_v4_1_30_vul_top_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_3 from module xdma_v4_1_30_vul_top_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_31_0_3 from module xdma_v4_1_30_vul_top_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance design_1_i/xdma_0/inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_24_29 from module xdma_v4_1_30_udma_top__GCB3_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance design_1_i/xdma_0/inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_24_29 from module xdma_v4_1_30_udma_top__GCB3_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/udma_wrapper/dma_topi_5/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:05:14 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin msix_enable_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_read_received_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_received_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_register_number_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_function_number_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_data_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin blk_cfg_ext_write_byte_enable_inferred:in0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/numeric_std.vhd:2421]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:6562]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:6543]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:5308]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:5214]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:5216]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:5387]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3901]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3882]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4731]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4168]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3748]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3176]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3089]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3087]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3565]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3703]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3140]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4046]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3218]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3860]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3088]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3631]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4131]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3634]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3942]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3613]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3810]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3727]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:3611]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:4628]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2107]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2083]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2001]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1951]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1934]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2065]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:1972]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2245]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2335]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2337]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2341]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/blaine/Documents/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/1993/src/timing_p.vhd:2341]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:05:27 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:05:27 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:05:35 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:05:35 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:05:37 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:05:37 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                          | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_30_udma_wrapper            | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_30_udma_wrapper            | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie2_ip_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|design_1_xdma_0_0_pcie2_ip_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|design_1_xdma_0_0_pcie2_ip_pcie2_top | inst/ltssm_reg2_reg[5]                                                                                                                            | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|blk_mem_gen_v8_4_8                   | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     5|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |   575|
|4     |GTPE2_CHANNEL |     4|
|5     |GTPE2_COMMON  |     1|
|6     |LUT1          |  1546|
|7     |LUT2          |  2150|
|8     |LUT3          |  4691|
|9     |LUT4          |  3112|
|10    |LUT5          |  4165|
|11    |LUT6          |  6812|
|12    |MMCME2_ADV    |     1|
|13    |MUXCY_L       |     9|
|14    |MUXF7         |   215|
|15    |MUXF8         |    19|
|16    |PCIE_2        |     1|
|17    |RAM16X1D      |    18|
|18    |RAM32M        |   470|
|19    |RAM32X1D      |    22|
|20    |RAM64X1S      |     9|
|21    |RAMB18E1      |     1|
|22    |RAMB36E1      |    30|
|31    |SRL16E        |    36|
|32    |SRLC32E       |    26|
|33    |XORCY         |    12|
|34    |FDCE          |   195|
|35    |FDPE          |   142|
|36    |FDR           |    11|
|37    |FDRE          | 20860|
|38    |FDSE          |   306|
|39    |IBUF          |     1|
|40    |IBUFDS        |     1|
|41    |IOBUF         |     2|
|42    |OBUF          |     4|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:05:38 . Memory (MB): peak = 2639.988 ; gain = 1525.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33883 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:05:03 . Memory (MB): peak = 2639.988 ; gain = 1401.672
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:05:39 . Memory (MB): peak = 2639.988 ; gain = 1525.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2639.988 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: design_1_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2639.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 535 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  FDR => FDRE: 11 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 470 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

Synth Design complete | Checksum: 200b4fc0
INFO: [Common 17-83] Releasing license: Synthesis
1002 Infos, 510 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:06:02 . Memory (MB): peak = 2639.988 ; gain = 1978.773
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2639.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/blaine/Documents/GitHub/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/synth_1/top_file.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_file_utilization_synth.rpt -pb top_file_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 22:47:03 2025...
