library IEEE ;
use IEEE . STD_LOGIC_1164 .ALL ;
entity XNOR_GATE is
port (
    A : in std_logic ;
B : in std_logic ;
Y : out std_logic
) ;
end entity XNOR_GATE ;
architecture Dataflow of XNOR_GATE is
begin
Y <= A xnor B ;
end architecture Dataflow ;