<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>xadcps: xadcps_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xadcps
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xadcps__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xadcps_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2bb7416cfd483de37442d6c4db638cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga2bb7416cfd483de37442d6c4db638cf6">XAdcPs_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr class="memdesc:ga2bb7416cfd483de37442d6c4db638cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register of the XADC device.  <a href="group__xadcps__v2__3.html#ga2bb7416cfd483de37442d6c4db638cf6"></a><br/></td></tr>
<tr class="separator:ga2bb7416cfd483de37442d6c4db638cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48770272099dfc236414809f6ac0f911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga48770272099dfc236414809f6ac0f911">XAdcPs_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td></tr>
<tr class="memdesc:ga48770272099dfc236414809f6ac0f911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a register of the XADC device.  <a href="group__xadcps__v2__3.html#ga48770272099dfc236414809f6ac0f911"></a><br/></td></tr>
<tr class="separator:ga48770272099dfc236414809f6ac0f911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb6b8937cf82a8942b44c5431555d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga54cb6b8937cf82a8942b44c5431555d3">XAdcPs_FormatWriteData</a>(RegOffset, Data, ReadWrite)</td></tr>
<tr class="memdesc:ga54cb6b8937cf82a8942b44c5431555d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Formats the data to be written to the the XADC registers.  <a href="group__xadcps__v2__3.html#ga54cb6b8937cf82a8942b44c5431555d3"></a><br/></td></tr>
<tr class="separator:ga54cb6b8937cf82a8942b44c5431555d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets of XADC in the Device Config</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The following constants provide access to each of the registers of the XADC device. </p>
</div></td></tr>
<tr class="memitem:ga68faeb1e24c6199c1b5225e8262bbc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga68faeb1e24c6199c1b5225e8262bbc80">XADCPS_CFG_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga68faeb1e24c6199c1b5225e8262bbc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register.  <a href="group__xadcps__v2__3.html#ga68faeb1e24c6199c1b5225e8262bbc80"></a><br/></td></tr>
<tr class="separator:ga68faeb1e24c6199c1b5225e8262bbc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de2b14bf355495765652a96cf984196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga8de2b14bf355495765652a96cf984196">XADCPS_INT_STS_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga8de2b14bf355495765652a96cf984196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="group__xadcps__v2__3.html#ga8de2b14bf355495765652a96cf984196"></a><br/></td></tr>
<tr class="separator:ga8de2b14bf355495765652a96cf984196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a51f2e305a76820614eaca76a2b917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga07a51f2e305a76820614eaca76a2b917">XADCPS_INT_MASK_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga07a51f2e305a76820614eaca76a2b917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register.  <a href="group__xadcps__v2__3.html#ga07a51f2e305a76820614eaca76a2b917"></a><br/></td></tr>
<tr class="separator:ga07a51f2e305a76820614eaca76a2b917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c6382372822d080b51307a220a5aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gac9c6382372822d080b51307a220a5aa7">XADCPS_MSTS_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:gac9c6382372822d080b51307a220a5aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Misc status register.  <a href="group__xadcps__v2__3.html#gac9c6382372822d080b51307a220a5aa7"></a><br/></td></tr>
<tr class="separator:gac9c6382372822d080b51307a220a5aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a13d19d9821e32eae2fd813cf7d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga87a13d19d9821e32eae2fd813cf7d99d">XADCPS_CMDFIFO_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga87a13d19d9821e32eae2fd813cf7d99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Register.  <a href="group__xadcps__v2__3.html#ga87a13d19d9821e32eae2fd813cf7d99d"></a><br/></td></tr>
<tr class="separator:ga87a13d19d9821e32eae2fd813cf7d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55935eddc71fef7540acc37423456980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga55935eddc71fef7540acc37423456980">XADCPS_RDFIFO_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga55935eddc71fef7540acc37423456980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FIFO Register.  <a href="group__xadcps__v2__3.html#ga55935eddc71fef7540acc37423456980"></a><br/></td></tr>
<tr class="separator:ga55935eddc71fef7540acc37423456980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b8d82247db725bfd0fb17a6c50cf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga99b8d82247db725bfd0fb17a6c50cf6f">XADCPS_MCTL_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga99b8d82247db725bfd0fb17a6c50cf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Misc control register.  <a href="group__xadcps__v2__3.html#ga99b8d82247db725bfd0fb17a6c50cf6f"></a><br/></td></tr>
<tr class="separator:ga99b8d82247db725bfd0fb17a6c50cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Config Register Bit definitions</div></td></tr>
<tr class="memitem:ga97eb8a3672eb52d34a687b337f97f95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga97eb8a3672eb52d34a687b337f97f95e">XADCPS_CFG_ENABLE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga97eb8a3672eb52d34a687b337f97f95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access from PS mask.  <a href="group__xadcps__v2__3.html#ga97eb8a3672eb52d34a687b337f97f95e"></a><br/></td></tr>
<tr class="separator:ga97eb8a3672eb52d34a687b337f97f95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d1edce889e0696e1ca136e36ec882e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga91d1edce889e0696e1ca136e36ec882e">XADCPS_CFG_CFIFOTH_MASK</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="memdesc:ga91d1edce889e0696e1ca136e36ec882e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Threshold mask.  <a href="group__xadcps__v2__3.html#ga91d1edce889e0696e1ca136e36ec882e"></a><br/></td></tr>
<tr class="separator:ga91d1edce889e0696e1ca136e36ec882e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7bdad0e727d19c057c68b5254ec6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4d7bdad0e727d19c057c68b5254ec6f7">XADCPS_CFG_DFIFOTH_MASK</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="memdesc:ga4d7bdad0e727d19c057c68b5254ec6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Threshold mask.  <a href="group__xadcps__v2__3.html#ga4d7bdad0e727d19c057c68b5254ec6f7"></a><br/></td></tr>
<tr class="separator:ga4d7bdad0e727d19c057c68b5254ec6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bcc9070cac6682694cd228a695516f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga84bcc9070cac6682694cd228a695516f">XADCPS_CFG_WEDGE_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga84bcc9070cac6682694cd228a695516f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Edge Mask.  <a href="group__xadcps__v2__3.html#ga84bcc9070cac6682694cd228a695516f"></a><br/></td></tr>
<tr class="separator:ga84bcc9070cac6682694cd228a695516f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51eb54a844ca9cd477f4e1cb3f7088b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga51eb54a844ca9cd477f4e1cb3f7088b5">XADCPS_CFG_REDGE_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga51eb54a844ca9cd477f4e1cb3f7088b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Edge Mask.  <a href="group__xadcps__v2__3.html#ga51eb54a844ca9cd477f4e1cb3f7088b5"></a><br/></td></tr>
<tr class="separator:ga51eb54a844ca9cd477f4e1cb3f7088b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f34e098ac272721b76f4848d33db8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6f34e098ac272721b76f4848d33db8fc">XADCPS_CFG_TCKRATE_MASK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="memdesc:ga6f34e098ac272721b76f4848d33db8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock freq control.  <a href="group__xadcps__v2__3.html#ga6f34e098ac272721b76f4848d33db8fc"></a><br/></td></tr>
<tr class="separator:ga6f34e098ac272721b76f4848d33db8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b563d2c174051987c7827d3517567b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa1b563d2c174051987c7827d3517567b">XADCPS_CFG_IGAP_MASK</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="memdesc:gaa1b563d2c174051987c7827d3517567b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle Gap between successive commands.  <a href="group__xadcps__v2__3.html#gaa1b563d2c174051987c7827d3517567b"></a><br/></td></tr>
<tr class="separator:gaa1b563d2c174051987c7827d3517567b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Interrupt Status/Mask Register Bit definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The definitions are same for the Interrupt Status Register and Interrupt Mask Register.</p>
<p>They are defined only once. </p>
</div></td></tr>
<tr class="memitem:ga58603ef8e228edc64329d0df7d431f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga58603ef8e228edc64329d0df7d431f83">XADCPS_INTX_ALL_MASK</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr class="memdesc:ga58603ef8e228edc64329d0df7d431f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm Signals Mask.  <a href="group__xadcps__v2__3.html#ga58603ef8e228edc64329d0df7d431f83"></a><br/></td></tr>
<tr class="separator:ga58603ef8e228edc64329d0df7d431f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc01dbce44790511275e6c4f63c25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga0fc01dbce44790511275e6c4f63c25f2">XADCPS_INTX_CFIFO_LTH_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga0fc01dbce44790511275e6c4f63c25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMD FIFO less than threshold.  <a href="group__xadcps__v2__3.html#ga0fc01dbce44790511275e6c4f63c25f2"></a><br/></td></tr>
<tr class="separator:ga0fc01dbce44790511275e6c4f63c25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd90b9c9fa80921655c28ce04a59434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga9dd90b9c9fa80921655c28ce04a59434">XADCPS_INTX_DFIFO_GTH_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga9dd90b9c9fa80921655c28ce04a59434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO greater than threshold.  <a href="group__xadcps__v2__3.html#ga9dd90b9c9fa80921655c28ce04a59434"></a><br/></td></tr>
<tr class="separator:ga9dd90b9c9fa80921655c28ce04a59434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fa3b51fb1c2af05ed9563c652da0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga02fa3b51fb1c2af05ed9563c652da0d3">XADCPS_INTX_OT_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga02fa3b51fb1c2af05ed9563c652da0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over temperature Alarm Status.  <a href="group__xadcps__v2__3.html#ga02fa3b51fb1c2af05ed9563c652da0d3"></a><br/></td></tr>
<tr class="separator:ga02fa3b51fb1c2af05ed9563c652da0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cb6156dffe3be672b642490c1b5bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gac5cb6156dffe3be672b642490c1b5bd8">XADCPS_INTX_ALM_ALL_MASK</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:gac5cb6156dffe3be672b642490c1b5bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm Signals Mask.  <a href="group__xadcps__v2__3.html#gac5cb6156dffe3be672b642490c1b5bd8"></a><br/></td></tr>
<tr class="separator:gac5cb6156dffe3be672b642490c1b5bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63b8e26a8535dad37f57a1c13355884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad63b8e26a8535dad37f57a1c13355884">XADCPS_INTX_ALM6_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gad63b8e26a8535dad37f57a1c13355884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 6 Mask.  <a href="group__xadcps__v2__3.html#gad63b8e26a8535dad37f57a1c13355884"></a><br/></td></tr>
<tr class="separator:gad63b8e26a8535dad37f57a1c13355884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2998c3c0ec9c47f2c2429b79bd24df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaea2998c3c0ec9c47f2c2429b79bd24df">XADCPS_INTX_ALM5_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaea2998c3c0ec9c47f2c2429b79bd24df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 5 Mask.  <a href="group__xadcps__v2__3.html#gaea2998c3c0ec9c47f2c2429b79bd24df"></a><br/></td></tr>
<tr class="separator:gaea2998c3c0ec9c47f2c2429b79bd24df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e0406e6912068e91aef1a94429bafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga06e0406e6912068e91aef1a94429bafe">XADCPS_INTX_ALM4_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga06e0406e6912068e91aef1a94429bafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 4 Mask.  <a href="group__xadcps__v2__3.html#ga06e0406e6912068e91aef1a94429bafe"></a><br/></td></tr>
<tr class="separator:ga06e0406e6912068e91aef1a94429bafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aaa9f406c9a1889d4e0cbfae041e299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1aaa9f406c9a1889d4e0cbfae041e299">XADCPS_INTX_ALM3_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga1aaa9f406c9a1889d4e0cbfae041e299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 3 Mask.  <a href="group__xadcps__v2__3.html#ga1aaa9f406c9a1889d4e0cbfae041e299"></a><br/></td></tr>
<tr class="separator:ga1aaa9f406c9a1889d4e0cbfae041e299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47324419edb8965bb1c670d832422edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga47324419edb8965bb1c670d832422edf">XADCPS_INTX_ALM2_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga47324419edb8965bb1c670d832422edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 2 Mask.  <a href="group__xadcps__v2__3.html#ga47324419edb8965bb1c670d832422edf"></a><br/></td></tr>
<tr class="separator:ga47324419edb8965bb1c670d832422edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8130235cf1bccddf96690f557a27668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gae8130235cf1bccddf96690f557a27668">XADCPS_INTX_ALM1_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gae8130235cf1bccddf96690f557a27668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 1 Mask.  <a href="group__xadcps__v2__3.html#gae8130235cf1bccddf96690f557a27668"></a><br/></td></tr>
<tr class="separator:gae8130235cf1bccddf96690f557a27668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934977b081f89e9fea6aefb02fc23949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga934977b081f89e9fea6aefb02fc23949">XADCPS_INTX_ALM0_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga934977b081f89e9fea6aefb02fc23949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 0 Mask.  <a href="group__xadcps__v2__3.html#ga934977b081f89e9fea6aefb02fc23949"></a><br/></td></tr>
<tr class="separator:ga934977b081f89e9fea6aefb02fc23949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Miscellaneous Register Bit definitions</div></td></tr>
<tr class="memitem:ga78913f5d17856f0415cadac18cbc25c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga78913f5d17856f0415cadac18cbc25c8">XADCPS_MSTS_CFIFO_LVL_MASK</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="memdesc:ga78913f5d17856f0415cadac18cbc25c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Level mask.  <a href="group__xadcps__v2__3.html#ga78913f5d17856f0415cadac18cbc25c8"></a><br/></td></tr>
<tr class="separator:ga78913f5d17856f0415cadac18cbc25c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7acfd5b680e4a95e6c46b18e9b2190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaee7acfd5b680e4a95e6c46b18e9b2190">XADCPS_MSTS_DFIFO_LVL_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:gaee7acfd5b680e4a95e6c46b18e9b2190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Level Mask.  <a href="group__xadcps__v2__3.html#gaee7acfd5b680e4a95e6c46b18e9b2190"></a><br/></td></tr>
<tr class="separator:gaee7acfd5b680e4a95e6c46b18e9b2190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904ad16cd661685035d91797d972c27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga904ad16cd661685035d91797d972c27e">XADCPS_MSTS_CFIFOF_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga904ad16cd661685035d91797d972c27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Full Mask.  <a href="group__xadcps__v2__3.html#ga904ad16cd661685035d91797d972c27e"></a><br/></td></tr>
<tr class="separator:ga904ad16cd661685035d91797d972c27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c80547bf599783e218aa04cbac20c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga3c80547bf599783e218aa04cbac20c50">XADCPS_MSTS_CFIFOE_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga3c80547bf599783e218aa04cbac20c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command FIFO Empty Mask.  <a href="group__xadcps__v2__3.html#ga3c80547bf599783e218aa04cbac20c50"></a><br/></td></tr>
<tr class="separator:ga3c80547bf599783e218aa04cbac20c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918992ab84ea904198f1a9dd33a5b837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga918992ab84ea904198f1a9dd33a5b837">XADCPS_MSTS_DFIFOF_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga918992ab84ea904198f1a9dd33a5b837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Full Mask.  <a href="group__xadcps__v2__3.html#ga918992ab84ea904198f1a9dd33a5b837"></a><br/></td></tr>
<tr class="separator:ga918992ab84ea904198f1a9dd33a5b837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6803f5e3d2b38a4fa1ca36139f621bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6803f5e3d2b38a4fa1ca36139f621bda">XADCPS_MSTS_DFIFOE_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga6803f5e3d2b38a4fa1ca36139f621bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data FIFO Empty Mask.  <a href="group__xadcps__v2__3.html#ga6803f5e3d2b38a4fa1ca36139f621bda"></a><br/></td></tr>
<tr class="separator:ga6803f5e3d2b38a4fa1ca36139f621bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb1ed810531f94e6ee482a44e462fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaedb1ed810531f94e6ee482a44e462fd1">XADCPS_MSTS_OT_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gaedb1ed810531f94e6ee482a44e462fd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temperature Mask.  <a href="group__xadcps__v2__3.html#gaedb1ed810531f94e6ee482a44e462fd1"></a><br/></td></tr>
<tr class="separator:gaedb1ed810531f94e6ee482a44e462fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8248f38c9de02132073459edae0e40da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga8248f38c9de02132073459edae0e40da">XADCPS_MSTS_ALM_MASK</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr class="memdesc:ga8248f38c9de02132073459edae0e40da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarms Mask.  <a href="group__xadcps__v2__3.html#ga8248f38c9de02132073459edae0e40da"></a><br/></td></tr>
<tr class="separator:ga8248f38c9de02132073459edae0e40da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">XADC Miscellaneous Control Register Bit definitions</div></td></tr>
<tr class="memitem:ga96647dda4bc4c7459180829b4eec90e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga96647dda4bc4c7459180829b4eec90e0">XADCPS_MCTL_RESET_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga96647dda4bc4c7459180829b4eec90e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset XADC.  <a href="group__xadcps__v2__3.html#ga96647dda4bc4c7459180829b4eec90e0"></a><br/></td></tr>
<tr class="separator:ga96647dda4bc4c7459180829b4eec90e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa803ffae0e30319a93cee9b535dc4c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa803ffae0e30319a93cee9b535dc4c20">XADCPS_MCTL_FLUSH_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa803ffae0e30319a93cee9b535dc4c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush the FIFOs.  <a href="group__xadcps__v2__3.html#gaa803ffae0e30319a93cee9b535dc4c20"></a><br/></td></tr>
<tr class="separator:gaa803ffae0e30319a93cee9b535dc4c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal Register offsets of the XADC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The following constants provide access to each of the internal registers of the XADC device. </p>
</div></td></tr>
<tr class="memitem:gad208216b2c97323c1a1552798152b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad208216b2c97323c1a1552798152b78b">XADCPS_TEMP_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gad208216b2c97323c1a1552798152b78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip Temperature Reg.  <a href="group__xadcps__v2__3.html#gad208216b2c97323c1a1552798152b78b"></a><br/></td></tr>
<tr class="separator:gad208216b2c97323c1a1552798152b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a73a0ddd38ed3e55387e941ce959beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga0a73a0ddd38ed3e55387e941ce959beb">XADCPS_VCCINT_OFFSET</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga0a73a0ddd38ed3e55387e941ce959beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCINT Data Reg.  <a href="group__xadcps__v2__3.html#ga0a73a0ddd38ed3e55387e941ce959beb"></a><br/></td></tr>
<tr class="separator:ga0a73a0ddd38ed3e55387e941ce959beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5241470342961808b7315f88b66704aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga5241470342961808b7315f88b66704aa">XADCPS_VCCAUX_OFFSET</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga5241470342961808b7315f88b66704aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCAUX Data Reg.  <a href="group__xadcps__v2__3.html#ga5241470342961808b7315f88b66704aa"></a><br/></td></tr>
<tr class="separator:ga5241470342961808b7315f88b66704aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc565fda183714c71bfbdd0f1604371a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gadc565fda183714c71bfbdd0f1604371a">XADCPS_VPVN_OFFSET</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:gadc565fda183714c71bfbdd0f1604371a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VP/VN.  <a href="group__xadcps__v2__3.html#gadc565fda183714c71bfbdd0f1604371a"></a><br/></td></tr>
<tr class="separator:gadc565fda183714c71bfbdd0f1604371a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb0c93ec901ebd9baeacafa4d4f11e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga7eb0c93ec901ebd9baeacafa4d4f11e0">XADCPS_VREFP_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga7eb0c93ec901ebd9baeacafa4d4f11e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VREFP Data Reg.  <a href="group__xadcps__v2__3.html#ga7eb0c93ec901ebd9baeacafa4d4f11e0"></a><br/></td></tr>
<tr class="separator:ga7eb0c93ec901ebd9baeacafa4d4f11e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55563309df0f6cdde853f0c23bf5224e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga55563309df0f6cdde853f0c23bf5224e">XADCPS_VREFN_OFFSET</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga55563309df0f6cdde853f0c23bf5224e"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VREFN Data Reg.  <a href="group__xadcps__v2__3.html#ga55563309df0f6cdde853f0c23bf5224e"></a><br/></td></tr>
<tr class="separator:ga55563309df0f6cdde853f0c23bf5224e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e4ddc61783e0ea7c201f61bd1381cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gae2e4ddc61783e0ea7c201f61bd1381cd">XADCPS_VBRAM_OFFSET</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gae2e4ddc61783e0ea7c201f61bd1381cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VBRAM , 7 Series.  <a href="group__xadcps__v2__3.html#gae2e4ddc61783e0ea7c201f61bd1381cd"></a><br/></td></tr>
<tr class="separator:gae2e4ddc61783e0ea7c201f61bd1381cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3aa072368343a7e669cffa799f3f733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gae3aa072368343a7e669cffa799f3f733">XADCPS_ADC_A_SUPPLY_CALIB_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gae3aa072368343a7e669cffa799f3f733"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC A Supply Offset Reg.  <a href="group__xadcps__v2__3.html#gae3aa072368343a7e669cffa799f3f733"></a><br/></td></tr>
<tr class="separator:gae3aa072368343a7e669cffa799f3f733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e57f4848447e0eb5782c2c9d59eb264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga8e57f4848447e0eb5782c2c9d59eb264">XADCPS_ADC_A_OFFSET_CALIB_OFFSET</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:ga8e57f4848447e0eb5782c2c9d59eb264"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC A Offset Data Reg.  <a href="group__xadcps__v2__3.html#ga8e57f4848447e0eb5782c2c9d59eb264"></a><br/></td></tr>
<tr class="separator:ga8e57f4848447e0eb5782c2c9d59eb264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94436fe1ddde197ab9d01f4a90b26b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga94436fe1ddde197ab9d01f4a90b26b0c">XADCPS_ADC_A_GAINERR_CALIB_OFFSET</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:ga94436fe1ddde197ab9d01f4a90b26b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC A Gain Error Reg.  <a href="group__xadcps__v2__3.html#ga94436fe1ddde197ab9d01f4a90b26b0c"></a><br/></td></tr>
<tr class="separator:ga94436fe1ddde197ab9d01f4a90b26b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543905cdceb3ea785d73b0f4e5f5de1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga543905cdceb3ea785d73b0f4e5f5de1e">XADCPS_VCCPINT_OFFSET</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:ga543905cdceb3ea785d73b0f4e5f5de1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCPINT Reg, Zynq.  <a href="group__xadcps__v2__3.html#ga543905cdceb3ea785d73b0f4e5f5de1e"></a><br/></td></tr>
<tr class="separator:ga543905cdceb3ea785d73b0f4e5f5de1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf92197f19f4c5d0f4f070a705f7529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaaf92197f19f4c5d0f4f070a705f7529a">XADCPS_VCCPAUX_OFFSET</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:gaaf92197f19f4c5d0f4f070a705f7529a"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCPAUX Reg, Zynq.  <a href="group__xadcps__v2__3.html#gaaf92197f19f4c5d0f4f070a705f7529a"></a><br/></td></tr>
<tr class="separator:gaaf92197f19f4c5d0f4f070a705f7529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49236f52791f86822e854f87a9fdc30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga49236f52791f86822e854f87a9fdc30b">XADCPS_VCCPDRO_OFFSET</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:ga49236f52791f86822e854f87a9fdc30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On-chip VCCPDRO Reg, Zynq.  <a href="group__xadcps__v2__3.html#ga49236f52791f86822e854f87a9fdc30b"></a><br/></td></tr>
<tr class="separator:ga49236f52791f86822e854f87a9fdc30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dee45b022fdd7241aad85401d33033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab5dee45b022fdd7241aad85401d33033">XADCPS_AUX00_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gab5dee45b022fdd7241aad85401d33033"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP0/VAUXN0.  <a href="group__xadcps__v2__3.html#gab5dee45b022fdd7241aad85401d33033"></a><br/></td></tr>
<tr class="separator:gab5dee45b022fdd7241aad85401d33033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa805b2fa553116f51a8b164a2970ed8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa805b2fa553116f51a8b164a2970ed8c">XADCPS_AUX01_OFFSET</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:gaa805b2fa553116f51a8b164a2970ed8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP1/VAUXN1.  <a href="group__xadcps__v2__3.html#gaa805b2fa553116f51a8b164a2970ed8c"></a><br/></td></tr>
<tr class="separator:gaa805b2fa553116f51a8b164a2970ed8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdeb9217279a39766c6756c9eaf5f86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gacdeb9217279a39766c6756c9eaf5f86c">XADCPS_AUX02_OFFSET</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:gacdeb9217279a39766c6756c9eaf5f86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP2/VAUXN2.  <a href="group__xadcps__v2__3.html#gacdeb9217279a39766c6756c9eaf5f86c"></a><br/></td></tr>
<tr class="separator:gacdeb9217279a39766c6756c9eaf5f86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a1b77788237378af6d0291c0a9df54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga54a1b77788237378af6d0291c0a9df54">XADCPS_AUX03_OFFSET</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="memdesc:ga54a1b77788237378af6d0291c0a9df54"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP3/VAUXN3.  <a href="group__xadcps__v2__3.html#ga54a1b77788237378af6d0291c0a9df54"></a><br/></td></tr>
<tr class="separator:ga54a1b77788237378af6d0291c0a9df54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e3afb21bed9031d9225229c3842840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga00e3afb21bed9031d9225229c3842840">XADCPS_AUX04_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga00e3afb21bed9031d9225229c3842840"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP4/VAUXN4.  <a href="group__xadcps__v2__3.html#ga00e3afb21bed9031d9225229c3842840"></a><br/></td></tr>
<tr class="separator:ga00e3afb21bed9031d9225229c3842840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4b2a7c792337a062c479feef0f327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4ad4b2a7c792337a062c479feef0f327">XADCPS_AUX05_OFFSET</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="memdesc:ga4ad4b2a7c792337a062c479feef0f327"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP5/VAUXN5.  <a href="group__xadcps__v2__3.html#ga4ad4b2a7c792337a062c479feef0f327"></a><br/></td></tr>
<tr class="separator:ga4ad4b2a7c792337a062c479feef0f327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1956fa6834b42d001ce6e60b746358c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1956fa6834b42d001ce6e60b746358c7">XADCPS_AUX06_OFFSET</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:ga1956fa6834b42d001ce6e60b746358c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP6/VAUXN6.  <a href="group__xadcps__v2__3.html#ga1956fa6834b42d001ce6e60b746358c7"></a><br/></td></tr>
<tr class="separator:ga1956fa6834b42d001ce6e60b746358c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a447c4d29ab2c2f0266d10fb5cb44e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6a447c4d29ab2c2f0266d10fb5cb44e8">XADCPS_AUX07_OFFSET</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:ga6a447c4d29ab2c2f0266d10fb5cb44e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP7/VAUXN7.  <a href="group__xadcps__v2__3.html#ga6a447c4d29ab2c2f0266d10fb5cb44e8"></a><br/></td></tr>
<tr class="separator:ga6a447c4d29ab2c2f0266d10fb5cb44e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8aee4a0b2a343ce463c347d8059353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab8aee4a0b2a343ce463c347d8059353d">XADCPS_AUX08_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:gab8aee4a0b2a343ce463c347d8059353d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP8/VAUXN8.  <a href="group__xadcps__v2__3.html#gab8aee4a0b2a343ce463c347d8059353d"></a><br/></td></tr>
<tr class="separator:gab8aee4a0b2a343ce463c347d8059353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7785b3eea5f4ee341dbe90bdd18bd526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga7785b3eea5f4ee341dbe90bdd18bd526">XADCPS_AUX09_OFFSET</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:ga7785b3eea5f4ee341dbe90bdd18bd526"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP9/VAUXN9.  <a href="group__xadcps__v2__3.html#ga7785b3eea5f4ee341dbe90bdd18bd526"></a><br/></td></tr>
<tr class="separator:ga7785b3eea5f4ee341dbe90bdd18bd526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d56a929ad4f667dae86d683a1c90b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga94d56a929ad4f667dae86d683a1c90b5">XADCPS_AUX10_OFFSET</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="memdesc:ga94d56a929ad4f667dae86d683a1c90b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP10/VAUXN10.  <a href="group__xadcps__v2__3.html#ga94d56a929ad4f667dae86d683a1c90b5"></a><br/></td></tr>
<tr class="separator:ga94d56a929ad4f667dae86d683a1c90b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f563f85d8172b0d5468a88c13639965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga2f563f85d8172b0d5468a88c13639965">XADCPS_AUX11_OFFSET</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:ga2f563f85d8172b0d5468a88c13639965"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP11/VAUXN11.  <a href="group__xadcps__v2__3.html#ga2f563f85d8172b0d5468a88c13639965"></a><br/></td></tr>
<tr class="separator:ga2f563f85d8172b0d5468a88c13639965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca256931f800ddc0ec54a3a0f6b2e1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaca256931f800ddc0ec54a3a0f6b2e1fb">XADCPS_AUX12_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:gaca256931f800ddc0ec54a3a0f6b2e1fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP12/VAUXN12.  <a href="group__xadcps__v2__3.html#gaca256931f800ddc0ec54a3a0f6b2e1fb"></a><br/></td></tr>
<tr class="separator:gaca256931f800ddc0ec54a3a0f6b2e1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebef142fce37758caf40fc84f65464e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaebef142fce37758caf40fc84f65464e1">XADCPS_AUX13_OFFSET</a>&#160;&#160;&#160;0x1D</td></tr>
<tr class="memdesc:gaebef142fce37758caf40fc84f65464e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP13/VAUXN13.  <a href="group__xadcps__v2__3.html#gaebef142fce37758caf40fc84f65464e1"></a><br/></td></tr>
<tr class="separator:gaebef142fce37758caf40fc84f65464e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b812bb9446a86c60a6d8d9afc8b939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga80b812bb9446a86c60a6d8d9afc8b939">XADCPS_AUX14_OFFSET</a>&#160;&#160;&#160;0x1E</td></tr>
<tr class="memdesc:ga80b812bb9446a86c60a6d8d9afc8b939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP14/VAUXN14.  <a href="group__xadcps__v2__3.html#ga80b812bb9446a86c60a6d8d9afc8b939"></a><br/></td></tr>
<tr class="separator:ga80b812bb9446a86c60a6d8d9afc8b939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9c41ae860c4a0edca1686938def3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6c9c41ae860c4a0edca1686938def3a8">XADCPS_AUX15_OFFSET</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:ga6c9c41ae860c4a0edca1686938def3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC out of VAUXP15/VAUXN15.  <a href="group__xadcps__v2__3.html#ga6c9c41ae860c4a0edca1686938def3a8"></a><br/></td></tr>
<tr class="separator:ga6c9c41ae860c4a0edca1686938def3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276410bfb2dbea221f51c3c2c637925d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga276410bfb2dbea221f51c3c2c637925d">XADCPS_MAX_TEMP_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga276410bfb2dbea221f51c3c2c637925d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Temperature Reg.  <a href="group__xadcps__v2__3.html#ga276410bfb2dbea221f51c3c2c637925d"></a><br/></td></tr>
<tr class="separator:ga276410bfb2dbea221f51c3c2c637925d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d8e063065e74f7ec39d66c925eb10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga92d8e063065e74f7ec39d66c925eb10b">XADCPS_MAX_VCCINT_OFFSET</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="memdesc:ga92d8e063065e74f7ec39d66c925eb10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCINT Register.  <a href="group__xadcps__v2__3.html#ga92d8e063065e74f7ec39d66c925eb10b"></a><br/></td></tr>
<tr class="separator:ga92d8e063065e74f7ec39d66c925eb10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90832c9d6007f02db4fe404c360a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gae90832c9d6007f02db4fe404c360a4b4">XADCPS_MAX_VCCAUX_OFFSET</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:gae90832c9d6007f02db4fe404c360a4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCAUX Register.  <a href="group__xadcps__v2__3.html#gae90832c9d6007f02db4fe404c360a4b4"></a><br/></td></tr>
<tr class="separator:gae90832c9d6007f02db4fe404c360a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f1e7a4548f643306305f9afe49fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa3f1e7a4548f643306305f9afe49fdf5">XADCPS_MAX_VCCBRAM_OFFSET</a>&#160;&#160;&#160;0x23</td></tr>
<tr class="memdesc:gaa3f1e7a4548f643306305f9afe49fdf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max BRAM Register, 7 series.  <a href="group__xadcps__v2__3.html#gaa3f1e7a4548f643306305f9afe49fdf5"></a><br/></td></tr>
<tr class="separator:gaa3f1e7a4548f643306305f9afe49fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab6b1f7636aa659070ee8e33e8e89ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gabab6b1f7636aa659070ee8e33e8e89ed">XADCPS_MIN_TEMP_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:gabab6b1f7636aa659070ee8e33e8e89ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min Temperature Reg.  <a href="group__xadcps__v2__3.html#gabab6b1f7636aa659070ee8e33e8e89ed"></a><br/></td></tr>
<tr class="separator:gabab6b1f7636aa659070ee8e33e8e89ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd607629d2856a685240315eedd917a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1bd607629d2856a685240315eedd917a">XADCPS_MIN_VCCINT_OFFSET</a>&#160;&#160;&#160;0x25</td></tr>
<tr class="memdesc:ga1bd607629d2856a685240315eedd917a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCINT Register.  <a href="group__xadcps__v2__3.html#ga1bd607629d2856a685240315eedd917a"></a><br/></td></tr>
<tr class="separator:ga1bd607629d2856a685240315eedd917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0477edb4abbf4c26c0f5bbedfad6ec6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga0477edb4abbf4c26c0f5bbedfad6ec6e">XADCPS_MIN_VCCAUX_OFFSET</a>&#160;&#160;&#160;0x26</td></tr>
<tr class="memdesc:ga0477edb4abbf4c26c0f5bbedfad6ec6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCAUX Register.  <a href="group__xadcps__v2__3.html#ga0477edb4abbf4c26c0f5bbedfad6ec6e"></a><br/></td></tr>
<tr class="separator:ga0477edb4abbf4c26c0f5bbedfad6ec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249a6139198535cca377f2d28eaa22da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga249a6139198535cca377f2d28eaa22da">XADCPS_MIN_VCCBRAM_OFFSET</a>&#160;&#160;&#160;0x27</td></tr>
<tr class="memdesc:ga249a6139198535cca377f2d28eaa22da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min BRAM Register, 7 series.  <a href="group__xadcps__v2__3.html#ga249a6139198535cca377f2d28eaa22da"></a><br/></td></tr>
<tr class="separator:ga249a6139198535cca377f2d28eaa22da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb2db0db3f0581aa9c858d50c00c87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga5eb2db0db3f0581aa9c858d50c00c87d">XADCPS_MAX_VCCPINT_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:ga5eb2db0db3f0581aa9c858d50c00c87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCPINT Register, Zynq.  <a href="group__xadcps__v2__3.html#ga5eb2db0db3f0581aa9c858d50c00c87d"></a><br/></td></tr>
<tr class="separator:ga5eb2db0db3f0581aa9c858d50c00c87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6c43a99955acbf886d89962a13156c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga9e6c43a99955acbf886d89962a13156c">XADCPS_MAX_VCCPAUX_OFFSET</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:ga9e6c43a99955acbf886d89962a13156c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCPAUX Register, Zynq.  <a href="group__xadcps__v2__3.html#ga9e6c43a99955acbf886d89962a13156c"></a><br/></td></tr>
<tr class="separator:ga9e6c43a99955acbf886d89962a13156c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca340457bcb56ebbfcbd509900fc6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaaca340457bcb56ebbfcbd509900fc6c1">XADCPS_MAX_VCCPDRO_OFFSET</a>&#160;&#160;&#160;0x2A</td></tr>
<tr class="memdesc:gaaca340457bcb56ebbfcbd509900fc6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max VCCPDRO Register, Zynq.  <a href="group__xadcps__v2__3.html#gaaca340457bcb56ebbfcbd509900fc6c1"></a><br/></td></tr>
<tr class="separator:gaaca340457bcb56ebbfcbd509900fc6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546042226fa8d0c6426051c3c41ee0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga546042226fa8d0c6426051c3c41ee0b6">XADCPS_MIN_VCCPINT_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:ga546042226fa8d0c6426051c3c41ee0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCPINT Register, Zynq.  <a href="group__xadcps__v2__3.html#ga546042226fa8d0c6426051c3c41ee0b6"></a><br/></td></tr>
<tr class="separator:ga546042226fa8d0c6426051c3c41ee0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa876a6ce73b685d5334b1fe36aebd989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa876a6ce73b685d5334b1fe36aebd989">XADCPS_MIN_VCCPAUX_OFFSET</a>&#160;&#160;&#160;0x2D</td></tr>
<tr class="memdesc:gaa876a6ce73b685d5334b1fe36aebd989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCPAUX Register, Zynq.  <a href="group__xadcps__v2__3.html#gaa876a6ce73b685d5334b1fe36aebd989"></a><br/></td></tr>
<tr class="separator:gaa876a6ce73b685d5334b1fe36aebd989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a5d40ef4fd60ca4d3d7cec89d0a83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga35a5d40ef4fd60ca4d3d7cec89d0a83a">XADCPS_MIN_VCCPDRO_OFFSET</a>&#160;&#160;&#160;0x2E</td></tr>
<tr class="memdesc:ga35a5d40ef4fd60ca4d3d7cec89d0a83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min VCCPDRO Register,Zynq.  <a href="group__xadcps__v2__3.html#ga35a5d40ef4fd60ca4d3d7cec89d0a83a"></a><br/></td></tr>
<tr class="separator:ga35a5d40ef4fd60ca4d3d7cec89d0a83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e429077531e797147b8f16bf3ac0c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1e429077531e797147b8f16bf3ac0c7e">XADCPS_FLAG_OFFSET</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:ga1e429077531e797147b8f16bf3ac0c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag Register.  <a href="group__xadcps__v2__3.html#ga1e429077531e797147b8f16bf3ac0c7e"></a><br/></td></tr>
<tr class="separator:ga1e429077531e797147b8f16bf3ac0c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0465989cda869dc6bbc0d69d1c5a53c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga0465989cda869dc6bbc0d69d1c5a53c0">XADCPS_CFR0_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga0465989cda869dc6bbc0d69d1c5a53c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 0.  <a href="group__xadcps__v2__3.html#ga0465989cda869dc6bbc0d69d1c5a53c0"></a><br/></td></tr>
<tr class="separator:ga0465989cda869dc6bbc0d69d1c5a53c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e3109e270a76fd9ae6856a526eff23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga51e3109e270a76fd9ae6856a526eff23">XADCPS_CFR1_OFFSET</a>&#160;&#160;&#160;0x41</td></tr>
<tr class="memdesc:ga51e3109e270a76fd9ae6856a526eff23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 1.  <a href="group__xadcps__v2__3.html#ga51e3109e270a76fd9ae6856a526eff23"></a><br/></td></tr>
<tr class="separator:ga51e3109e270a76fd9ae6856a526eff23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480941fa571069ef1b39273216c8dba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga480941fa571069ef1b39273216c8dba4">XADCPS_CFR2_OFFSET</a>&#160;&#160;&#160;0x42</td></tr>
<tr class="memdesc:ga480941fa571069ef1b39273216c8dba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register 2.  <a href="group__xadcps__v2__3.html#ga480941fa571069ef1b39273216c8dba4"></a><br/></td></tr>
<tr class="separator:ga480941fa571069ef1b39273216c8dba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df4e9969d3d37155d8fc4f1e4383b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4df4e9969d3d37155d8fc4f1e4383b6b">XADCPS_SEQ00_OFFSET</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="memdesc:ga4df4e9969d3d37155d8fc4f1e4383b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 00 Adc Channel Selection.  <a href="group__xadcps__v2__3.html#ga4df4e9969d3d37155d8fc4f1e4383b6b"></a><br/></td></tr>
<tr class="separator:ga4df4e9969d3d37155d8fc4f1e4383b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e962322e642b88e9cc209b9bbb7378a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga5e962322e642b88e9cc209b9bbb7378a">XADCPS_SEQ01_OFFSET</a>&#160;&#160;&#160;0x49</td></tr>
<tr class="memdesc:ga5e962322e642b88e9cc209b9bbb7378a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 01 Adc Channel Selection.  <a href="group__xadcps__v2__3.html#ga5e962322e642b88e9cc209b9bbb7378a"></a><br/></td></tr>
<tr class="separator:ga5e962322e642b88e9cc209b9bbb7378a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952947eadaefe959f7da43bf8455f985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga952947eadaefe959f7da43bf8455f985">XADCPS_SEQ02_OFFSET</a>&#160;&#160;&#160;0x4A</td></tr>
<tr class="memdesc:ga952947eadaefe959f7da43bf8455f985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 02 Adc Average Enable.  <a href="group__xadcps__v2__3.html#ga952947eadaefe959f7da43bf8455f985"></a><br/></td></tr>
<tr class="separator:ga952947eadaefe959f7da43bf8455f985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded54bf913644bbea7bd4d485fdda79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaded54bf913644bbea7bd4d485fdda79d">XADCPS_SEQ03_OFFSET</a>&#160;&#160;&#160;0x4B</td></tr>
<tr class="memdesc:gaded54bf913644bbea7bd4d485fdda79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 03 Adc Average Enable.  <a href="group__xadcps__v2__3.html#gaded54bf913644bbea7bd4d485fdda79d"></a><br/></td></tr>
<tr class="separator:gaded54bf913644bbea7bd4d485fdda79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c4da0c7efc02c87ef4b6c513ce7bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga35c4da0c7efc02c87ef4b6c513ce7bf6">XADCPS_SEQ04_OFFSET</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="memdesc:ga35c4da0c7efc02c87ef4b6c513ce7bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 04 Adc Input Mode Select.  <a href="group__xadcps__v2__3.html#ga35c4da0c7efc02c87ef4b6c513ce7bf6"></a><br/></td></tr>
<tr class="separator:ga35c4da0c7efc02c87ef4b6c513ce7bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d12bb4acd125bff925e35e0460dcc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4d12bb4acd125bff925e35e0460dcc34">XADCPS_SEQ05_OFFSET</a>&#160;&#160;&#160;0x4D</td></tr>
<tr class="memdesc:ga4d12bb4acd125bff925e35e0460dcc34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 05 Adc Input Mode Select.  <a href="group__xadcps__v2__3.html#ga4d12bb4acd125bff925e35e0460dcc34"></a><br/></td></tr>
<tr class="separator:ga4d12bb4acd125bff925e35e0460dcc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01da0abb968660efaf1230df5eeac17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad01da0abb968660efaf1230df5eeac17">XADCPS_SEQ06_OFFSET</a>&#160;&#160;&#160;0x4E</td></tr>
<tr class="memdesc:gad01da0abb968660efaf1230df5eeac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 06 Adc Acquisition Select.  <a href="group__xadcps__v2__3.html#gad01da0abb968660efaf1230df5eeac17"></a><br/></td></tr>
<tr class="separator:gad01da0abb968660efaf1230df5eeac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327d321bb487fa1c3c123a80c147e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga327d321bb487fa1c3c123a80c147e457">XADCPS_SEQ07_OFFSET</a>&#160;&#160;&#160;0x4F</td></tr>
<tr class="memdesc:ga327d321bb487fa1c3c123a80c147e457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Seq Reg 07 Adc Acquisition Select.  <a href="group__xadcps__v2__3.html#ga327d321bb487fa1c3c123a80c147e457"></a><br/></td></tr>
<tr class="separator:ga327d321bb487fa1c3c123a80c147e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf474b4c65c53c117fb44c3831bcaef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf474b4c65c53c117fb44c3831bcaef07">XADCPS_ATR_TEMP_UPPER_OFFSET</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:gaf474b4c65c53c117fb44c3831bcaef07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Upper Alarm Register.  <a href="group__xadcps__v2__3.html#gaf474b4c65c53c117fb44c3831bcaef07"></a><br/></td></tr>
<tr class="separator:gaf474b4c65c53c117fb44c3831bcaef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c898dfccd76d299e974dae7c4a7de87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga7c898dfccd76d299e974dae7c4a7de87">XADCPS_ATR_VCCINT_UPPER_OFFSET</a>&#160;&#160;&#160;0x51</td></tr>
<tr class="memdesc:ga7c898dfccd76d299e974dae7c4a7de87"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT Upper Alarm Reg.  <a href="group__xadcps__v2__3.html#ga7c898dfccd76d299e974dae7c4a7de87"></a><br/></td></tr>
<tr class="separator:ga7c898dfccd76d299e974dae7c4a7de87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea7ba1f7191e2a669ccc6084cb8591f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6ea7ba1f7191e2a669ccc6084cb8591f">XADCPS_ATR_VCCAUX_UPPER_OFFSET</a>&#160;&#160;&#160;0x52</td></tr>
<tr class="memdesc:ga6ea7ba1f7191e2a669ccc6084cb8591f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX Upper Alarm Reg.  <a href="group__xadcps__v2__3.html#ga6ea7ba1f7191e2a669ccc6084cb8591f"></a><br/></td></tr>
<tr class="separator:ga6ea7ba1f7191e2a669ccc6084cb8591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8067965d143744eb266d45f697ea47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad8067965d143744eb266d45f697ea47f">XADCPS_ATR_OT_UPPER_OFFSET</a>&#160;&#160;&#160;0x53</td></tr>
<tr class="memdesc:gad8067965d143744eb266d45f697ea47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temp Upper Alarm Reg.  <a href="group__xadcps__v2__3.html#gad8067965d143744eb266d45f697ea47f"></a><br/></td></tr>
<tr class="separator:gad8067965d143744eb266d45f697ea47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61503521a8d2f916b041253026741d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga61503521a8d2f916b041253026741d21">XADCPS_ATR_TEMP_LOWER_OFFSET</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="memdesc:ga61503521a8d2f916b041253026741d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Lower Alarm Register.  <a href="group__xadcps__v2__3.html#ga61503521a8d2f916b041253026741d21"></a><br/></td></tr>
<tr class="separator:ga61503521a8d2f916b041253026741d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac507365ffab7b5ebf5efbd9aab9b15e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gac507365ffab7b5ebf5efbd9aab9b15e7">XADCPS_ATR_VCCINT_LOWER_OFFSET</a>&#160;&#160;&#160;0x55</td></tr>
<tr class="memdesc:gac507365ffab7b5ebf5efbd9aab9b15e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT Lower Alarm Reg.  <a href="group__xadcps__v2__3.html#gac507365ffab7b5ebf5efbd9aab9b15e7"></a><br/></td></tr>
<tr class="separator:gac507365ffab7b5ebf5efbd9aab9b15e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45714756c4dfc3c1962be902eabf1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga45714756c4dfc3c1962be902eabf1b7b">XADCPS_ATR_VCCAUX_LOWER_OFFSET</a>&#160;&#160;&#160;0x56</td></tr>
<tr class="memdesc:ga45714756c4dfc3c1962be902eabf1b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX Lower Alarm Reg.  <a href="group__xadcps__v2__3.html#ga45714756c4dfc3c1962be902eabf1b7b"></a><br/></td></tr>
<tr class="separator:ga45714756c4dfc3c1962be902eabf1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1c44be41632fa57e338890d4c0b3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gabe1c44be41632fa57e338890d4c0b3ed">XADCPS_ATR_OT_LOWER_OFFSET</a>&#160;&#160;&#160;0x57</td></tr>
<tr class="memdesc:gabe1c44be41632fa57e338890d4c0b3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temp Lower Alarm Reg.  <a href="group__xadcps__v2__3.html#gabe1c44be41632fa57e338890d4c0b3ed"></a><br/></td></tr>
<tr class="separator:gabe1c44be41632fa57e338890d4c0b3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5134cc49bcd7d4caa80477f79a8d200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga5134cc49bcd7d4caa80477f79a8d200d">XADCPS_ATR_VBRAM_UPPER_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:ga5134cc49bcd7d4caa80477f79a8d200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBRAM Upper Alarm, 7 series.  <a href="group__xadcps__v2__3.html#ga5134cc49bcd7d4caa80477f79a8d200d"></a><br/></td></tr>
<tr class="separator:ga5134cc49bcd7d4caa80477f79a8d200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d78f977f73a044f0b044d0f675f009b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1d78f977f73a044f0b044d0f675f009b">XADCPS_ATR_VCCPINT_UPPER_OFFSET</a>&#160;&#160;&#160;0x59</td></tr>
<tr class="memdesc:ga1d78f977f73a044f0b044d0f675f009b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT Upper Alarm, Zynq.  <a href="group__xadcps__v2__3.html#ga1d78f977f73a044f0b044d0f675f009b"></a><br/></td></tr>
<tr class="separator:ga1d78f977f73a044f0b044d0f675f009b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bef78f847f3f472eb6a45f1bb07a135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga5bef78f847f3f472eb6a45f1bb07a135">XADCPS_ATR_VCCPAUX_UPPER_OFFSET</a>&#160;&#160;&#160;0x5A</td></tr>
<tr class="memdesc:ga5bef78f847f3f472eb6a45f1bb07a135"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX Upper Alarm, Zynq.  <a href="group__xadcps__v2__3.html#ga5bef78f847f3f472eb6a45f1bb07a135"></a><br/></td></tr>
<tr class="separator:ga5bef78f847f3f472eb6a45f1bb07a135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d298904e86864e973886a7dcdc2295b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga2d298904e86864e973886a7dcdc2295b">XADCPS_ATR_VCCPDRO_UPPER_OFFSET</a>&#160;&#160;&#160;0x5B</td></tr>
<tr class="memdesc:ga2d298904e86864e973886a7dcdc2295b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO Upper Alarm, Zynq.  <a href="group__xadcps__v2__3.html#ga2d298904e86864e973886a7dcdc2295b"></a><br/></td></tr>
<tr class="separator:ga2d298904e86864e973886a7dcdc2295b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc2f6d1ccc4db7a011827f98515a4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga2bc2f6d1ccc4db7a011827f98515a4bd">XADCPS_ATR_VBRAM_LOWER_OFFSET</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:ga2bc2f6d1ccc4db7a011827f98515a4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VRBAM Lower Alarm, 7 Series.  <a href="group__xadcps__v2__3.html#ga2bc2f6d1ccc4db7a011827f98515a4bd"></a><br/></td></tr>
<tr class="separator:ga2bc2f6d1ccc4db7a011827f98515a4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf087561e91e313f8961c8c4866248578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf087561e91e313f8961c8c4866248578">XADCPS_ATR_VCCPINT_LOWER_OFFSET</a>&#160;&#160;&#160;0x5D</td></tr>
<tr class="memdesc:gaf087561e91e313f8961c8c4866248578"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT Lower Alarm, Zynq.  <a href="group__xadcps__v2__3.html#gaf087561e91e313f8961c8c4866248578"></a><br/></td></tr>
<tr class="separator:gaf087561e91e313f8961c8c4866248578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bc441e1c2fd2d0b730e5d2e842b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gac34bc441e1c2fd2d0b730e5d2e842b5e">XADCPS_ATR_VCCPAUX_LOWER_OFFSET</a>&#160;&#160;&#160;0x5E</td></tr>
<tr class="memdesc:gac34bc441e1c2fd2d0b730e5d2e842b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX Lower Alarm, Zynq.  <a href="group__xadcps__v2__3.html#gac34bc441e1c2fd2d0b730e5d2e842b5e"></a><br/></td></tr>
<tr class="separator:gac34bc441e1c2fd2d0b730e5d2e842b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e536525e237d3579bec273d08599d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga06e536525e237d3579bec273d08599d8">XADCPS_ATR_VCCPDRO_LOWER_OFFSET</a>&#160;&#160;&#160;0x5F</td></tr>
<tr class="memdesc:ga06e536525e237d3579bec273d08599d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO Lower Alarm, Zynq.  <a href="group__xadcps__v2__3.html#ga06e536525e237d3579bec273d08599d8"></a><br/></td></tr>
<tr class="separator:ga06e536525e237d3579bec273d08599d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 0 (CFR0) mask(s)</div></td></tr>
<tr class="memitem:gad07e168c40576d018070d3b72856793e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad07e168c40576d018070d3b72856793e">XADCPS_CFR0_CAL_AVG_MASK</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gad07e168c40576d018070d3b72856793e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging enable Mask.  <a href="group__xadcps__v2__3.html#gad07e168c40576d018070d3b72856793e"></a><br/></td></tr>
<tr class="separator:gad07e168c40576d018070d3b72856793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab16350a3df5796ab016bae6d876c50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaab16350a3df5796ab016bae6d876c50b">XADCPS_CFR0_AVG_VALID_MASK</a>&#160;&#160;&#160;0x3000</td></tr>
<tr class="memdesc:gaab16350a3df5796ab016bae6d876c50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging bit Mask.  <a href="group__xadcps__v2__3.html#gaab16350a3df5796ab016bae6d876c50b"></a><br/></td></tr>
<tr class="separator:gaab16350a3df5796ab016bae6d876c50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49976716c99df97da39a26de33b4533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf49976716c99df97da39a26de33b4533">XADCPS_CFR0_AVG1_MASK</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:gaf49976716c99df97da39a26de33b4533"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Averaging.  <a href="group__xadcps__v2__3.html#gaf49976716c99df97da39a26de33b4533"></a><br/></td></tr>
<tr class="separator:gaf49976716c99df97da39a26de33b4533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6599b7eaa6a7b7f9fb339b4a56a5228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad6599b7eaa6a7b7f9fb339b4a56a5228">XADCPS_CFR0_AVG16_MASK</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:gad6599b7eaa6a7b7f9fb339b4a56a5228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 16 samples.  <a href="group__xadcps__v2__3.html#gad6599b7eaa6a7b7f9fb339b4a56a5228"></a><br/></td></tr>
<tr class="separator:gad6599b7eaa6a7b7f9fb339b4a56a5228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429201d0ae85fda7ec99ae01d8eb8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga429201d0ae85fda7ec99ae01d8eb8378">XADCPS_CFR0_AVG64_MASK</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:ga429201d0ae85fda7ec99ae01d8eb8378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 64 samples.  <a href="group__xadcps__v2__3.html#ga429201d0ae85fda7ec99ae01d8eb8378"></a><br/></td></tr>
<tr class="separator:ga429201d0ae85fda7ec99ae01d8eb8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a0bab85260fa57b78725f86310af46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga47a0bab85260fa57b78725f86310af46">XADCPS_CFR0_AVG256_MASK</a>&#160;&#160;&#160;0x3000</td></tr>
<tr class="memdesc:ga47a0bab85260fa57b78725f86310af46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Average 256 samples.  <a href="group__xadcps__v2__3.html#ga47a0bab85260fa57b78725f86310af46"></a><br/></td></tr>
<tr class="separator:ga47a0bab85260fa57b78725f86310af46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd971534cb59694d4ac02e2578f198c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gacd971534cb59694d4ac02e2578f198c2">XADCPS_CFR0_AVG_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gacd971534cb59694d4ac02e2578f198c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Averaging bits shift.  <a href="group__xadcps__v2__3.html#gacd971534cb59694d4ac02e2578f198c2"></a><br/></td></tr>
<tr class="separator:gacd971534cb59694d4ac02e2578f198c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff6b4692be3abac3c6d75bb5b42cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga2eff6b4692be3abac3c6d75bb5b42cb6">XADCPS_CFR0_MUX_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:ga2eff6b4692be3abac3c6d75bb5b42cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Mask Enable.  <a href="group__xadcps__v2__3.html#ga2eff6b4692be3abac3c6d75bb5b42cb6"></a><br/></td></tr>
<tr class="separator:ga2eff6b4692be3abac3c6d75bb5b42cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e70247e5139f2b3c41850fdcf353120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga0e70247e5139f2b3c41850fdcf353120">XADCPS_CFR0_DU_MASK</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:ga0e70247e5139f2b3c41850fdcf353120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bipolar/Unipolar mode.  <a href="group__xadcps__v2__3.html#ga0e70247e5139f2b3c41850fdcf353120"></a><br/></td></tr>
<tr class="separator:ga0e70247e5139f2b3c41850fdcf353120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13adc8f0ff2b34ec5aaa8fb9332c364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364">XADCPS_CFR0_EC_MASK</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:gaa13adc8f0ff2b34ec5aaa8fb9332c364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event driven/ Continuous mode selection.  <a href="group__xadcps__v2__3.html#gaa13adc8f0ff2b34ec5aaa8fb9332c364"></a><br/></td></tr>
<tr class="separator:gaa13adc8f0ff2b34ec5aaa8fb9332c364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9dc69ceb63d4485f3fde0d952b06bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaad9dc69ceb63d4485f3fde0d952b06bb">XADCPS_CFR0_ACQ_MASK</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:gaad9dc69ceb63d4485f3fde0d952b06bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add acquisition by 6 ADCCLK.  <a href="group__xadcps__v2__3.html#gaad9dc69ceb63d4485f3fde0d952b06bb"></a><br/></td></tr>
<tr class="separator:gaad9dc69ceb63d4485f3fde0d952b06bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c69b95fd51ff52988c20a110ab25c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga9c69b95fd51ff52988c20a110ab25c35">XADCPS_CFR0_CHANNEL_MASK</a>&#160;&#160;&#160;0x001F</td></tr>
<tr class="memdesc:ga9c69b95fd51ff52988c20a110ab25c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel number bit Mask.  <a href="group__xadcps__v2__3.html#ga9c69b95fd51ff52988c20a110ab25c35"></a><br/></td></tr>
<tr class="separator:ga9c69b95fd51ff52988c20a110ab25c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 1 (CFR1) mask(s)</div></td></tr>
<tr class="memitem:gafee869f1abc2dd824777c3c2ac95a551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gafee869f1abc2dd824777c3c2ac95a551">XADCPS_CFR1_SEQ_VALID_MASK</a>&#160;&#160;&#160;0xF000</td></tr>
<tr class="memdesc:gafee869f1abc2dd824777c3c2ac95a551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence bit Mask.  <a href="group__xadcps__v2__3.html#gafee869f1abc2dd824777c3c2ac95a551"></a><br/></td></tr>
<tr class="separator:gafee869f1abc2dd824777c3c2ac95a551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aae41ee725462883920a217135179e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga57aae41ee725462883920a217135179e">XADCPS_CFR1_SEQ_SAFEMODE_MASK</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga57aae41ee725462883920a217135179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default Safe Mode.  <a href="group__xadcps__v2__3.html#ga57aae41ee725462883920a217135179e"></a><br/></td></tr>
<tr class="separator:ga57aae41ee725462883920a217135179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ea45ace2f509f6a56e250f31683f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga05ea45ace2f509f6a56e250f31683f88">XADCPS_CFR1_SEQ_ONEPASS_MASK</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:ga05ea45ace2f509f6a56e250f31683f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Onepass through Seq.  <a href="group__xadcps__v2__3.html#ga05ea45ace2f509f6a56e250f31683f88"></a><br/></td></tr>
<tr class="separator:ga05ea45ace2f509f6a56e250f31683f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57fbe6000bfe0b7feb3c53757aee231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab57fbe6000bfe0b7feb3c53757aee231">XADCPS_CFR1_SEQ_CONTINPASS_MASK</a>&#160;&#160;&#160;0x2000</td></tr>
<tr class="memdesc:gab57fbe6000bfe0b7feb3c53757aee231"><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuous Cycling Seq.  <a href="group__xadcps__v2__3.html#gab57fbe6000bfe0b7feb3c53757aee231"></a><br/></td></tr>
<tr class="separator:gab57fbe6000bfe0b7feb3c53757aee231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4287c870dd3d9319807d8f26a4090e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4287c870dd3d9319807d8f26a4090e5a">XADCPS_CFR1_SEQ_SINGCHAN_MASK</a>&#160;&#160;&#160;0x3000</td></tr>
<tr class="memdesc:ga4287c870dd3d9319807d8f26a4090e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single channel - No Seq.  <a href="group__xadcps__v2__3.html#ga4287c870dd3d9319807d8f26a4090e5a"></a><br/></td></tr>
<tr class="separator:ga4287c870dd3d9319807d8f26a4090e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd630cec8deea4e40d06340bb30ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gacbdd630cec8deea4e40d06340bb30ae4">XADCPS_CFR1_SEQ_SIMUL_SAMPLING_MASK</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:gacbdd630cec8deea4e40d06340bb30ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulataneous Sampling Mask.  <a href="group__xadcps__v2__3.html#gacbdd630cec8deea4e40d06340bb30ae4"></a><br/></td></tr>
<tr class="separator:gacbdd630cec8deea4e40d06340bb30ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad762545168110f9ea0da4d321b3b544a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad762545168110f9ea0da4d321b3b544a">XADCPS_CFR1_SEQ_INDEPENDENT_MASK</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gad762545168110f9ea0da4d321b3b544a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Mode.  <a href="group__xadcps__v2__3.html#gad762545168110f9ea0da4d321b3b544a"></a><br/></td></tr>
<tr class="separator:gad762545168110f9ea0da4d321b3b544a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d9b1c23c2fb49112236f49bd301b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga35d9b1c23c2fb49112236f49bd301b72">XADCPS_CFR1_SEQ_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga35d9b1c23c2fb49112236f49bd301b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence bit shift.  <a href="group__xadcps__v2__3.html#ga35d9b1c23c2fb49112236f49bd301b72"></a><br/></td></tr>
<tr class="separator:ga35d9b1c23c2fb49112236f49bd301b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a2179adb03c9fa2930b0cad80ab4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab0a2179adb03c9fa2930b0cad80ab4f2">XADCPS_CFR1_ALM_VCCPDRO_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:gab0a2179adb03c9fa2930b0cad80ab4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 6 - VCCPDRO, Zynq.  <a href="group__xadcps__v2__3.html#gab0a2179adb03c9fa2930b0cad80ab4f2"></a><br/></td></tr>
<tr class="separator:gab0a2179adb03c9fa2930b0cad80ab4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54298c05f82868fef46c104fc6efc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gac54298c05f82868fef46c104fc6efc7d">XADCPS_CFR1_ALM_VCCPAUX_MASK</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:gac54298c05f82868fef46c104fc6efc7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 5 - VCCPAUX, Zynq.  <a href="group__xadcps__v2__3.html#gac54298c05f82868fef46c104fc6efc7d"></a><br/></td></tr>
<tr class="separator:gac54298c05f82868fef46c104fc6efc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a474ec38ecdacccca404727175ff380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4a474ec38ecdacccca404727175ff380">XADCPS_CFR1_ALM_VCCPINT_MASK</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:ga4a474ec38ecdacccca404727175ff380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 4 - VCCPINT, Zynq.  <a href="group__xadcps__v2__3.html#ga4a474ec38ecdacccca404727175ff380"></a><br/></td></tr>
<tr class="separator:ga4a474ec38ecdacccca404727175ff380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa863dac59a8041e09912da706f2124b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa863dac59a8041e09912da706f2124b8">XADCPS_CFR1_ALM_VBRAM_MASK</a>&#160;&#160;&#160;0x0100</td></tr>
<tr class="memdesc:gaa863dac59a8041e09912da706f2124b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alm 3 - VBRAM, 7 series.  <a href="group__xadcps__v2__3.html#gaa863dac59a8041e09912da706f2124b8"></a><br/></td></tr>
<tr class="separator:gaa863dac59a8041e09912da706f2124b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988b4d734b081bee5cc8668f278f94ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga988b4d734b081bee5cc8668f278f94ef">XADCPS_CFR1_CAL_VALID_MASK</a>&#160;&#160;&#160;0x00F0</td></tr>
<tr class="memdesc:ga988b4d734b081bee5cc8668f278f94ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid Calibration Mask.  <a href="group__xadcps__v2__3.html#ga988b4d734b081bee5cc8668f278f94ef"></a><br/></td></tr>
<tr class="separator:ga988b4d734b081bee5cc8668f278f94ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63aa69cf0475960c9dd1ab057f02195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gae63aa69cf0475960c9dd1ab057f02195">XADCPS_CFR1_CAL_PS_GAIN_OFFSET_MASK</a>&#160;&#160;&#160;0x0080</td></tr>
<tr class="memdesc:gae63aa69cf0475960c9dd1ab057f02195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 3 -Power Supply Gain/Offset Enable.  <a href="group__xadcps__v2__3.html#gae63aa69cf0475960c9dd1ab057f02195"></a><br/></td></tr>
<tr class="separator:gae63aa69cf0475960c9dd1ab057f02195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6a0fd758aaffc280f426995f94eb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1f6a0fd758aaffc280f426995f94eb7f">XADCPS_CFR1_CAL_PS_OFFSET_MASK</a>&#160;&#160;&#160;0x0040</td></tr>
<tr class="memdesc:ga1f6a0fd758aaffc280f426995f94eb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 2 -Power Supply Offset Enable.  <a href="group__xadcps__v2__3.html#ga1f6a0fd758aaffc280f426995f94eb7f"></a><br/></td></tr>
<tr class="separator:ga1f6a0fd758aaffc280f426995f94eb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea917989cf49ab45d658b53f7be0fd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaea917989cf49ab45d658b53f7be0fd9a">XADCPS_CFR1_CAL_ADC_GAIN_OFFSET_MASK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:gaea917989cf49ab45d658b53f7be0fd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 1 -ADC Gain Offset Enable.  <a href="group__xadcps__v2__3.html#gaea917989cf49ab45d658b53f7be0fd9a"></a><br/></td></tr>
<tr class="separator:gaea917989cf49ab45d658b53f7be0fd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb64dcbe2f7d274b5890724bf07b6af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gabb64dcbe2f7d274b5890724bf07b6af0">XADCPS_CFR1_CAL_ADC_OFFSET_MASK</a>&#160;&#160;&#160;0x0010</td></tr>
<tr class="memdesc:gabb64dcbe2f7d274b5890724bf07b6af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration 0 -ADC Offset Enable.  <a href="group__xadcps__v2__3.html#gabb64dcbe2f7d274b5890724bf07b6af0"></a><br/></td></tr>
<tr class="separator:gabb64dcbe2f7d274b5890724bf07b6af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb591f85377d33483c464e57ea833bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaeeb591f85377d33483c464e57ea833bb">XADCPS_CFR1_CAL_DISABLE_MASK</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:gaeeb591f85377d33483c464e57ea833bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Calibration.  <a href="group__xadcps__v2__3.html#gaeeb591f85377d33483c464e57ea833bb"></a><br/></td></tr>
<tr class="separator:gaeeb591f85377d33483c464e57ea833bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96f4d0ec69b055d8f77c94237684152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab96f4d0ec69b055d8f77c94237684152">XADCPS_CFR1_ALM_ALL_MASK</a>&#160;&#160;&#160;0x0F0F</td></tr>
<tr class="memdesc:gab96f4d0ec69b055d8f77c94237684152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for all alarms.  <a href="group__xadcps__v2__3.html#gab96f4d0ec69b055d8f77c94237684152"></a><br/></td></tr>
<tr class="separator:gab96f4d0ec69b055d8f77c94237684152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga596b1a1f7bd2a9fb7e48751d3cb5f8eb">XADCPS_CFR1_ALM_VCCAUX_MASK</a>&#160;&#160;&#160;0x0008</td></tr>
<tr class="memdesc:ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 2 - VCCAUX Enable.  <a href="group__xadcps__v2__3.html#ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"></a><br/></td></tr>
<tr class="separator:ga596b1a1f7bd2a9fb7e48751d3cb5f8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa978401f22ca67e538233f90b0e1b9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa978401f22ca67e538233f90b0e1b9ab">XADCPS_CFR1_ALM_VCCINT_MASK</a>&#160;&#160;&#160;0x0004</td></tr>
<tr class="memdesc:gaa978401f22ca67e538233f90b0e1b9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 1 - VCCINT Enable.  <a href="group__xadcps__v2__3.html#gaa978401f22ca67e538233f90b0e1b9ab"></a><br/></td></tr>
<tr class="separator:gaa978401f22ca67e538233f90b0e1b9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b883d0d89ba8ce2e809408c5f5cb553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6b883d0d89ba8ce2e809408c5f5cb553">XADCPS_CFR1_ALM_TEMP_MASK</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="memdesc:ga6b883d0d89ba8ce2e809408c5f5cb553"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alarm 0 - Temperature.  <a href="group__xadcps__v2__3.html#ga6b883d0d89ba8ce2e809408c5f5cb553"></a><br/></td></tr>
<tr class="separator:ga6b883d0d89ba8ce2e809408c5f5cb553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976b2a14c72ea5755023a6e7c1c53d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga976b2a14c72ea5755023a6e7c1c53d12">XADCPS_CFR1_OT_MASK</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="memdesc:ga976b2a14c72ea5755023a6e7c1c53d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Temperature Enable.  <a href="group__xadcps__v2__3.html#ga976b2a14c72ea5755023a6e7c1c53d12"></a><br/></td></tr>
<tr class="separator:ga976b2a14c72ea5755023a6e7c1c53d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Configuration Register 2 (CFR2) mask(s)</div></td></tr>
<tr class="memitem:gad1d97be8505bbe1763d12377fe1d51d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad1d97be8505bbe1763d12377fe1d51d1">XADCPS_CFR2_CD_VALID_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr class="memdesc:gad1d97be8505bbe1763d12377fe1d51d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Divisor bit Mask.  <a href="group__xadcps__v2__3.html#gad1d97be8505bbe1763d12377fe1d51d1"></a><br/></td></tr>
<tr class="separator:gad1d97be8505bbe1763d12377fe1d51d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25fddb95811a016a9e50d1e081355e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf25fddb95811a016a9e50d1e081355e4">XADCPS_CFR2_CD_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf25fddb95811a016a9e50d1e081355e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Num of shift on division.  <a href="group__xadcps__v2__3.html#gaf25fddb95811a016a9e50d1e081355e4"></a><br/></td></tr>
<tr class="separator:gaf25fddb95811a016a9e50d1e081355e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459069fc226a9bbeaf0883bd961ec391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga459069fc226a9bbeaf0883bd961ec391">XADCPS_CFR2_CD_MIN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga459069fc226a9bbeaf0883bd961ec391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum value of divisor.  <a href="group__xadcps__v2__3.html#ga459069fc226a9bbeaf0883bd961ec391"></a><br/></td></tr>
<tr class="separator:ga459069fc226a9bbeaf0883bd961ec391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d51e2794637d1bb1a5f02d2ede453e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1d51e2794637d1bb1a5f02d2ede453e0">XADCPS_CFR2_CD_MAX</a>&#160;&#160;&#160;255</td></tr>
<tr class="memdesc:ga1d51e2794637d1bb1a5f02d2ede453e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum value of divisor.  <a href="group__xadcps__v2__3.html#ga1d51e2794637d1bb1a5f02d2ede453e0"></a><br/></td></tr>
<tr class="separator:ga1d51e2794637d1bb1a5f02d2ede453e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459069fc226a9bbeaf0883bd961ec391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga459069fc226a9bbeaf0883bd961ec391">XADCPS_CFR2_CD_MIN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga459069fc226a9bbeaf0883bd961ec391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum value of divisor.  <a href="group__xadcps__v2__3.html#ga459069fc226a9bbeaf0883bd961ec391"></a><br/></td></tr>
<tr class="separator:ga459069fc226a9bbeaf0883bd961ec391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34454f7662ba42d01b784055f31b02de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga34454f7662ba42d01b784055f31b02de">XADCPS_CFR2_PD_MASK</a>&#160;&#160;&#160;0x0030</td></tr>
<tr class="memdesc:ga34454f7662ba42d01b784055f31b02de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down Mask.  <a href="group__xadcps__v2__3.html#ga34454f7662ba42d01b784055f31b02de"></a><br/></td></tr>
<tr class="separator:ga34454f7662ba42d01b784055f31b02de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51aad8377bbda05ceb993347f51e6eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga51aad8377bbda05ceb993347f51e6eab">XADCPS_CFR2_PD_XADC_MASK</a>&#160;&#160;&#160;0x0030</td></tr>
<tr class="memdesc:ga51aad8377bbda05ceb993347f51e6eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down XADC Mask.  <a href="group__xadcps__v2__3.html#ga51aad8377bbda05ceb993347f51e6eab"></a><br/></td></tr>
<tr class="separator:ga51aad8377bbda05ceb993347f51e6eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd435011bd59b89fd328d0f35ac87bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga3fd435011bd59b89fd328d0f35ac87bd">XADCPS_CFR2_PD_ADC1_MASK</a>&#160;&#160;&#160;0x0020</td></tr>
<tr class="memdesc:ga3fd435011bd59b89fd328d0f35ac87bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down ADC1 Mask.  <a href="group__xadcps__v2__3.html#ga3fd435011bd59b89fd328d0f35ac87bd"></a><br/></td></tr>
<tr class="separator:ga3fd435011bd59b89fd328d0f35ac87bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7e7085d01a42bb9003c84f612f2d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaae7e7085d01a42bb9003c84f612f2d22">XADCPS_CFR2_PD_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaae7e7085d01a42bb9003c84f612f2d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down Shift.  <a href="group__xadcps__v2__3.html#gaae7e7085d01a42bb9003c84f612f2d22"></a><br/></td></tr>
<tr class="separator:gaae7e7085d01a42bb9003c84f612f2d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sequence Register (SEQ) Bit Definitions</div></td></tr>
<tr class="memitem:ga0d671ddfc8e82077cadac2a7c83da0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga0d671ddfc8e82077cadac2a7c83da0db">XADCPS_SEQ_CH_CALIB</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga0d671ddfc8e82077cadac2a7c83da0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Calibration Channel.  <a href="group__xadcps__v2__3.html#ga0d671ddfc8e82077cadac2a7c83da0db"></a><br/></td></tr>
<tr class="separator:ga0d671ddfc8e82077cadac2a7c83da0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4179175b256f3d51d805f92aaa6a837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4179175b256f3d51d805f92aaa6a837c">XADCPS_SEQ_CH_VCCPINT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga4179175b256f3d51d805f92aaa6a837c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPINT, Zynq Only.  <a href="group__xadcps__v2__3.html#ga4179175b256f3d51d805f92aaa6a837c"></a><br/></td></tr>
<tr class="separator:ga4179175b256f3d51d805f92aaa6a837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b52366552c0e5f7390c29b70768099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga66b52366552c0e5f7390c29b70768099">XADCPS_SEQ_CH_VCCPAUX</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga66b52366552c0e5f7390c29b70768099"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPAUX, Zynq Only.  <a href="group__xadcps__v2__3.html#ga66b52366552c0e5f7390c29b70768099"></a><br/></td></tr>
<tr class="separator:ga66b52366552c0e5f7390c29b70768099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6599530e7dc54263fbb9394866a65d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6599530e7dc54263fbb9394866a65d8e">XADCPS_SEQ_CH_VCCPDRO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga6599530e7dc54263fbb9394866a65d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCPDRO, Zynq Only.  <a href="group__xadcps__v2__3.html#ga6599530e7dc54263fbb9394866a65d8e"></a><br/></td></tr>
<tr class="separator:ga6599530e7dc54263fbb9394866a65d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4959553870ac3ca383cd662178892d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga4959553870ac3ca383cd662178892d5b">XADCPS_SEQ_CH_TEMP</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga4959553870ac3ca383cd662178892d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On Chip Temperature Channel.  <a href="group__xadcps__v2__3.html#ga4959553870ac3ca383cd662178892d5b"></a><br/></td></tr>
<tr class="separator:ga4959553870ac3ca383cd662178892d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5082190ca4bdf4ca9417c2abaaadb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf5082190ca4bdf4ca9417c2abaaadb6a">XADCPS_SEQ_CH_VCCINT</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gaf5082190ca4bdf4ca9417c2abaaadb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCINT Channel.  <a href="group__xadcps__v2__3.html#gaf5082190ca4bdf4ca9417c2abaaadb6a"></a><br/></td></tr>
<tr class="separator:gaf5082190ca4bdf4ca9417c2abaaadb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab043481fd1e876b188f33d49a55e4580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab043481fd1e876b188f33d49a55e4580">XADCPS_SEQ_CH_VCCAUX</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gab043481fd1e876b188f33d49a55e4580"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCCAUX Channel.  <a href="group__xadcps__v2__3.html#gab043481fd1e876b188f33d49a55e4580"></a><br/></td></tr>
<tr class="separator:gab043481fd1e876b188f33d49a55e4580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98105135f4be02fec7cc6a35f5a7b5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga98105135f4be02fec7cc6a35f5a7b5aa">XADCPS_SEQ_CH_VPVN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga98105135f4be02fec7cc6a35f5a7b5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">VP/VN analog inputs Channel.  <a href="group__xadcps__v2__3.html#ga98105135f4be02fec7cc6a35f5a7b5aa"></a><br/></td></tr>
<tr class="separator:ga98105135f4be02fec7cc6a35f5a7b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee3b4e004156e9597498e09b4c274b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6ee3b4e004156e9597498e09b4c274b4">XADCPS_SEQ_CH_VREFP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga6ee3b4e004156e9597498e09b4c274b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREFP Channel.  <a href="group__xadcps__v2__3.html#ga6ee3b4e004156e9597498e09b4c274b4"></a><br/></td></tr>
<tr class="separator:ga6ee3b4e004156e9597498e09b4c274b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcfc1207b8218146c18e04a5fd8855bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gabcfc1207b8218146c18e04a5fd8855bd">XADCPS_SEQ_CH_VREFN</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gabcfc1207b8218146c18e04a5fd8855bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREFN Channel.  <a href="group__xadcps__v2__3.html#gabcfc1207b8218146c18e04a5fd8855bd"></a><br/></td></tr>
<tr class="separator:gabcfc1207b8218146c18e04a5fd8855bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ffab5a488da7958ffdec55f6b6296a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga63ffab5a488da7958ffdec55f6b6296a">XADCPS_SEQ_CH_VBRAM</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ga63ffab5a488da7958ffdec55f6b6296a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VBRAM Channel, 7 series.  <a href="group__xadcps__v2__3.html#ga63ffab5a488da7958ffdec55f6b6296a"></a><br/></td></tr>
<tr class="separator:ga63ffab5a488da7958ffdec55f6b6296a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59680669467f267c8c977b1420929f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga59680669467f267c8c977b1420929f01">XADCPS_SEQ_CH_AUX00</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga59680669467f267c8c977b1420929f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">1st Aux Channel  <a href="group__xadcps__v2__3.html#ga59680669467f267c8c977b1420929f01"></a><br/></td></tr>
<tr class="separator:ga59680669467f267c8c977b1420929f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cde1503ac1794e2886dded414af00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf2cde1503ac1794e2886dded414af00c">XADCPS_SEQ_CH_AUX01</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:gaf2cde1503ac1794e2886dded414af00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd Aux Channel  <a href="group__xadcps__v2__3.html#gaf2cde1503ac1794e2886dded414af00c"></a><br/></td></tr>
<tr class="separator:gaf2cde1503ac1794e2886dded414af00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33b510b726d8ebbf589aa64604d60d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gab33b510b726d8ebbf589aa64604d60d7">XADCPS_SEQ_CH_AUX02</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:gab33b510b726d8ebbf589aa64604d60d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">3rd Aux Channel  <a href="group__xadcps__v2__3.html#gab33b510b726d8ebbf589aa64604d60d7"></a><br/></td></tr>
<tr class="separator:gab33b510b726d8ebbf589aa64604d60d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33b717af04083461ef70f8a535ac6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gad33b717af04083461ef70f8a535ac6b6">XADCPS_SEQ_CH_AUX03</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:gad33b717af04083461ef70f8a535ac6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">4th Aux Channel  <a href="group__xadcps__v2__3.html#gad33b717af04083461ef70f8a535ac6b6"></a><br/></td></tr>
<tr class="separator:gad33b717af04083461ef70f8a535ac6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad93b1836e7c6574505e31333f23620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga1ad93b1836e7c6574505e31333f23620">XADCPS_SEQ_CH_AUX04</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga1ad93b1836e7c6574505e31333f23620"><td class="mdescLeft">&#160;</td><td class="mdescRight">5th Aux Channel  <a href="group__xadcps__v2__3.html#ga1ad93b1836e7c6574505e31333f23620"></a><br/></td></tr>
<tr class="separator:ga1ad93b1836e7c6574505e31333f23620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9300a355f493484883ea1530d7f426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga7a9300a355f493484883ea1530d7f426">XADCPS_SEQ_CH_AUX05</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga7a9300a355f493484883ea1530d7f426"><td class="mdescLeft">&#160;</td><td class="mdescRight">6th Aux Channel  <a href="group__xadcps__v2__3.html#ga7a9300a355f493484883ea1530d7f426"></a><br/></td></tr>
<tr class="separator:ga7a9300a355f493484883ea1530d7f426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e3b264223fd0e2db38bbf4daa1ae94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gae2e3b264223fd0e2db38bbf4daa1ae94">XADCPS_SEQ_CH_AUX06</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:gae2e3b264223fd0e2db38bbf4daa1ae94"><td class="mdescLeft">&#160;</td><td class="mdescRight">7th Aux Channel  <a href="group__xadcps__v2__3.html#gae2e3b264223fd0e2db38bbf4daa1ae94"></a><br/></td></tr>
<tr class="separator:gae2e3b264223fd0e2db38bbf4daa1ae94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbf47433147abc51d26e5294e5bea17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga5fbf47433147abc51d26e5294e5bea17">XADCPS_SEQ_CH_AUX07</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:ga5fbf47433147abc51d26e5294e5bea17"><td class="mdescLeft">&#160;</td><td class="mdescRight">8th Aux Channel  <a href="group__xadcps__v2__3.html#ga5fbf47433147abc51d26e5294e5bea17"></a><br/></td></tr>
<tr class="separator:ga5fbf47433147abc51d26e5294e5bea17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e9d5de1a511e9e55d5139057cbf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga32e9d5de1a511e9e55d5139057cbf678">XADCPS_SEQ_CH_AUX08</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="memdesc:ga32e9d5de1a511e9e55d5139057cbf678"><td class="mdescLeft">&#160;</td><td class="mdescRight">9th Aux Channel  <a href="group__xadcps__v2__3.html#ga32e9d5de1a511e9e55d5139057cbf678"></a><br/></td></tr>
<tr class="separator:ga32e9d5de1a511e9e55d5139057cbf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c22d5d9f79b66be570336c6a7a7e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga17c22d5d9f79b66be570336c6a7a7e45">XADCPS_SEQ_CH_AUX09</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="memdesc:ga17c22d5d9f79b66be570336c6a7a7e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">10th Aux Channel  <a href="group__xadcps__v2__3.html#ga17c22d5d9f79b66be570336c6a7a7e45"></a><br/></td></tr>
<tr class="separator:ga17c22d5d9f79b66be570336c6a7a7e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d9f4d6e4f11ebbaaba1b1534f13951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gac0d9f4d6e4f11ebbaaba1b1534f13951">XADCPS_SEQ_CH_AUX10</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:gac0d9f4d6e4f11ebbaaba1b1534f13951"><td class="mdescLeft">&#160;</td><td class="mdescRight">11th Aux Channel  <a href="group__xadcps__v2__3.html#gac0d9f4d6e4f11ebbaaba1b1534f13951"></a><br/></td></tr>
<tr class="separator:gac0d9f4d6e4f11ebbaaba1b1534f13951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c543f7273ca6cb1c63c6f620ca692e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga58c543f7273ca6cb1c63c6f620ca692e">XADCPS_SEQ_CH_AUX11</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga58c543f7273ca6cb1c63c6f620ca692e"><td class="mdescLeft">&#160;</td><td class="mdescRight">12th Aux Channel  <a href="group__xadcps__v2__3.html#ga58c543f7273ca6cb1c63c6f620ca692e"></a><br/></td></tr>
<tr class="separator:ga58c543f7273ca6cb1c63c6f620ca692e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768e6bac230b084cf21de248f27f8673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga768e6bac230b084cf21de248f27f8673">XADCPS_SEQ_CH_AUX12</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga768e6bac230b084cf21de248f27f8673"><td class="mdescLeft">&#160;</td><td class="mdescRight">13th Aux Channel  <a href="group__xadcps__v2__3.html#ga768e6bac230b084cf21de248f27f8673"></a><br/></td></tr>
<tr class="separator:ga768e6bac230b084cf21de248f27f8673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac37e29dce2476a48690ef41b97a7b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaac37e29dce2476a48690ef41b97a7b98">XADCPS_SEQ_CH_AUX13</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gaac37e29dce2476a48690ef41b97a7b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">14th Aux Channel  <a href="group__xadcps__v2__3.html#gaac37e29dce2476a48690ef41b97a7b98"></a><br/></td></tr>
<tr class="separator:gaac37e29dce2476a48690ef41b97a7b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cb5a19ac5519a4ae9e593c23376fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga91cb5a19ac5519a4ae9e593c23376fab">XADCPS_SEQ_CH_AUX14</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga91cb5a19ac5519a4ae9e593c23376fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">15th Aux Channel  <a href="group__xadcps__v2__3.html#ga91cb5a19ac5519a4ae9e593c23376fab"></a><br/></td></tr>
<tr class="separator:ga91cb5a19ac5519a4ae9e593c23376fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf714c5db8c6585631b2b766350997408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf714c5db8c6585631b2b766350997408">XADCPS_SEQ_CH_AUX15</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaf714c5db8c6585631b2b766350997408"><td class="mdescLeft">&#160;</td><td class="mdescRight">16th Aux Channel  <a href="group__xadcps__v2__3.html#gaf714c5db8c6585631b2b766350997408"></a><br/></td></tr>
<tr class="separator:gaf714c5db8c6585631b2b766350997408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2814b6310385ac1a8bbd0aac365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaba7a2814b6310385ac1a8bbd0aac365f">XADCPS_SEQ00_CH_VALID_MASK</a>&#160;&#160;&#160;0x7FE1</td></tr>
<tr class="memdesc:gaba7a2814b6310385ac1a8bbd0aac365f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#gaba7a2814b6310385ac1a8bbd0aac365f"></a><br/></td></tr>
<tr class="separator:gaba7a2814b6310385ac1a8bbd0aac365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7f1fefcb7f5e722034c88b7a7564b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gafe7f1fefcb7f5e722034c88b7a7564b6">XADCPS_SEQ01_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:gafe7f1fefcb7f5e722034c88b7a7564b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#gafe7f1fefcb7f5e722034c88b7a7564b6"></a><br/></td></tr>
<tr class="separator:gafe7f1fefcb7f5e722034c88b7a7564b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca2ffee771035bb8e7ee56a479c871a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gafca2ffee771035bb8e7ee56a479c871a">XADCPS_SEQ02_CH_VALID_MASK</a>&#160;&#160;&#160;0x7FE0</td></tr>
<tr class="memdesc:gafca2ffee771035bb8e7ee56a479c871a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#gafca2ffee771035bb8e7ee56a479c871a"></a><br/></td></tr>
<tr class="separator:gafca2ffee771035bb8e7ee56a479c871a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce347c3573e6b961ee8d312ccbe7d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gafce347c3573e6b961ee8d312ccbe7d70">XADCPS_SEQ03_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:gafce347c3573e6b961ee8d312ccbe7d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#gafce347c3573e6b961ee8d312ccbe7d70"></a><br/></td></tr>
<tr class="separator:gafce347c3573e6b961ee8d312ccbe7d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f20b25b2f69684d1182d497002e667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaf5f20b25b2f69684d1182d497002e667">XADCPS_SEQ04_CH_VALID_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:gaf5f20b25b2f69684d1182d497002e667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#gaf5f20b25b2f69684d1182d497002e667"></a><br/></td></tr>
<tr class="separator:gaf5f20b25b2f69684d1182d497002e667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafadd9de4db08fdf0bd4be3ef4c4d663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaafadd9de4db08fdf0bd4be3ef4c4d663">XADCPS_SEQ05_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:gaafadd9de4db08fdf0bd4be3ef4c4d663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#gaafadd9de4db08fdf0bd4be3ef4c4d663"></a><br/></td></tr>
<tr class="separator:gaafadd9de4db08fdf0bd4be3ef4c4d663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8553753a5c70e8d00161ae1688449015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga8553753a5c70e8d00161ae1688449015">XADCPS_SEQ06_CH_VALID_MASK</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:ga8553753a5c70e8d00161ae1688449015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#ga8553753a5c70e8d00161ae1688449015"></a><br/></td></tr>
<tr class="separator:ga8553753a5c70e8d00161ae1688449015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852dd3c11100ed4eee99fb1605ae73dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga852dd3c11100ed4eee99fb1605ae73dc">XADCPS_SEQ07_CH_VALID_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="memdesc:ga852dd3c11100ed4eee99fb1605ae73dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the valid channels.  <a href="group__xadcps__v2__3.html#ga852dd3c11100ed4eee99fb1605ae73dc"></a><br/></td></tr>
<tr class="separator:ga852dd3c11100ed4eee99fb1605ae73dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1475d85c76b4a6a19ce81ce564cf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gada1475d85c76b4a6a19ce81ce564cf74">XADCPS_SEQ_CH_AUX_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gada1475d85c76b4a6a19ce81ce564cf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for the Aux Channel.  <a href="group__xadcps__v2__3.html#gada1475d85c76b4a6a19ce81ce564cf74"></a><br/></td></tr>
<tr class="separator:gada1475d85c76b4a6a19ce81ce564cf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OT Upper Alarm Threshold Register Bit Definitions</div></td></tr>
<tr class="memitem:ga96219db592fd9666efcaa621c6271391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga96219db592fd9666efcaa621c6271391">XADCPS_ATR_OT_UPPER_ENB_MASK</a>&#160;&#160;&#160;0x000F</td></tr>
<tr class="memdesc:ga96219db592fd9666efcaa621c6271391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for OT enable.  <a href="group__xadcps__v2__3.html#ga96219db592fd9666efcaa621c6271391"></a><br/></td></tr>
<tr class="separator:ga96219db592fd9666efcaa621c6271391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83018bb5be779a0d99a574d6377a820b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga83018bb5be779a0d99a574d6377a820b">XADCPS_ATR_OT_UPPER_VAL_MASK</a>&#160;&#160;&#160;0xFFF0</td></tr>
<tr class="memdesc:ga83018bb5be779a0d99a574d6377a820b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for OT value.  <a href="group__xadcps__v2__3.html#ga83018bb5be779a0d99a574d6377a820b"></a><br/></td></tr>
<tr class="separator:ga83018bb5be779a0d99a574d6377a820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d3ec5b26b629dea31fad655653db47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaa5d3ec5b26b629dea31fad655653db47">XADCPS_ATR_OT_UPPER_VAL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaa5d3ec5b26b629dea31fad655653db47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for OT value.  <a href="group__xadcps__v2__3.html#gaa5d3ec5b26b629dea31fad655653db47"></a><br/></td></tr>
<tr class="separator:gaa5d3ec5b26b629dea31fad655653db47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9e0bdc942e2132e429f4ba031beaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaae9e0bdc942e2132e429f4ba031beaf0">XADCPS_ATR_OT_UPPER_ENB_VAL</a>&#160;&#160;&#160;0x0003</td></tr>
<tr class="memdesc:gaae9e0bdc942e2132e429f4ba031beaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value for OT enable.  <a href="group__xadcps__v2__3.html#gaae9e0bdc942e2132e429f4ba031beaf0"></a><br/></td></tr>
<tr class="separator:gaae9e0bdc942e2132e429f4ba031beaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0d5d2796ac1fcde08cb7aa55e1a86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga8e0d5d2796ac1fcde08cb7aa55e1a86a">XADCPS_ATR_OT_UPPER_VAL_MAX</a>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="memdesc:ga8e0d5d2796ac1fcde08cb7aa55e1a86a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max OT value.  <a href="group__xadcps__v2__3.html#ga8e0d5d2796ac1fcde08cb7aa55e1a86a"></a><br/></td></tr>
<tr class="separator:ga8e0d5d2796ac1fcde08cb7aa55e1a86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">JTAG DRP Bit Definitions</div></td></tr>
<tr class="memitem:gadccc284765678674d44c61fb92e26a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gadccc284765678674d44c61fb92e26a16">XADCPS_JTAG_DATA_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:gadccc284765678674d44c61fb92e26a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the Data.  <a href="group__xadcps__v2__3.html#gadccc284765678674d44c61fb92e26a16"></a><br/></td></tr>
<tr class="separator:gadccc284765678674d44c61fb92e26a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7422365a1356d7b5cea7371aaaa218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#gaaa7422365a1356d7b5cea7371aaaa218">XADCPS_JTAG_ADDR_MASK</a>&#160;&#160;&#160;0x03FF0000</td></tr>
<tr class="memdesc:gaaa7422365a1356d7b5cea7371aaaa218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the Addr.  <a href="group__xadcps__v2__3.html#gaaa7422365a1356d7b5cea7371aaaa218"></a><br/></td></tr>
<tr class="separator:gaaa7422365a1356d7b5cea7371aaaa218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e14572547a0496bc085fb1bfb8db2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga6e14572547a0496bc085fb1bfb8db2d8">XADCPS_JTAG_ADDR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga6e14572547a0496bc085fb1bfb8db2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for the Addr.  <a href="group__xadcps__v2__3.html#ga6e14572547a0496bc085fb1bfb8db2d8"></a><br/></td></tr>
<tr class="separator:ga6e14572547a0496bc085fb1bfb8db2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22676da1317e9caf1f2474b8d1168f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga22676da1317e9caf1f2474b8d1168f30">XADCPS_JTAG_CMD_MASK</a>&#160;&#160;&#160;0x3C000000</td></tr>
<tr class="memdesc:ga22676da1317e9caf1f2474b8d1168f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the Cmd.  <a href="group__xadcps__v2__3.html#ga22676da1317e9caf1f2474b8d1168f30"></a><br/></td></tr>
<tr class="separator:ga22676da1317e9caf1f2474b8d1168f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19aa9635a8e4bc5613b3316620779a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga19aa9635a8e4bc5613b3316620779a6c">XADCPS_JTAG_CMD_WRITE_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga19aa9635a8e4bc5613b3316620779a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CMD Write.  <a href="group__xadcps__v2__3.html#ga19aa9635a8e4bc5613b3316620779a6c"></a><br/></td></tr>
<tr class="separator:ga19aa9635a8e4bc5613b3316620779a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e8183154dd76cba3f4de48e84119a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga47e8183154dd76cba3f4de48e84119a2">XADCPS_JTAG_CMD_READ_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:ga47e8183154dd76cba3f4de48e84119a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for CMD Read.  <a href="group__xadcps__v2__3.html#ga47e8183154dd76cba3f4de48e84119a2"></a><br/></td></tr>
<tr class="separator:ga47e8183154dd76cba3f4de48e84119a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19064798f0bb31d534a35d0acd187e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga19064798f0bb31d534a35d0acd187e7f">XADCPS_JTAG_CMD_SHIFT</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga19064798f0bb31d534a35d0acd187e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift for the Cmd.  <a href="group__xadcps__v2__3.html#ga19064798f0bb31d534a35d0acd187e7f"></a><br/></td></tr>
<tr class="separator:ga19064798f0bb31d534a35d0acd187e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Unlock Register Definitions</div></td></tr>
<tr class="memitem:ga9151bdf140d5948e8316d6ce1c0989ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga9151bdf140d5948e8316d6ce1c0989ac">XADCPS_UNLK_OFFSET</a>&#160;&#160;&#160;0x034</td></tr>
<tr class="memdesc:ga9151bdf140d5948e8316d6ce1c0989ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock Register.  <a href="group__xadcps__v2__3.html#ga9151bdf140d5948e8316d6ce1c0989ac"></a><br/></td></tr>
<tr class="separator:ga9151bdf140d5948e8316d6ce1c0989ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f16b5ac956bf5e0c0f65a51cc7cafa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xadcps__v2__3.html#ga3f16b5ac956bf5e0c0f65a51cc7cafa5">XADCPS_UNLK_VALUE</a>&#160;&#160;&#160;0x757BDF0D</td></tr>
<tr class="memdesc:ga3f16b5ac956bf5e0c0f65a51cc7cafa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock Value.  <a href="group__xadcps__v2__3.html#ga3f16b5ac956bf5e0c0f65a51cc7cafa5"></a><br/></td></tr>
<tr class="separator:ga3f16b5ac956bf5e0c0f65a51cc7cafa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
