Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 26 22:02:41 2023
| Host         : ArtanisaxLEGION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: seg_instance/seg_clk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_instance/uart_ip/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 636 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 64 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -21.926   -41593.375                   3012                 5004        0.121        0.000                      0                 5004        3.000        0.000                       0                  2381  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_in                   {0.000 5.000}        10.000          100.000         
  clk_10MHz_cpu_wiz_clk  {0.000 50.000}       100.000         10.000          
  clk_23MHz_cpu_wiz_clk  {0.000 21.739}       43.478          23.000          
  clk_46MHz_cpu_wiz_clk  {0.000 10.870}       21.739          46.000          
  clkfbout_cpu_wiz_clk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_10MHz_cpu_wiz_clk       74.160        0.000                      0                 2147        0.121        0.000                      0                 2147       49.020        0.000                       0                   884  
  clk_23MHz_cpu_wiz_clk       -3.966     -695.532                    264                 3108        0.157        0.000                      0                 3108       21.239        0.000                       0                  1425  
  clk_46MHz_cpu_wiz_clk       17.940        0.000                      0                  164        0.132        0.000                      0                  164       10.370        0.000                       0                   134  
  clkfbout_cpu_wiz_clk                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_23MHz_cpu_wiz_clk  clk_10MHz_cpu_wiz_clk      -21.358    -6091.107                    528                  528        0.193        0.000                      0                  528  
clk_10MHz_cpu_wiz_clk  clk_23MHz_cpu_wiz_clk      -21.926   -41573.641                   3010                 3056        0.140        0.000                      0                 3056  
clk_46MHz_cpu_wiz_clk  clk_23MHz_cpu_wiz_clk        6.449        0.000                      0                   66       10.514        0.000                      0                   66  
clk_10MHz_cpu_wiz_clk  clk_46MHz_cpu_wiz_clk      -10.795      -19.739                      2                    2        3.874        0.000                      0                    2  
clk_23MHz_cpu_wiz_clk  clk_46MHz_cpu_wiz_clk       -1.735       -1.735                      1                  228       10.263        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_10MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack       74.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.160ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.551ns  (logic 4.882ns (19.885%)  route 19.669ns (80.115%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 101.288 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    15.046 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.796    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    16.122 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    17.089 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.535    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.659 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.652 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.384    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.508 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    20.247    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.630    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.754 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    23.020 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545    24.565    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124    24.689 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.278    26.967    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.564   101.288    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.769    
                         clock uncertainty           -0.199   101.570    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.127    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.127    
                         arrival time                         -26.967    
  -------------------------------------------------------------------
                         slack                                 74.160    

Slack (MET) :             74.248ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.312ns  (logic 4.990ns (20.524%)  route 19.322ns (79.476%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 101.260 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262    11.811    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.935 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300    13.234    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.358 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592    13.951    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    14.075 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855    14.930    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118    15.048 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658    15.706    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326    16.032 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799    16.831    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153    16.984 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914    17.897    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327    18.224 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652    18.877    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    19.001 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551    19.552    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.676 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763    20.439    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.563 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320    21.883    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    22.007 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244    23.251    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.375 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.353    26.728    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536   101.260    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.741    
                         clock uncertainty           -0.199   101.542    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   100.976    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.976    
                         arrival time                         -26.728    
  -------------------------------------------------------------------
                         slack                                 74.248    

Slack (MET) :             74.249ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.628ns  (logic 4.882ns (19.823%)  route 19.746ns (80.177%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 101.452 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    15.046 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.796    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    16.122 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    17.089 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.535    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.659 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.652 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.384    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.508 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    20.247    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.630    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.754 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    23.020 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545    24.565    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124    24.689 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.355    27.043    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.728   101.452    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.934    
                         clock uncertainty           -0.199   101.735    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.292    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.292    
                         arrival time                         -27.043    
  -------------------------------------------------------------------
                         slack                                 74.249    

Slack (MET) :             74.301ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.264ns  (logic 4.990ns (20.565%)  route 19.274ns (79.435%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 101.265 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262    11.811    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.935 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300    13.234    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.358 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592    13.951    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    14.075 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855    14.930    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118    15.048 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658    15.706    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326    16.032 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799    16.831    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153    16.984 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914    17.897    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327    18.224 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652    18.877    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    19.001 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551    19.552    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.676 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763    20.439    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.563 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320    21.883    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    22.007 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244    23.251    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.375 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.305    26.680    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541   101.265    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.746    
                         clock uncertainty           -0.199   101.547    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   100.981    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.981    
                         arrival time                         -26.680    
  -------------------------------------------------------------------
                         slack                                 74.301    

Slack (MET) :             74.301ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.272ns  (logic 4.990ns (20.559%)  route 19.282ns (79.441%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 101.273 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262    11.811    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.935 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300    13.234    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.358 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592    13.951    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    14.075 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855    14.930    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118    15.048 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658    15.706    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326    16.032 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799    16.831    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153    16.984 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914    17.897    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327    18.224 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652    18.877    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    19.001 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551    19.552    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.676 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763    20.439    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.563 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320    21.883    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    22.007 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244    23.251    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.375 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.313    26.688    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.549   101.273    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.754    
                         clock uncertainty           -0.199   101.555    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.989    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.989    
                         arrival time                         -26.688    
  -------------------------------------------------------------------
                         slack                                 74.301    

Slack (MET) :             74.319ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.367ns  (logic 4.686ns (19.231%)  route 19.681ns (80.769%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 101.263 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178    15.019    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.143 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745    15.888    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.012 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884    16.896    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124    17.020 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717    17.738    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.862 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829    18.690    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.814 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474    19.288    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.412 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242    20.654    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.778 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836    21.614    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.738 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291    23.029    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124    23.153 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924    25.077    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.201 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.583    26.783    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539   101.263    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.744    
                         clock uncertainty           -0.199   101.545    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.102    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.102    
                         arrival time                         -26.783    
  -------------------------------------------------------------------
                         slack                                 74.319    

Slack (MET) :             74.340ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.532ns  (logic 4.882ns (19.900%)  route 19.650ns (80.100%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 101.448 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    15.046 f  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.796    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    16.122 f  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    17.089 f  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.535    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.659 f  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.652 f  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.384    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.508 f  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    20.247    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.371 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.630    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.754 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    23.020 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.762    24.782    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.124    24.906 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.042    26.948    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.724   101.448    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.930    
                         clock uncertainty           -0.199   101.731    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.288    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.288    
                         arrival time                         -26.948    
  -------------------------------------------------------------------
                         slack                                 74.340    

Slack (MET) :             74.344ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.345ns  (logic 4.882ns (20.054%)  route 19.463ns (79.946%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 101.265 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    15.046 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.796    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    16.122 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    17.089 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.535    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.659 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.652 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.384    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.508 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    20.247    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.371 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.630    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.754 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    23.020 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545    24.565    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124    24.689 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.072    26.760    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541   101.265    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.746    
                         clock uncertainty           -0.199   101.547    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.104    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.104    
                         arrival time                         -26.760    
  -------------------------------------------------------------------
                         slack                                 74.344    

Slack (MET) :             74.347ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.336ns  (logic 4.686ns (19.255%)  route 19.650ns (80.745%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 101.260 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178    15.019    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.143 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745    15.888    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.012 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884    16.896    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124    17.020 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717    17.738    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.862 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829    18.690    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.814 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474    19.288    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.412 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242    20.654    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.778 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836    21.614    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.738 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291    23.029    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124    23.153 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924    25.077    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.201 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.551    26.752    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536   101.260    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.741    
                         clock uncertainty           -0.199   101.542    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.099    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.099    
                         arrival time                         -26.752    
  -------------------------------------------------------------------
                         slack                                 74.347    

Slack (MET) :             74.383ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.497ns  (logic 4.686ns (19.129%)  route 19.811ns (80.871%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 101.456 - 100.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131    -0.353    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.229 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     8.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     9.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.670    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.794 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    13.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178    15.019    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.143 r  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745    15.888    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.012 r  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884    16.896    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124    17.020 r  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717    17.738    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.862 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829    18.690    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.814 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474    19.288    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.412 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242    20.654    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.778 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836    21.614    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.738 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291    23.029    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124    23.153 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           2.034    25.186    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    SLICE_X18Y46         LUT2 (Prop_lut2_I0_O)        0.124    25.310 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.602    26.912    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869    98.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    99.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    99.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.732   101.456    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.938    
                         clock uncertainty           -0.199   101.739    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   101.296    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        101.296    
                         arrival time                         -26.912    
  -------------------------------------------------------------------
                         slack                                 74.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.557    -0.546    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X33Y76         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.305    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X30Y75         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.824    -0.788    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y75         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.534    
    SLICE_X30Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.426    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.556    -0.547    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X33Y75         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.113    -0.292    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X30Y75         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.824    -0.788    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y75         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.534    
    SLICE_X30Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.425    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.839%)  route 0.136ns (49.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.560    -0.543    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y71         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.136    -0.265    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X30Y72         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.827    -0.785    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y72         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.276    -0.510    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.408    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.559    -0.544    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y71         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.270    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y72         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.827    -0.785    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y72         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.255    -0.531    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.414    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.556    -0.547    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X33Y75         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uart_instance/uart_ip/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.295    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X30Y75         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.824    -0.788    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y75         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.255    -0.534    
    SLICE_X30Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.440    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.557    -0.546    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y73         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.301    uart_instance/uart_ip/inst/upg_inst/s_axi_rdata[7]
    SLICE_X32Y74         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.824    -0.788    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X32Y74         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism              0.255    -0.534    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.078    -0.456    uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.557    -0.546    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y73         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.305    uart_instance/uart_ip/inst/upg_inst/s_axi_rdata[5]
    SLICE_X32Y74         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.824    -0.788    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X32Y74         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[5]/C
                         clock pessimism              0.255    -0.534    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.071    -0.463    uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.563    -0.540    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y72         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.320    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X14Y72         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.831    -0.781    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y72         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.540    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.060    -0.480    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.120%)  route 0.135ns (48.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.556    -0.547    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y75         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.135    -0.271    uart_instance/uart_ip/inst/upg_inst/s_axi_rdata[4]
    SLICE_X32Y74         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.824    -0.788    uart_instance/uart_ip/inst/upg_inst/upg_clk_i
    SLICE_X32Y74         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism              0.276    -0.513    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.075    -0.438    uart_instance/uart_ip/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.032%)  route 0.134ns (44.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.559    -0.544    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y71         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.246    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y72         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.827    -0.785    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y72         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.255    -0.531    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.416    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y12     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y12     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y4      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y4      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y69     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y69     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y69     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y69     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y72     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :          264  Failing Endpoints,  Worst Slack       -3.966ns,  Total Violation     -695.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.966ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.551ns  (logic 4.882ns (19.885%)  route 19.669ns (80.115%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 22.798 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.588    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    14.706 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.457    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    15.783 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.625    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.196    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.320 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.188    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.312 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.045    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.169 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    19.908    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.032 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.291    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.415 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.556    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    22.680 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545    24.225    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124    24.349 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.278    26.627    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.564    22.798    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.280    
                         clock uncertainty           -0.175    23.105    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.662    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -26.627    
  -------------------------------------------------------------------
                         slack                                 -3.966    

Slack (VIOLATED) :        -3.878ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.312ns  (logic 4.990ns (20.524%)  route 19.322ns (79.476%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 22.770 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262    11.471    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.595 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300    12.895    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.019 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592    13.611    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.735 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855    14.590    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118    14.708 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658    15.366    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326    15.692 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799    16.491    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153    16.644 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914    17.558    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327    17.885 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652    18.537    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.661 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551    19.213    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.337 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763    20.099    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.223 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320    21.543    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.667 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244    22.911    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.035 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.353    26.389    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536    22.770    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.252    
                         clock uncertainty           -0.175    23.077    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    22.511    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -26.389    
  -------------------------------------------------------------------
                         slack                                 -3.878    

Slack (VIOLATED) :        -3.877ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.628ns  (logic 4.882ns (19.823%)  route 19.746ns (80.177%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 22.963 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.588    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    14.706 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.457    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    15.783 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.625    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.196    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.320 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.188    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.312 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.045    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.169 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    19.908    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.032 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.291    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.415 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.556    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    22.680 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545    24.225    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124    24.349 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.355    26.704    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.728    22.963    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.444    
                         clock uncertainty           -0.175    23.269    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.826    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.826    
                         arrival time                         -26.704    
  -------------------------------------------------------------------
                         slack                                 -3.877    

Slack (VIOLATED) :        -3.825ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.264ns  (logic 4.990ns (20.565%)  route 19.274ns (79.435%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 22.775 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262    11.471    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.595 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300    12.895    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.019 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592    13.611    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.735 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855    14.590    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118    14.708 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658    15.366    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326    15.692 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799    16.491    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153    16.644 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914    17.558    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327    17.885 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652    18.537    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.661 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551    19.213    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.337 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763    20.099    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.223 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320    21.543    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.667 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244    22.911    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.035 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.305    26.340    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541    22.775    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.257    
                         clock uncertainty           -0.175    23.082    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    22.516    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -26.340    
  -------------------------------------------------------------------
                         slack                                 -3.825    

Slack (VIOLATED) :        -3.824ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.272ns  (logic 4.990ns (20.559%)  route 19.282ns (79.441%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 22.783 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262    11.471    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.595 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300    12.895    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.019 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592    13.611    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.735 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855    14.590    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118    14.708 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658    15.366    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326    15.692 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799    16.491    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153    16.644 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914    17.558    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327    17.885 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652    18.537    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.661 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551    19.213    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.337 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763    20.099    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124    20.223 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320    21.543    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    21.667 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244    22.911    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.035 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.313    26.348    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.549    22.783    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.265    
                         clock uncertainty           -0.175    23.090    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    22.524    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.524    
                         arrival time                         -26.348    
  -------------------------------------------------------------------
                         slack                                 -3.824    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.367ns  (logic 4.686ns (19.231%)  route 19.681ns (80.769%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 22.773 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178    14.680    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124    14.804 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745    15.549    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.673 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884    16.557    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124    16.681 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717    17.398    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.522 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829    18.351    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.475 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474    18.948    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.072 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242    20.314    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.438 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836    21.274    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.398 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291    22.689    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.813 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924    24.737    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124    24.861 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.583    26.444    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539    22.773    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.255    
                         clock uncertainty           -0.175    23.080    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.637    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.637    
                         arrival time                         -26.444    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.786ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.532ns  (logic 4.882ns (19.900%)  route 19.650ns (80.100%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 22.959 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.588    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    14.706 f  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.457    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    15.783 f  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.625    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    16.749 f  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.196    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.320 f  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.188    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.312 f  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.045    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.169 f  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    19.908    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.032 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.291    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.415 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.556    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    22.680 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.762    24.442    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.124    24.566 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.042    26.609    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.724    22.959    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.440    
                         clock uncertainty           -0.175    23.265    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.822    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.822    
                         arrival time                         -26.609    
  -------------------------------------------------------------------
                         slack                                 -3.786    

Slack (VIOLATED) :        -3.782ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.345ns  (logic 4.882ns (20.054%)  route 19.463ns (79.946%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 22.775 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087    14.588    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118    14.706 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751    15.457    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326    15.783 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843    16.625    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124    16.749 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446    17.196    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124    17.320 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869    18.188    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.312 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732    19.045    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.169 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739    19.908    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    20.032 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259    21.291    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    21.415 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142    22.556    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124    22.680 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545    24.225    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124    24.349 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.072    26.421    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541    22.775    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.257    
                         clock uncertainty           -0.175    23.082    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.639    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.639    
                         arrival time                         -26.421    
  -------------------------------------------------------------------
                         slack                                 -3.782    

Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.336ns  (logic 4.686ns (19.255%)  route 19.650ns (80.745%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 22.770 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178    14.680    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124    14.804 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745    15.549    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.673 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884    16.557    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124    16.681 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717    17.398    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.522 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829    18.351    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.475 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474    18.948    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.072 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242    20.314    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.438 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836    21.274    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.398 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291    22.689    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.813 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924    24.737    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124    24.861 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.551    26.413    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536    22.770    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.252    
                         clock uncertainty           -0.175    23.077    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.634    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                         -26.413    
  -------------------------------------------------------------------
                         slack                                 -3.779    

Slack (VIOLATED) :        -3.742ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        24.497ns  (logic 4.686ns (19.129%)  route 19.811ns (80.871%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 22.967 - 21.739 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903     8.984    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977    10.085    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122    11.331    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.455 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212    12.666    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587    13.378    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    13.502 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178    14.680    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124    14.804 r  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745    15.549    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.673 r  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884    16.557    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124    16.681 r  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717    17.398    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124    17.522 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829    18.351    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124    18.475 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474    18.948    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.072 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242    20.314    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.438 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836    21.274    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.398 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291    22.689    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.813 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           2.034    24.847    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    SLICE_X18Y46         LUT2 (Prop_lut2_I0_O)        0.124    24.971 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.602    26.573    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640    20.414    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.514 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630    21.143    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.234 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.732    22.967    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.448    
                         clock uncertainty           -0.175    23.273    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.830    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.830    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                 -3.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.559    -0.544    io_instance/clk_23MHz
    SLICE_X44Y68         FDCE                                         r  io_instance/kb_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  io_instance/kb_value_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.317    io_instance/kb_value_reg_n_0_[12]
    SLICE_X45Y68         FDRE                                         r  io_instance/write_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.827    -0.785    io_instance/clk_23MHz
    SLICE_X45Y68         FDRE                                         r  io_instance/write_data_reg[12]/C
                         clock pessimism              0.255    -0.531    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.057    -0.474    io_instance/write_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.556    -0.547    io_instance/clk_23MHz
    SLICE_X42Y71         FDCE                                         r  io_instance/kb_value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  io_instance/kb_value_reg[22]/Q
                         net (fo=1, routed)           0.115    -0.267    io_instance/kb_value_reg_n_0_[22]
    SLICE_X41Y70         FDRE                                         r  io_instance/write_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.827    -0.785    io_instance/clk_23MHz
    SLICE_X41Y70         FDRE                                         r  io_instance/write_data_reg[22]/C
                         clock pessimism              0.276    -0.510    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.072    -0.438    io_instance/write_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.561    -0.542    io_instance/clk_23MHz
    SLICE_X42Y66         FDCE                                         r  io_instance/kb_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.378 r  io_instance/kb_value_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.262    io_instance/kb_value_reg_n_0_[8]
    SLICE_X40Y66         FDRE                                         r  io_instance/write_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.831    -0.781    io_instance/clk_23MHz
    SLICE_X40Y66         FDRE                                         r  io_instance/write_data_reg[8]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.066    -0.440    io_instance/write_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.557    -0.546    io_instance/clk_23MHz
    SLICE_X42Y70         FDCE                                         r  io_instance/kb_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  io_instance/kb_value_reg[19]/Q
                         net (fo=1, routed)           0.116    -0.265    io_instance/kb_value_reg_n_0_[19]
    SLICE_X41Y70         FDRE                                         r  io_instance/write_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.827    -0.785    io_instance/clk_23MHz
    SLICE_X41Y70         FDRE                                         r  io_instance/write_data_reg[19]/C
                         clock pessimism              0.276    -0.510    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.066    -0.444    io_instance/write_data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.559    -0.544    io_instance/clk_23MHz
    SLICE_X42Y68         FDCE                                         r  io_instance/kb_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.380 r  io_instance/kb_value_reg[10]/Q
                         net (fo=1, routed)           0.122    -0.257    io_instance/kb_value_reg_n_0_[10]
    SLICE_X40Y68         FDRE                                         r  io_instance/write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.829    -0.783    io_instance/clk_23MHz
    SLICE_X40Y68         FDRE                                         r  io_instance/write_data_reg[10]/C
                         clock pessimism              0.276    -0.508    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.070    -0.438    io_instance/write_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.479%)  route 0.121ns (42.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.556    -0.547    io_instance/clk_23MHz
    SLICE_X42Y72         FDCE                                         r  io_instance/kb_value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  io_instance/kb_value_reg[31]/Q
                         net (fo=1, routed)           0.121    -0.261    io_instance/kb_value_reg_n_0_[31]
    SLICE_X40Y72         FDRE                                         r  io_instance/write_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.825    -0.787    io_instance/clk_23MHz
    SLICE_X40Y72         FDRE                                         r  io_instance/write_data_reg[31]/C
                         clock pessimism              0.276    -0.512    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.070    -0.442    io_instance/write_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 io_instance/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/state_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.356%)  route 0.262ns (55.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.630    -0.472    io_instance/clk_23MHz
    SLICE_X56Y48         FDCE                                         r  io_instance/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.308 r  io_instance/state_reg/Q
                         net (fo=19, routed)          0.262    -0.046    io_instance/io_en
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.045    -0.001 r  io_instance/state_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.001    io_instance/state_rep_i_1_n_0
    SLICE_X57Y56         FDCE                                         r  io_instance/state_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.779    io_instance/clk_23MHz
    SLICE_X57Y56         FDCE                                         r  io_instance/state_reg_rep/C
                         clock pessimism              0.505    -0.275    
    SLICE_X57Y56         FDCE (Hold_fdce_C_D)         0.091    -0.184    io_instance/state_reg_rep
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.989%)  route 0.113ns (35.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.560    -0.543    io_instance/clk_23MHz
    SLICE_X42Y67         FDCE                                         r  io_instance/kb_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  io_instance/kb_value_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.266    io_instance/kb_value_reg_n_0_[4]
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.045    -0.221 r  io_instance/write_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    io_instance/write_data[4]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  io_instance/write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.830    -0.782    io_instance/clk_23MHz
    SLICE_X41Y67         FDRE                                         r  io_instance/write_data_reg[4]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.092    -0.415    io_instance/write_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.192%)  route 0.112ns (34.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.560    -0.543    io_instance/clk_23MHz
    SLICE_X42Y67         FDCE                                         r  io_instance/kb_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  io_instance/kb_value_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.267    io_instance/kb_value_reg_n_0_[5]
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.045    -0.222 r  io_instance/write_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    io_instance/write_data[5]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  io_instance/write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.830    -0.782    io_instance/clk_23MHz
    SLICE_X41Y67         FDRE                                         r  io_instance/write_data_reg[5]/C
                         clock pessimism              0.276    -0.507    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.091    -0.416    io_instance/write_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 io_instance/buffer_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/kb_value_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.074%)  route 0.171ns (47.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.554    -0.549    io_instance/clk_23MHz
    SLICE_X49Y72         FDCE                                         r  io_instance/buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  io_instance/buffer_reg[31]/Q
                         net (fo=2, routed)           0.171    -0.236    io_instance/sb1/buffer_reg[31][30]
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  io_instance/sb1/kb_value[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    io_instance/sb1_n_5
    SLICE_X42Y72         FDCE                                         r  io_instance/kb_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.823    -0.789    io_instance/clk_23MHz
    SLICE_X42Y72         FDCE                                         r  io_instance/kb_value_reg[31]/C
                         clock pessimism              0.276    -0.514    
    SLICE_X42Y72         FDCE (Hold_fdce_C_D)         0.121    -0.393    io_instance/kb_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_23MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y12     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y7      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y7      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y4      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y4      if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y68     io_instance/kb_value_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y43     register_instance/registers_reg[9][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y42     register_instance/registers_reg[9][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y38     register_instance/registers_reg[9][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y43     register_instance/registers_reg[9][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y43     register_instance/registers_reg[9][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X29Y42     register_instance/registers_reg[9][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y68     io_instance/kb_value_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y68     io_instance/kb_value_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y68     io_instance/kb_value_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y62     sys_clock_instance/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X63Y62     sys_clock_instance/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X63Y62     sys_clock_instance/sys_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_46MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.940ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][22]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.337ns  (logic 0.785ns (23.524%)  route 2.552ns (76.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 31.151 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.506    13.345    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.508    31.151    vic_instance/CLK
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][22]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.641    
                         clock uncertainty           -0.154    31.486    
    SLICE_X47Y59         FDRE (Setup_fdre_C_CE)      -0.202    31.284    vic_instance/epc_all_reg[1][22]
  -------------------------------------------------------------------
                         required time                         31.284    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 17.940    

Slack (MET) :             17.940ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.337ns  (logic 0.785ns (23.524%)  route 2.552ns (76.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 31.151 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.506    13.345    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.508    31.151    vic_instance/CLK
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][30]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.641    
                         clock uncertainty           -0.154    31.486    
    SLICE_X47Y59         FDRE (Setup_fdre_C_CE)      -0.202    31.284    vic_instance/epc_all_reg[1][30]
  -------------------------------------------------------------------
                         required time                         31.284    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                 17.940    

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.204ns  (logic 0.785ns (24.500%)  route 2.419ns (75.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.373    13.212    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][13]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.639    
                         clock uncertainty           -0.154    31.484    
    SLICE_X46Y62         FDRE (Setup_fdre_C_CE)      -0.164    31.320    vic_instance/epc_all_reg[1][13]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 18.109    

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.204ns  (logic 0.785ns (24.500%)  route 2.419ns (75.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.373    13.212    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][15]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.639    
                         clock uncertainty           -0.154    31.484    
    SLICE_X46Y62         FDRE (Setup_fdre_C_CE)      -0.164    31.320    vic_instance/epc_all_reg[1][15]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 18.109    

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.204ns  (logic 0.785ns (24.500%)  route 2.419ns (75.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.373    13.212    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][19]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.639    
                         clock uncertainty           -0.154    31.484    
    SLICE_X46Y62         FDRE (Setup_fdre_C_CE)      -0.164    31.320    vic_instance/epc_all_reg[1][19]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 18.109    

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][24]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.204ns  (logic 0.785ns (24.500%)  route 2.419ns (75.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.373    13.212    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][24]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.639    
                         clock uncertainty           -0.154    31.484    
    SLICE_X46Y62         FDRE (Setup_fdre_C_CE)      -0.164    31.320    vic_instance/epc_all_reg[1][24]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 18.109    

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][28]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.204ns  (logic 0.785ns (24.500%)  route 2.419ns (75.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.373    13.212    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][28]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.639    
                         clock uncertainty           -0.154    31.484    
    SLICE_X46Y62         FDRE (Setup_fdre_C_CE)      -0.164    31.320    vic_instance/epc_all_reg[1][28]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 18.109    

Slack (MET) :             18.109ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][31]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.204ns  (logic 0.785ns (24.500%)  route 2.419ns (75.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.373    13.212    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][31]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.639    
                         clock uncertainty           -0.154    31.484    
    SLICE_X46Y62         FDRE (Setup_fdre_C_CE)      -0.164    31.320    vic_instance/epc_all_reg[1][31]
  -------------------------------------------------------------------
                         required time                         31.320    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 18.109    

Slack (MET) :             18.221ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.055ns  (logic 0.785ns (25.695%)  route 2.270ns (74.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 31.150 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.224    13.063    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  vic_instance/epc_all_reg[1][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507    31.150    vic_instance/CLK
    SLICE_X49Y61         FDRE                                         r  vic_instance/epc_all_reg[1][18]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.640    
                         clock uncertainty           -0.154    31.485    
    SLICE_X49Y61         FDRE (Setup_fdre_C_CE)      -0.202    31.283    vic_instance/epc_all_reg[1][18]
  -------------------------------------------------------------------
                         required time                         31.283    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 18.221    

Slack (MET) :             18.221ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.055ns  (logic 0.785ns (25.695%)  route 2.270ns (74.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 31.150 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.484    10.492 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.046    11.538    vic_instance/state[1]
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.301    11.839 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.224    13.063    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  vic_instance/epc_all_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507    31.150    vic_instance/CLK
    SLICE_X49Y61         FDRE                                         r  vic_instance/epc_all_reg[1][27]/C  (IS_INVERTED)
                         clock pessimism              0.489    31.640    
                         clock uncertainty           -0.154    31.485    
    SLICE_X49Y61         FDRE (Setup_fdre_C_CE)      -0.202    31.283    vic_instance/epc_all_reg[1][27]
  -------------------------------------------------------------------
                         required time                         31.283    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 18.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][7]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.244ns  (logic 0.191ns (78.294%)  route 0.053ns (21.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X52Y58         FDRE                                         r  vic_instance/epc_all_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.146    10.474 r  vic_instance/epc_all_reg[1][7]/Q
                         net (fo=1, routed)           0.053    10.527    vic_instance/epc_all_reg_n_0_[1][7]
    SLICE_X53Y58         LUT5 (Prop_lut5_I2_O)        0.045    10.572 r  vic_instance/epc[7]_i_1/O
                         net (fo=1, routed)           0.000    10.572    vic_instance/epc[7]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  vic_instance/epc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    10.088    vic_instance/CLK
    SLICE_X53Y58         FDCE                                         r  vic_instance/epc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.341    
    SLICE_X53Y58         FDCE (Hold_fdce_C_D)         0.099    10.440    vic_instance/epc_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.440    
                         arrival time                          10.572    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][10]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 10.329 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    10.329    vic_instance/CLK
    SLICE_X51Y59         FDRE                                         r  vic_instance/epc_all_reg[3][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.146    10.475 r  vic_instance/epc_all_reg[3][10]/Q
                         net (fo=1, routed)           0.087    10.562    vic_instance/epc_all_reg_n_0_[3][10]
    SLICE_X50Y59         LUT5 (Prop_lut5_I0_O)        0.045    10.607 r  vic_instance/epc[10]_i_1/O
                         net (fo=1, routed)           0.000    10.607    vic_instance/epc[10]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  vic_instance/epc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X50Y59         FDCE                                         r  vic_instance/epc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.342    
    SLICE_X50Y59         FDCE (Hold_fdce_C_D)         0.124    10.466    vic_instance/epc_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.466    
                         arrival time                          10.607    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[7][11]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 10.090 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 10.329 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    10.329    vic_instance/CLK
    SLICE_X47Y60         FDRE                                         r  vic_instance/epc_all_reg[7][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.146    10.475 r  vic_instance/epc_all_reg[7][11]/Q
                         net (fo=1, routed)           0.087    10.562    vic_instance/epc_all_reg_n_0_[7][11]
    SLICE_X46Y60         LUT5 (Prop_lut5_I4_O)        0.045    10.607 r  vic_instance/epc[11]_i_1/O
                         net (fo=1, routed)           0.000    10.607    vic_instance/epc[11]_i_1_n_0
    SLICE_X46Y60         FDCE                                         r  vic_instance/epc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    10.090    vic_instance/CLK
    SLICE_X46Y60         FDCE                                         r  vic_instance/epc_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.342    
    SLICE_X46Y60         FDCE (Hold_fdce_C_D)         0.124    10.466    vic_instance/epc_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.466    
                         arrival time                          10.607    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X51Y61         FDRE                                         r  vic_instance/epc_all_reg[3][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.146    10.474 r  vic_instance/epc_all_reg[3][18]/Q
                         net (fo=1, routed)           0.087    10.561    vic_instance/epc_all_reg_n_0_[3][18]
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.045    10.606 r  vic_instance/epc[18]_i_1/O
                         net (fo=1, routed)           0.000    10.606    vic_instance/epc[18]_i_1_n_0
    SLICE_X50Y61         FDCE                                         r  vic_instance/epc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    10.088    vic_instance/CLK
    SLICE_X50Y61         FDCE                                         r  vic_instance/epc_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.341    
    SLICE_X50Y61         FDCE (Hold_fdce_C_D)         0.124    10.465    vic_instance/epc_reg[18]
  -------------------------------------------------------------------
                         required time                        -10.465    
                         arrival time                          10.606    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][19]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.263ns  (logic 0.212ns (80.577%)  route 0.051ns (19.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X46Y62         FDRE                                         r  vic_instance/epc_all_reg[1][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.167    10.495 r  vic_instance/epc_all_reg[1][19]/Q
                         net (fo=1, routed)           0.051    10.546    vic_instance/epc_all_reg_n_0_[1][19]
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.045    10.591 r  vic_instance/epc[19]_i_1/O
                         net (fo=1, routed)           0.000    10.591    vic_instance/epc[19]_i_1_n_0
    SLICE_X47Y62         FDCE                                         r  vic_instance/epc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    10.088    vic_instance/CLK
    SLICE_X47Y62         FDCE                                         r  vic_instance/epc_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.341    
    SLICE_X47Y62         FDCE (Hold_fdce_C_D)         0.098    10.439    vic_instance/epc_reg[19]
  -------------------------------------------------------------------
                         required time                        -10.439    
                         arrival time                          10.591    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.276ns  (logic 0.191ns (69.220%)  route 0.085ns (30.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X52Y58         FDRE                                         r  vic_instance/epc_all_reg[1][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.146    10.474 r  vic_instance/epc_all_reg[1][8]/Q
                         net (fo=1, routed)           0.085    10.559    vic_instance/epc_all_reg_n_0_[1][8]
    SLICE_X53Y58         LUT5 (Prop_lut5_I2_O)        0.045    10.604 r  vic_instance/epc[8]_i_1/O
                         net (fo=1, routed)           0.000    10.604    vic_instance/epc[8]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  vic_instance/epc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    10.088    vic_instance/CLK
    SLICE_X53Y58         FDCE                                         r  vic_instance/epc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.341    
    SLICE_X53Y58         FDCE (Hold_fdce_C_D)         0.099    10.440    vic_instance/epc_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.440    
                         arrival time                          10.604    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 10.087 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 10.327 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    10.327    vic_instance/CLK
    SLICE_X52Y61         FDRE                                         r  vic_instance/epc_all_reg[1][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.146    10.473 r  vic_instance/epc_all_reg[1][16]/Q
                         net (fo=1, routed)           0.086    10.559    vic_instance/epc_all_reg_n_0_[1][16]
    SLICE_X53Y61         LUT5 (Prop_lut5_I2_O)        0.045    10.604 r  vic_instance/epc[16]_i_1/O
                         net (fo=1, routed)           0.000    10.604    vic_instance/epc[16]_i_1_n_0
    SLICE_X53Y61         FDCE                                         r  vic_instance/epc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.087    vic_instance/CLK
    SLICE_X53Y61         FDCE                                         r  vic_instance/epc_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.340    
    SLICE_X53Y61         FDCE (Hold_fdce_C_D)         0.098    10.438    vic_instance/epc_reg[16]
  -------------------------------------------------------------------
                         required time                        -10.438    
                         arrival time                          10.604    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 10.087 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 10.327 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    10.327    vic_instance/CLK
    SLICE_X52Y60         FDRE                                         r  vic_instance/epc_all_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.146    10.473 r  vic_instance/epc_all_reg[1][2]/Q
                         net (fo=1, routed)           0.086    10.559    vic_instance/epc_all_reg_n_0_[1][2]
    SLICE_X53Y60         LUT5 (Prop_lut5_I2_O)        0.045    10.604 r  vic_instance/epc[2]_i_1/O
                         net (fo=1, routed)           0.000    10.604    vic_instance/epc[2]_i_1_n_0
    SLICE_X53Y60         FDCE                                         r  vic_instance/epc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.087    vic_instance/CLK
    SLICE_X53Y60         FDCE                                         r  vic_instance/epc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.340    
    SLICE_X53Y60         FDCE (Hold_fdce_C_D)         0.098    10.438    vic_instance/epc_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.438    
                         arrival time                          10.604    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][15]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.320%)  route 0.097ns (33.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 10.090 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 10.329 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    10.329    vic_instance/CLK
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.146    10.475 r  vic_instance/epc_all_reg[3][15]/Q
                         net (fo=1, routed)           0.097    10.572    vic_instance/epc_all_reg_n_0_[3][15]
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.045    10.617 r  vic_instance/epc[15]_i_1/O
                         net (fo=1, routed)           0.000    10.617    vic_instance/epc[15]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  vic_instance/epc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    10.090    vic_instance/CLK
    SLICE_X47Y61         FDCE                                         r  vic_instance/epc_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.255    10.345    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.099    10.444    vic_instance/epc_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.444    
                         arrival time                          10.617    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.565ns  (logic 0.212ns (37.555%)  route 0.353ns (62.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/current_interrupt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.167    10.495 r  vic_instance/current_interrupt_reg[2]/Q
                         net (fo=35, routed)          0.353    10.847    vic_instance/current_interrupt_reg_n_0_[2]
    SLICE_X50Y59         LUT5 (Prop_lut5_I1_O)        0.045    10.892 r  vic_instance/epc[12]_i_1/O
                         net (fo=1, routed)           0.000    10.892    vic_instance/epc[12]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  vic_instance/epc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X50Y59         FDCE                                         r  vic_instance/epc_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.505    10.594    
    SLICE_X50Y59         FDCE (Hold_fdce_C_D)         0.125    10.719    vic_instance/epc_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          10.892    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_46MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 10.870 }
Period(ns):         21.739
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         21.739      19.584     BUFGCTRL_X0Y3    cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         21.739      20.490     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X46Y62     vic_instance/epc_all_reg[1][19]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X52Y58     vic_instance/epc_all_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X50Y60     vic_instance/epc_all_reg[1][20]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X50Y60     vic_instance/epc_all_reg[1][21]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X47Y59     vic_instance/epc_all_reg[1][22]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X50Y60     vic_instance/epc_all_reg[1][23]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X46Y62     vic_instance/epc_all_reg[1][24]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X50Y60     vic_instance/epc_all_reg[1][25]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       21.739      191.621    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X50Y60     vic_instance/epc_all_reg[1][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X50Y60     vic_instance/epc_all_reg[1][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X47Y59     vic_instance/epc_all_reg[1][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X50Y60     vic_instance/epc_all_reg[1][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X50Y60     vic_instance/epc_all_reg[1][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y61     vic_instance/epc_all_reg[1][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X50Y60     vic_instance/epc_all_reg[1][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y58     vic_instance/epc_all_reg[1][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y61     vic_instance/epc_all_reg[1][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y61     vic_instance/epc_all_reg[1][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y60     vic_instance/epc_all_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y60     vic_instance/epc_all_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X46Y62     vic_instance/epc_all_reg[1][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y60     vic_instance/epc_all_reg[1][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_wiz_clk
  To Clock:  clkfbout_cpu_wiz_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_wiz_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    cpu_clk_instance/cpu_wiz_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_10MHz_cpu_wiz_clk

Setup :          528  Failing Endpoints,  Worst Slack      -21.358ns,  Total Violation    -6091.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.358ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.551ns  (logic 4.882ns (19.885%)  route 19.669ns (80.115%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 701.288 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   710.241    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   710.359 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   711.109    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   711.435 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   712.278    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   712.402 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   712.848    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   712.972 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   713.841    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   713.965 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   714.697    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.821 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   715.560    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   715.684 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   716.943    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   717.067 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   718.209    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   718.333 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545   719.878    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124   720.002 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.278   722.280    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.564   701.288    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.684    
                         clock uncertainty           -0.319   701.365    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   700.922    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.922    
                         arrival time                        -722.280    
  -------------------------------------------------------------------
                         slack                                -21.358    

Slack (VIOLATED) :        -21.270ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.312ns  (logic 4.990ns (20.524%)  route 19.322ns (79.476%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 701.260 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262   707.123    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124   707.247 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300   708.547    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   708.671 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592   709.264    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124   709.388 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855   710.242    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118   710.360 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658   711.019    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326   711.345 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799   712.144    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153   712.297 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914   713.210    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327   713.537 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652   714.189    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   714.313 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551   714.865    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124   714.989 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763   715.752    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124   715.876 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320   717.195    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124   717.319 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244   718.564    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   718.688 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.353   722.041    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536   701.260    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.656    
                         clock uncertainty           -0.319   701.337    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   700.771    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.771    
                         arrival time                        -722.041    
  -------------------------------------------------------------------
                         slack                                -21.270    

Slack (VIOLATED) :        -21.269ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.628ns  (logic 4.882ns (19.823%)  route 19.746ns (80.177%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 701.452 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   710.241    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   710.359 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   711.109    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   711.435 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   712.278    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   712.402 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   712.848    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   712.972 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   713.841    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   713.965 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   714.697    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.821 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   715.560    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   715.684 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   716.943    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   717.067 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   718.209    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   718.333 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545   719.878    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124   720.002 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.355   722.356    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.728   701.452    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.848    
                         clock uncertainty           -0.319   701.530    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.087    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.087    
                         arrival time                        -722.356    
  -------------------------------------------------------------------
                         slack                                -21.269    

Slack (VIOLATED) :        -21.217ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.264ns  (logic 4.990ns (20.565%)  route 19.274ns (79.435%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 701.265 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262   707.123    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124   707.247 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300   708.547    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   708.671 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592   709.264    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124   709.388 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855   710.242    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118   710.360 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658   711.019    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326   711.345 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799   712.144    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153   712.297 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914   713.210    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327   713.537 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652   714.189    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   714.313 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551   714.865    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124   714.989 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763   715.752    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124   715.876 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320   717.195    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124   717.319 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244   718.564    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   718.688 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.305   721.993    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541   701.265    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.661    
                         clock uncertainty           -0.319   701.342    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   700.776    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.776    
                         arrival time                        -721.993    
  -------------------------------------------------------------------
                         slack                                -21.217    

Slack (VIOLATED) :        -21.216ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.272ns  (logic 4.990ns (20.559%)  route 19.282ns (79.441%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 701.273 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262   707.123    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124   707.247 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300   708.547    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   708.671 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592   709.264    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124   709.388 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855   710.242    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118   710.360 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658   711.019    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326   711.345 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799   712.144    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153   712.297 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914   713.210    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327   713.537 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652   714.189    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   714.313 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551   714.865    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124   714.989 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763   715.752    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124   715.876 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320   717.195    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124   717.319 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244   718.564    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   718.688 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.313   722.001    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.549   701.273    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.669    
                         clock uncertainty           -0.319   701.350    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   700.784    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.784    
                         arrival time                        -722.000    
  -------------------------------------------------------------------
                         slack                                -21.216    

Slack (VIOLATED) :        -21.199ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.367ns  (logic 4.686ns (19.231%)  route 19.681ns (80.769%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 701.263 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178   710.332    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124   710.456 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745   711.201    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124   711.325 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884   712.209    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124   712.333 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717   713.051    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124   713.175 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829   714.003    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124   714.127 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474   714.601    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.725 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242   715.966    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124   716.091 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836   716.927    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124   717.051 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291   718.342    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124   718.466 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924   720.390    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124   720.514 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.583   722.096    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539   701.263    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.659    
                         clock uncertainty           -0.319   701.340    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   700.897    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.897    
                         arrival time                        -722.096    
  -------------------------------------------------------------------
                         slack                                -21.199    

Slack (VIOLATED) :        -21.178ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.532ns  (logic 4.882ns (19.900%)  route 19.650ns (80.100%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 701.448 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   710.241    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   710.359 f  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   711.109    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   711.435 f  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   712.278    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   712.402 f  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   712.848    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   712.972 f  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   713.841    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   713.965 f  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   714.697    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.821 f  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   715.560    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   715.684 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   716.943    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   717.067 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   718.209    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   718.333 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.762   720.095    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.124   720.219 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.042   722.261    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.724   701.448    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.844    
                         clock uncertainty           -0.319   701.526    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.083    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.083    
                         arrival time                        -722.261    
  -------------------------------------------------------------------
                         slack                                -21.178    

Slack (VIOLATED) :        -21.174ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.345ns  (logic 4.882ns (20.054%)  route 19.463ns (79.946%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 701.265 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   710.241    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   710.359 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   711.109    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   711.435 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   712.278    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   712.402 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   712.848    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   712.972 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   713.841    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   713.965 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   714.697    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.821 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   715.560    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   715.684 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   716.943    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   717.067 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   718.209    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   718.333 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545   719.878    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124   720.002 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.072   722.073    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541   701.265    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.661    
                         clock uncertainty           -0.319   701.342    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   700.899    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.899    
                         arrival time                        -722.073    
  -------------------------------------------------------------------
                         slack                                -21.174    

Slack (VIOLATED) :        -21.171ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.336ns  (logic 4.686ns (19.255%)  route 19.650ns (80.745%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 701.260 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178   710.332    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124   710.456 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745   711.201    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124   711.325 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884   712.209    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124   712.333 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717   713.051    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124   713.175 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829   714.003    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124   714.127 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474   714.601    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.725 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242   715.966    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124   716.091 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836   716.927    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124   717.051 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291   718.342    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124   718.466 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924   720.390    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124   720.514 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.551   722.065    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536   701.260    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.656    
                         clock uncertainty           -0.319   701.337    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   700.894    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.894    
                         arrival time                        -722.065    
  -------------------------------------------------------------------
                         slack                                -21.171    

Slack (VIOLATED) :        -21.134ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        24.497ns  (logic 4.686ns (19.129%)  route 19.811ns (80.871%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 701.456 - 700.000 ) 
    Source Clock Delay      (SCD):    2.076ns = ( 697.728 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791   694.959    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.083 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   695.789    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   695.885 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   697.728    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.182 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   701.714    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   701.838 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   702.188    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   702.312 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   703.609    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   703.733 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   704.636    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   704.760 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   705.737    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   705.862 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   706.983    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   707.107 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   708.319    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   708.443 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   709.030    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   709.154 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178   710.332    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124   710.456 r  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745   711.201    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124   711.325 r  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884   712.209    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124   712.333 r  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717   713.051    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124   713.175 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829   714.003    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124   714.127 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474   714.601    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124   714.725 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242   715.966    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124   716.091 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836   716.927    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124   717.051 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291   718.342    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124   718.466 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           2.034   720.499    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    SLICE_X18Y46         LUT2 (Prop_lut2_I0_O)        0.124   720.623 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.602   722.225    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.869   698.903    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   699.003 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   699.633    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.724 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.732   701.456    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.852    
                         clock uncertainty           -0.319   701.534    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   701.091    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        701.091    
                         arrival time                        -722.225    
  -------------------------------------------------------------------
                         slack                                -21.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.186ns (7.194%)  route 2.400ns (92.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.556    -0.547    io_instance/clk_23MHz
    SLICE_X45Y72         FDRE                                         r  io_instance/write_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  io_instance/write_data_reg[28]/Q
                         net (fo=1, routed)           1.082     0.676    uart_instance/io_write_data[28]
    SLICE_X43Y62         LUT5 (Prop_lut5_I1_O)        0.045     0.721 r  uart_instance/dmem_i_20/O
                         net (fo=4, routed)           1.318     2.039    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.874     0.674    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.231    
                         clock uncertainty            0.319     1.550    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.846    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 io_instance/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.186ns (7.283%)  route 2.368ns (92.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.558    -0.545    io_instance/clk_23MHz
    SLICE_X40Y69         FDRE                                         r  io_instance/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  io_instance/addr_reg[5]/Q
                         net (fo=1, routed)           1.086     0.682    uart_instance/addr[3]
    SLICE_X31Y63         LUT5 (Prop_lut5_I1_O)        0.045     0.727 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          1.282     2.009    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y8          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.956     0.756    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.313    
                         clock uncertainty            0.319     1.632    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.815    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.186ns (7.170%)  route 2.408ns (92.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.556    -0.547    io_instance/clk_23MHz
    SLICE_X45Y72         FDRE                                         r  io_instance/write_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  io_instance/write_data_reg[28]/Q
                         net (fo=1, routed)           1.082     0.676    uart_instance/io_write_data[28]
    SLICE_X43Y62         LUT5 (Prop_lut5_I1_O)        0.045     0.721 r  uart_instance/dmem_i_20/O
                         net (fo=4, routed)           1.326     2.047    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.870     0.670    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.227    
                         clock uncertainty            0.319     1.546    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.842    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.186ns (7.145%)  route 2.417ns (92.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.558    -0.545    io_instance/clk_23MHz
    SLICE_X44Y69         FDRE                                         r  io_instance/write_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  io_instance/write_data_reg[18]/Q
                         net (fo=1, routed)           1.046     0.642    uart_instance/io_write_data[18]
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.045     0.687 r  uart_instance/dmem_i_30/O
                         net (fo=4, routed)           1.372     2.059    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.864     0.664    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.221    
                         clock uncertainty            0.319     1.540    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.836    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.186ns (7.099%)  route 2.434ns (92.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.561    -0.542    io_instance/clk_23MHz
    SLICE_X40Y66         FDRE                                         r  io_instance/write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  io_instance/write_data_reg[8]/Q
                         net (fo=1, routed)           1.009     0.609    uart_instance/io_write_data[8]
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.045     0.654 r  uart_instance/dmem_i_40/O
                         net (fo=4, routed)           1.425     2.079    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.881     0.681    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.238    
                         clock uncertainty            0.319     1.557    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.853    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.186ns (7.078%)  route 2.442ns (92.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.556    -0.547    io_instance/clk_23MHz
    SLICE_X45Y72         FDRE                                         r  io_instance/write_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  io_instance/write_data_reg[26]/Q
                         net (fo=1, routed)           1.158     0.753    uart_instance/io_write_data[26]
    SLICE_X43Y57         LUT5 (Prop_lut5_I1_O)        0.045     0.798 r  uart_instance/dmem_i_22/O
                         net (fo=4, routed)           1.283     2.081    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.874     0.674    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.231    
                         clock uncertainty            0.319     1.550    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.846    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.186ns (7.085%)  route 2.439ns (92.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.557    -0.546    io_instance/clk_23MHz
    SLICE_X41Y70         FDRE                                         r  io_instance/write_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  io_instance/write_data_reg[21]/Q
                         net (fo=1, routed)           1.080     0.675    uart_instance/io_write_data[21]
    SLICE_X41Y64         LUT5 (Prop_lut5_I1_O)        0.045     0.720 r  uart_instance/dmem_i_27/O
                         net (fo=4, routed)           1.359     2.080    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.864     0.664    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.221    
                         clock uncertainty            0.319     1.540    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.836    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.186ns (6.841%)  route 2.533ns (93.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.559    -0.544    io_instance/clk_23MHz
    SLICE_X40Y68         FDRE                                         r  io_instance/write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  io_instance/write_data_reg[10]/Q
                         net (fo=1, routed)           1.121     0.719    uart_instance/io_write_data[10]
    SLICE_X40Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.764 r  uart_instance/dmem_i_38/O
                         net (fo=4, routed)           1.412     2.175    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.954     0.754    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.311    
                         clock uncertainty            0.319     1.630    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.926    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 if_instance/pc_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@500.000ns - clk_23MHz_cpu_wiz_clk fall@500.000ns)
  Data Path Delay:        2.542ns  (logic 0.191ns (7.512%)  route 2.351ns (92.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns = ( 500.693 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 499.460 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clk_in (IN)
                         net (fo=0)                   0.000   500.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375   498.377 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495   498.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   498.898 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563   499.460    if_instance/clk_23MHz
    SLICE_X51Y54         FDCE                                         r  if_instance/pc_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.146   499.606 r  if_instance/pc_reg[3]/Q
                         net (fo=3, routed)           1.081   500.688    uart_instance/Q[1]
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.045   500.733 r  uart_instance/imem_i_15/O
                         net (fo=15, routed)          1.270   502.003    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y11         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clk_in (IN)
                         net (fo=0)                   0.000   500.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   500.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161   497.820 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540   498.359    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   498.388 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.041   499.429    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056   499.485 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.300   499.786    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029   499.815 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.878   500.693    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557   501.250    
                         clock uncertainty            0.319   501.569    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   501.752    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.752    
                         arrival time                         502.003    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.186ns (7.041%)  route 2.456ns (92.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.560    -0.543    io_instance/clk_23MHz
    SLICE_X41Y67         FDRE                                         r  io_instance/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  io_instance/write_data_reg[5]/Q
                         net (fo=1, routed)           1.039     0.637    uart_instance/io_write_data[5]
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.045     0.682 r  uart_instance/dmem_i_43/O
                         net (fo=4, routed)           1.417     2.099    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.023    -0.589    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.533 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.304    -0.229    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.200 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.867     0.667    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.224    
                         clock uncertainty            0.319     1.543    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.839    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :         3010  Failing Endpoints,  Worst Slack      -21.926ns,  Total Violation   -41573.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -21.926ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.551ns  (logic 4.882ns (19.885%)  route 19.669ns (80.115%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.059ns = ( 805.407 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   814.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   815.046 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   815.797    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   816.123 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   816.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   817.089 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   817.536    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   817.660 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   818.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.652 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   819.385    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.509 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   820.248    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   820.372 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   821.631    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   821.755 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   822.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   823.020 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545   824.565    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124   824.689 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.278   826.968    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.564   805.407    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.803    
                         clock uncertainty           -0.319   805.484    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.041    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.041    
                         arrival time                        -826.967    
  -------------------------------------------------------------------
                         slack                                -21.926    

Slack (VIOLATED) :        -21.838ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.312ns  (logic 4.990ns (20.524%)  route 19.322ns (79.476%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 805.379 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262   811.811    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124   811.935 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300   813.235    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   813.359 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592   813.951    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124   814.075 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855   814.930    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118   815.048 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658   815.706    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326   816.032 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799   816.831    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153   816.984 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914   817.898    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327   818.225 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652   818.877    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   819.001 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551   819.552    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124   819.676 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763   820.439    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124   820.563 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320   821.883    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124   822.007 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244   823.251    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   823.375 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.353   826.729    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536   805.379    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.775    
                         clock uncertainty           -0.319   805.456    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   804.890    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.890    
                         arrival time                        -826.728    
  -------------------------------------------------------------------
                         slack                                -21.838    

Slack (VIOLATED) :        -21.838ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.628ns  (logic 4.882ns (19.823%)  route 19.746ns (80.177%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 805.571 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   814.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   815.046 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   815.797    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   816.123 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   816.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   817.089 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   817.536    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   817.660 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   818.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.652 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   819.385    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.509 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   820.248    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   820.372 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   821.631    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   821.755 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   822.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   823.020 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545   824.565    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124   824.689 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.355   827.044    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.728   805.571    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.967    
                         clock uncertainty           -0.319   805.649    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.206    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.206    
                         arrival time                        -827.043    
  -------------------------------------------------------------------
                         slack                                -21.838    

Slack (VIOLATED) :        -21.785ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.264ns  (logic 4.990ns (20.565%)  route 19.274ns (79.435%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 805.384 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262   811.811    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124   811.935 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300   813.235    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   813.359 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592   813.951    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124   814.075 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855   814.930    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118   815.048 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658   815.706    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326   816.032 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799   816.831    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153   816.984 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914   817.898    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327   818.225 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652   818.877    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   819.001 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551   819.552    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124   819.676 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763   820.439    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124   820.563 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320   821.883    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124   822.007 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244   823.251    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   823.375 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.305   826.680    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541   805.384    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.780    
                         clock uncertainty           -0.319   805.461    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   804.895    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.895    
                         arrival time                        -826.680    
  -------------------------------------------------------------------
                         slack                                -21.785    

Slack (VIOLATED) :        -21.785ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.272ns  (logic 4.990ns (20.559%)  route 19.282ns (79.441%))
  Logic Levels:           17  (LUT2=1 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 805.392 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.262   811.811    if_instance/im/reg_read_spe[1]
    SLICE_X52Y41         LUT4 (Prop_lut4_I3_O)        0.124   811.935 f  if_instance/im/registers[31][16]_i_4/O
                         net (fo=2, routed)           1.300   813.235    if_instance/im/registers[31][16]_i_4_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   813.359 r  if_instance/im/dmem_i_79/O
                         net (fo=4, routed)           0.592   813.951    if_instance/im/reg_read_data_2[4]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124   814.075 r  if_instance/im/registers[31][16]_i_28/O
                         net (fo=26, routed)          0.855   814.930    if_instance/im/registers[31][16]_i_28_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.118   815.048 r  if_instance/im/registers[31][16]_i_45/O
                         net (fo=2, routed)           0.658   815.706    if_instance/im/registers[31][16]_i_45_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.326   816.032 r  if_instance/im/dmem_i_915/O
                         net (fo=2, routed)           0.799   816.831    if_instance/im/dmem_i_915_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.153   816.984 r  if_instance/im/dmem_i_884/O
                         net (fo=2, routed)           0.914   817.898    if_instance/im/dmem_i_884_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.327   818.225 r  if_instance/im/dmem_i_849/O
                         net (fo=1, routed)           0.652   818.877    if_instance/im/dmem_i_849_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.124   819.001 r  if_instance/im/dmem_i_513/O
                         net (fo=1, routed)           0.551   819.552    if_instance/im/dmem_i_513_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124   819.676 r  if_instance/im/dmem_i_271/O
                         net (fo=1, routed)           0.763   820.439    if_instance/im/dmem_i_271_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I2_O)        0.124   820.563 r  if_instance/im/dmem_i_123/O
                         net (fo=1, routed)           1.320   821.883    if_instance/im/dmem_i_123_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124   822.007 r  if_instance/im/dmem_i_63/O
                         net (fo=2, routed)           1.244   823.251    uart_instance/state_reg_rep__1[0]
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   823.375 r  uart_instance/dmem_i_16/O
                         net (fo=15, routed)          3.313   826.688    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.549   805.392    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.788    
                         clock uncertainty           -0.319   805.469    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   804.903    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.903    
                         arrival time                        -826.688    
  -------------------------------------------------------------------
                         slack                                -21.785    

Slack (VIOLATED) :        -21.767ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.367ns  (logic 4.686ns (19.231%)  route 19.681ns (80.769%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 805.382 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178   815.019    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124   815.143 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745   815.889    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124   816.013 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884   816.897    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124   817.021 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717   817.738    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124   817.862 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829   818.691    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.815 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474   819.288    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.412 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242   820.654    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124   820.778 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836   821.615    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124   821.739 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291   823.029    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124   823.153 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924   825.077    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124   825.201 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.583   826.784    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539   805.382    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.778    
                         clock uncertainty           -0.319   805.459    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.016    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.016    
                         arrival time                        -826.783    
  -------------------------------------------------------------------
                         slack                                -21.767    

Slack (VIOLATED) :        -21.746ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.532ns  (logic 4.882ns (19.900%)  route 19.650ns (80.100%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 805.567 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   814.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   815.046 f  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   815.797    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   816.123 f  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   816.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   817.089 f  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   817.536    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   817.660 f  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   818.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.652 f  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   819.385    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.509 f  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   820.248    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   820.372 f  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   821.631    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   821.755 f  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   822.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   823.020 f  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.762   824.782    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.124   824.906 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.042   826.949    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.724   805.567    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.964    
                         clock uncertainty           -0.319   805.645    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.202    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.202    
                         arrival time                        -826.948    
  -------------------------------------------------------------------
                         slack                                -21.746    

Slack (VIOLATED) :        -21.742ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.345ns  (logic 4.882ns (20.054%)  route 19.463ns (79.946%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 805.384 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.087   814.928    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.118   815.046 r  if_instance/im/registers[31][18]_i_45/O
                         net (fo=1, routed)           0.751   815.797    if_instance/im/registers[31][18]_i_45_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.326   816.123 r  if_instance/im/registers[31][18]_i_41/O
                         net (fo=4, routed)           0.843   816.965    if_instance/im/registers[31][18]_i_41_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.124   817.089 r  if_instance/im/dmem_i_865/O
                         net (fo=2, routed)           0.446   817.536    if_instance/im/dmem_i_865_n_0
    SLICE_X38Y40         LUT4 (Prop_lut4_I3_O)        0.124   817.660 r  if_instance/im/dmem_i_787/O
                         net (fo=1, routed)           0.869   818.528    if_instance/im/dmem_i_787_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.652 r  if_instance/im/dmem_i_415/O
                         net (fo=1, routed)           0.732   819.385    if_instance/im/dmem_i_415_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.509 r  if_instance/im/dmem_i_211/O
                         net (fo=1, routed)           0.739   820.248    if_instance/im/dmem_i_211_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124   820.372 r  if_instance/im/dmem_i_99/O
                         net (fo=1, routed)           1.259   821.631    if_instance/im/dmem_i_99_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124   821.755 r  if_instance/im/dmem_i_51/O
                         net (fo=2, routed)           1.142   822.896    uart_instance/state_reg_rep__1[12]
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.124   823.020 r  uart_instance/dmem_i_4/O
                         net (fo=8, routed)           1.545   824.565    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X46Y46         LUT2 (Prop_lut2_I1_O)        0.124   824.689 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.072   826.761    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.541   805.384    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.780    
                         clock uncertainty           -0.319   805.461    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.018    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.018    
                         arrival time                        -826.760    
  -------------------------------------------------------------------
                         slack                                -21.742    

Slack (VIOLATED) :        -21.739ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.336ns  (logic 4.686ns (19.255%)  route 19.650ns (80.745%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 805.379 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 f  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 f  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 f  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 r  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 f  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 f  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178   815.019    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124   815.143 f  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745   815.889    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124   816.013 f  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884   816.897    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124   817.021 f  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717   817.738    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124   817.862 f  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829   818.691    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.815 f  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474   819.288    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.412 f  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242   820.654    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124   820.778 f  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836   821.615    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124   821.739 f  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291   823.029    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124   823.153 f  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.924   825.077    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.124   825.201 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.551   826.753    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.536   805.379    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.775    
                         clock uncertainty           -0.319   805.456    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.013    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.013    
                         arrival time                        -826.752    
  -------------------------------------------------------------------
                         slack                                -21.739    

Slack (VIOLATED) :        -21.703ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        24.497ns  (logic 4.686ns (19.129%)  route 19.811ns (80.871%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 805.575 - 804.348 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 802.416 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   799.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   800.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   802.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   806.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   806.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   806.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   806.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   808.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   808.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          0.903   809.324    if_instance/im/is_R_type
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   809.448 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.977   810.425    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.124   810.549 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.122   811.671    if_instance/im/reg_read_spe[1]
    SLICE_X55Y44         LUT4 (Prop_lut4_I3_O)        0.124   811.795 f  if_instance/im/registers[31][18]_i_4/O
                         net (fo=2, routed)           1.212   813.006    if_instance/im/registers[31][18]_i_4_n_0
    SLICE_X53Y44         LUT6 (Prop_lut6_I0_O)        0.124   813.130 r  if_instance/im/dmem_i_77/O
                         net (fo=4, routed)           0.587   813.717    if_instance/im/reg_read_data_2[6]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124   813.841 r  if_instance/im/registers[31][18]_i_28/O
                         net (fo=27, routed)          1.178   815.019    if_instance/im/registers[31][18]_i_28_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.124   815.143 r  if_instance/im/registers[31][17]_i_46/O
                         net (fo=2, routed)           0.745   815.889    if_instance/im/registers[31][17]_i_46_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124   816.013 r  if_instance/im/dmem_i_914/O
                         net (fo=2, routed)           0.884   816.897    if_instance/im/dmem_i_914_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124   817.021 r  if_instance/im/dmem_i_863/O
                         net (fo=2, routed)           0.717   817.738    if_instance/im/dmem_i_863_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124   817.862 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.829   818.691    if_instance/im/dmem_i_782_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124   818.815 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.474   819.288    if_instance/im/dmem_i_407_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I0_O)        0.124   819.412 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.242   820.654    if_instance/im/dmem_i_206_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124   820.778 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.836   821.615    if_instance/im/dmem_i_97_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124   821.739 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.291   823.029    uart_instance/state_reg_rep__1[13]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.124   823.153 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           2.034   825.187    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    SLICE_X18Y46         LUT2 (Prop_lut2_I0_O)        0.124   825.311 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.602   826.913    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.640   803.022    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.122 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.630   803.752    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.843 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.732   805.575    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.971    
                         clock uncertainty           -0.319   805.653    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   805.210    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        805.210    
                         arrival time                        -826.912    
  -------------------------------------------------------------------
                         slack                                -21.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 io_instance/sb12/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.921%)  route 0.692ns (83.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.558    -0.545    io_instance/sb12/clk_10MHz
    SLICE_X52Y86         FDCE                                         r  io_instance/sb12/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  io_instance/sb12/stable_reg/Q
                         net (fo=5, routed)           0.692     0.289    io_instance/sb12_n_0
    SLICE_X52Y84         FDCE                                         r  io_instance/last_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.826    -0.786    io_instance/clk_23MHz
    SLICE_X52Y84         FDCE                                         r  io_instance/last_reg[12]/C
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.319     0.090    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.059     0.149    io_instance/last_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 io_instance/sb0/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.593%)  route 0.709ns (83.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.558    -0.545    io_instance/sb0/clk_10MHz
    SLICE_X53Y85         FDCE                                         r  io_instance/sb0/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  io_instance/sb0/stable_reg/Q
                         net (fo=5, routed)           0.709     0.305    io_instance/sb0_n_0
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.825    -0.787    io_instance/clk_23MHz
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[0]/C
                         clock pessimism              0.557    -0.230    
                         clock uncertainty            0.319     0.089    
    SLICE_X53Y83         FDCE (Hold_fdce_C_D)         0.046     0.135    io_instance/last_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 io_instance/sb3/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/kb_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.278%)  route 0.731ns (79.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.558    -0.545    io_instance/sb3/clk_10MHz
    SLICE_X57Y83         FDCE                                         r  io_instance/sb3/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  io_instance/sb3/stable_reg/Q
                         net (fo=10, routed)          0.731     0.328    io_instance/sb3/D[0]
    SLICE_X53Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  io_instance/sb3/kb_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    io_instance/sb3_n_1
    SLICE_X53Y79         FDCE                                         r  io_instance/kb_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.821    -0.791    io_instance/clk_23MHz
    SLICE_X53Y79         FDCE                                         r  io_instance/kb_state_reg[1]/C
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.319     0.085    
    SLICE_X53Y79         FDCE (Hold_fdce_C_D)         0.092     0.177    io_instance/kb_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 io_instance/sb3/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/kb_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.186ns (20.256%)  route 0.732ns (79.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.558    -0.545    io_instance/sb3/clk_10MHz
    SLICE_X57Y83         FDCE                                         r  io_instance/sb3/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.404 f  io_instance/sb3/stable_reg/Q
                         net (fo=10, routed)          0.732     0.329    io_instance/sb3/D[0]
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.374 r  io_instance/sb3/kb_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    io_instance/sb3_n_2
    SLICE_X53Y79         FDCE                                         r  io_instance/kb_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.821    -0.791    io_instance/clk_23MHz
    SLICE_X53Y79         FDCE                                         r  io_instance/kb_state_reg[0]/C
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.319     0.085    
    SLICE_X53Y79         FDCE (Hold_fdce_C_D)         0.091     0.176    io_instance/kb_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.379%)  route 0.776ns (84.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.565    -0.538    io_instance/sb2/clk_10MHz
    SLICE_X65Y90         FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  io_instance/sb2/stable_reg/Q
                         net (fo=39, routed)          0.776     0.379    io_instance/sb2_n_0
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.825    -0.787    io_instance/clk_23MHz
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[2]/C
                         clock pessimism              0.557    -0.230    
                         clock uncertainty            0.319     0.089    
    SLICE_X53Y83         FDCE (Hold_fdce_C_D)         0.047     0.136    io_instance/last_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 io_instance/sb15/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.720%)  route 0.817ns (85.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.559    -0.544    io_instance/sb15/clk_10MHz
    SLICE_X63Y81         FDCE                                         r  io_instance/sb15/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  io_instance/sb15/stable_reg/Q
                         net (fo=39, routed)          0.817     0.414    io_instance/sb15_n_0
    SLICE_X53Y84         FDCE                                         r  io_instance/last_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.826    -0.786    io_instance/clk_23MHz
    SLICE_X53Y84         FDCE                                         r  io_instance/last_reg[15]/C
                         clock pessimism              0.557    -0.229    
                         clock uncertainty            0.319     0.090    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.070     0.160    io_instance/last_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 io_instance/sb7/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.141ns (14.871%)  route 0.807ns (85.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.562    -0.541    io_instance/sb7/clk_10MHz
    SLICE_X67Y84         FDCE                                         r  io_instance/sb7/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb7/stable_reg/Q
                         net (fo=39, routed)          0.807     0.408    io_instance/sb7_n_0
    SLICE_X54Y83         FDCE                                         r  io_instance/last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.825    -0.787    io_instance/clk_23MHz
    SLICE_X54Y83         FDCE                                         r  io_instance/last_reg[7]/C
                         clock pessimism              0.557    -0.230    
                         clock uncertainty            0.319     0.089    
    SLICE_X54Y83         FDCE (Hold_fdce_C_D)         0.063     0.152    io_instance/last_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 io_instance/sb11/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.254ns (25.813%)  route 0.730ns (74.187%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.555    -0.548    io_instance/sb11/clk_10MHz
    SLICE_X58Y79         FDCE                                         r  io_instance/sb11/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.384 r  io_instance/sb11/stable_reg/Q
                         net (fo=39, routed)          0.460     0.077    io_instance/sb10/stable_reg_1
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.045     0.122 r  io_instance/sb10/buffer[31]_i_10/O
                         net (fo=1, routed)           0.270     0.391    io_instance/sb7/stable_reg_30
    SLICE_X49Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.436 r  io_instance/sb7/buffer[31]_i_2/O
                         net (fo=1, routed)           0.000     0.436    io_instance/sb7_n_2
    SLICE_X49Y72         FDCE                                         r  io_instance/buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.822    -0.790    io_instance/clk_23MHz
    SLICE_X49Y72         FDCE                                         r  io_instance/buffer_reg[31]/C
                         clock pessimism              0.557    -0.233    
                         clock uncertainty            0.319     0.086    
    SLICE_X49Y72         FDCE (Hold_fdce_C_D)         0.091     0.177    io_instance/buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 io_instance/sb8/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.141ns (14.200%)  route 0.852ns (85.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.562    -0.541    io_instance/sb8/clk_10MHz
    SLICE_X45Y85         FDCE                                         r  io_instance/sb8/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb8/stable_reg/Q
                         net (fo=5, routed)           0.852     0.452    io_instance/sb8_n_0
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.825    -0.787    io_instance/clk_23MHz
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[8]/C
                         clock pessimism              0.557    -0.230    
                         clock uncertainty            0.319     0.089    
    SLICE_X53Y83         FDCE (Hold_fdce_C_D)         0.076     0.165    io_instance/last_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 io_instance/sb9/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.164ns (16.385%)  route 0.837ns (83.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.562    -0.541    io_instance/sb9/clk_10MHz
    SLICE_X58Y88         FDCE                                         r  io_instance/sb9/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.377 r  io_instance/sb9/stable_reg/Q
                         net (fo=69, routed)          0.837     0.460    io_instance/sb9_n_0
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.825    -0.787    io_instance/clk_23MHz
    SLICE_X53Y83         FDCE                                         r  io_instance/last_reg[9]/C
                         clock pessimism              0.557    -0.230    
                         clock uncertainty            0.319     0.089    
    SLICE_X53Y83         FDCE (Hold_fdce_C_D)         0.078     0.167    io_instance/last_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
From Clock:  clk_46MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        4.009ns  (logic 1.002ns (24.995%)  route 3.007ns (75.005%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 20.282 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          2.010    13.690    if_instance/im/state_reg[0]_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.326    14.016 r  if_instance/im/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    14.016    if_instance/im_n_19
    SLICE_X50Y56         FDCE                                         r  if_instance/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.508    20.282    if_instance/clk_23MHz
    SLICE_X50Y56         FDCE                                         r  if_instance/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.678    
                         clock uncertainty           -0.295    20.383    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.082    20.465    if_instance/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         20.465    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.736ns  (logic 1.002ns (26.821%)  route 2.734ns (73.179%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 20.284 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.737    13.418    if_instance/im/state_reg[0]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I1_O)        0.326    13.744 r  if_instance/im/pc[17]_i_1/O
                         net (fo=1, routed)           0.000    13.744    if_instance/im_n_32
    SLICE_X47Y55         FDCE                                         r  if_instance/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.510    20.284    if_instance/clk_23MHz
    SLICE_X47Y55         FDCE                                         r  if_instance/pc_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.680    
                         clock uncertainty           -0.295    20.385    
    SLICE_X47Y55         FDCE (Setup_fdce_C_D)        0.034    20.419    if_instance/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         20.419    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 vic_instance/epc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.711ns  (logic 0.831ns (22.392%)  route 2.880ns (77.608%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 20.286 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 10.014 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    10.014    vic_instance/CLK
    SLICE_X47Y62         FDCE                                         r  vic_instance/epc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.459    10.473 r  vic_instance/epc_reg[31]/Q
                         net (fo=1, routed)           1.392    11.865    if_instance/im/epc_reg[31][31]
    SLICE_X47Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.989 f  if_instance/im/ra[31]_i_8/O
                         net (fo=1, routed)           0.986    12.975    if_instance/im/ra[31]_i_8_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.099 r  if_instance/im/ra[31]_i_2/O
                         net (fo=2, routed)           0.502    13.601    if_instance/im/ra[31]_i_2_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.725 r  if_instance/im/ra[31]_i_1/O
                         net (fo=1, routed)           0.000    13.725    if_instance/im_n_49
    SLICE_X44Y56         FDCE                                         r  if_instance/ra_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.512    20.286    if_instance/clk_23MHz
    SLICE_X44Y56         FDCE                                         r  if_instance/ra_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.682    
                         clock uncertainty           -0.295    20.387    
    SLICE_X44Y56         FDCE (Setup_fdce_C_D)        0.034    20.421    if_instance/ra_reg[31]
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 vic_instance/epc_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.707ns  (logic 0.831ns (22.416%)  route 2.876ns (77.584%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 20.286 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 10.014 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    10.014    vic_instance/CLK
    SLICE_X47Y62         FDCE                                         r  vic_instance/epc_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.459    10.473 r  vic_instance/epc_reg[31]/Q
                         net (fo=1, routed)           1.392    11.865    if_instance/im/epc_reg[31][31]
    SLICE_X47Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.989 f  if_instance/im/ra[31]_i_8/O
                         net (fo=1, routed)           0.986    12.975    if_instance/im/ra[31]_i_8_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.099 r  if_instance/im/ra[31]_i_2/O
                         net (fo=2, routed)           0.498    13.597    if_instance/im/ra[31]_i_2_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.721 r  if_instance/im/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    13.721    if_instance/im_n_18
    SLICE_X44Y56         FDCE                                         r  if_instance/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.512    20.286    if_instance/clk_23MHz
    SLICE_X44Y56         FDCE                                         r  if_instance/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.682    
                         clock uncertainty           -0.295    20.387    
    SLICE_X44Y56         FDCE (Setup_fdce_C_D)        0.032    20.419    if_instance/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         20.419    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.705ns  (logic 1.002ns (27.045%)  route 2.703ns (72.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 20.284 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.706    13.387    if_instance/im/state_reg[0]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.326    13.713 r  if_instance/im/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    13.713    if_instance/im_n_34
    SLICE_X47Y56         FDCE                                         r  if_instance/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.510    20.284    if_instance/clk_23MHz
    SLICE_X47Y56         FDCE                                         r  if_instance/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.680    
                         clock uncertainty           -0.295    20.385    
    SLICE_X47Y56         FDCE (Setup_fdce_C_D)        0.032    20.417    if_instance/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         20.417    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.703ns  (logic 1.002ns (27.062%)  route 2.701ns (72.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 20.286 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.704    13.384    if_instance/im/state_reg[0]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.326    13.710 r  if_instance/im/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    13.710    if_instance/im_n_29
    SLICE_X43Y55         FDCE                                         r  if_instance/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.512    20.286    if_instance/clk_23MHz
    SLICE_X43Y55         FDCE                                         r  if_instance/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.682    
                         clock uncertainty           -0.295    20.387    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.032    20.419    if_instance/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         20.419    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.705ns  (logic 1.002ns (27.047%)  route 2.703ns (72.953%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 20.286 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.706    13.386    if_instance/im/state_reg[0]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.326    13.712 r  if_instance/im/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    13.712    if_instance/im_n_20
    SLICE_X43Y55         FDCE                                         r  if_instance/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.512    20.286    if_instance/clk_23MHz
    SLICE_X43Y55         FDCE                                         r  if_instance/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.682    
                         clock uncertainty           -0.295    20.387    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.034    20.421    if_instance/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.736ns  (logic 1.002ns (26.821%)  route 2.734ns (73.179%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 20.284 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.737    13.418    if_instance/im/state_reg[0]_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I4_O)        0.326    13.744 r  if_instance/im/ra[18]_i_1/O
                         net (fo=1, routed)           0.000    13.744    if_instance/im_n_62
    SLICE_X46Y55         FDCE                                         r  if_instance/ra_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.510    20.284    if_instance/clk_23MHz
    SLICE_X46Y55         FDCE                                         r  if_instance/ra_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.680    
                         clock uncertainty           -0.295    20.385    
    SLICE_X46Y55         FDCE (Setup_fdce_C_D)        0.084    20.469    if_instance/ra_reg[18]
  -------------------------------------------------------------------
                         required time                         20.469    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.680ns  (logic 1.002ns (27.227%)  route 2.678ns (72.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 20.283 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.682    13.362    if_instance/im/state_reg[0]_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.326    13.688 r  if_instance/im/ra[25]_i_1/O
                         net (fo=1, routed)           0.000    13.688    if_instance/im_n_55
    SLICE_X47Y58         FDCE                                         r  if_instance/ra_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.509    20.283    if_instance/clk_23MHz
    SLICE_X47Y58         FDCE                                         r  if_instance/ra_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.679    
                         clock uncertainty           -0.295    20.384    
    SLICE_X47Y58         FDCE (Setup_fdce_C_D)        0.034    20.418    if_instance/ra_reg[25]
  -------------------------------------------------------------------
                         required time                         20.418    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.720ns  (logic 1.002ns (26.936%)  route 2.718ns (73.064%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 20.284 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 10.008 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.622    10.008    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.524    10.532 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.996    11.528    vic_instance/state[0]
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.680 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          1.721    13.402    if_instance/im/state_reg[0]_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.326    13.728 r  if_instance/im/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    13.728    if_instance/im_n_36
    SLICE_X46Y56         FDCE                                         r  if_instance/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.510    20.284    if_instance/clk_23MHz
    SLICE_X46Y56         FDCE                                         r  if_instance/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.680    
                         clock uncertainty           -0.295    20.385    
    SLICE_X46Y56         FDCE (Setup_fdce_C_D)        0.082    20.467    if_instance/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         20.467    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  6.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.514ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/pending_interrupt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.312%)  route 0.164ns (43.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/current_interrupt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.167    10.495 r  vic_instance/current_interrupt_reg[2]/Q
                         net (fo=35, routed)          0.164    10.659    vic_instance/current_interrupt_reg_n_0_[2]
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.045    10.704 r  vic_instance/pending_interrupt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.704    vic_instance/p_0_in[1]
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.831    -0.781    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
                         clock pessimism              0.557    -0.224    
                         clock uncertainty            0.295     0.071    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120     0.191    vic_instance/pending_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                          10.704    
  -------------------------------------------------------------------
                         slack                                 10.514    

Slack (MET) :             10.577ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/pending_interrupt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.440ns  (logic 0.191ns (43.418%)  route 0.249ns (56.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns = ( 10.328 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    10.328    vic_instance/CLK
    SLICE_X52Y57         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.146    10.474 r  vic_instance/current_interrupt_reg[1]/Q
                         net (fo=35, routed)          0.249    10.723    vic_instance/current_interrupt_reg_n_0_[1]
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.045    10.768 r  vic_instance/pending_interrupt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.768    vic_instance/p_0_in[3]
    SLICE_X54Y59         FDCE                                         r  vic_instance/pending_interrupt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.831    -0.781    vic_instance/clk_23MHz
    SLICE_X54Y59         FDCE                                         r  vic_instance/pending_interrupt_reg[3]/C
                         clock pessimism              0.557    -0.224    
                         clock uncertainty            0.295     0.071    
    SLICE_X54Y59         FDCE (Hold_fdce_C_D)         0.120     0.191    vic_instance/pending_interrupt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                          10.768    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.802ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.648ns  (logic 0.250ns (38.591%)  route 0.398ns (61.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 32.067 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    32.067    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.151    32.218 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.398    32.616    if_instance/im/state[1]
    SLICE_X44Y58         LUT4 (Prop_lut4_I2_O)        0.099    32.715 r  if_instance/im/ra[0]_i_1/O
                         net (fo=1, routed)           0.000    32.715    if_instance/im_n_80
    SLICE_X44Y58         FDCE                                         r  if_instance/ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X44Y58         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.099    21.913    if_instance/ra_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.913    
                         arrival time                          32.715    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.805ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.651ns  (logic 0.250ns (38.422%)  route 0.401ns (61.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 32.067 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    32.067    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.151    32.218 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.401    32.619    vic_instance/state[1]
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.099    32.718 r  vic_instance/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    32.718    if_instance/state_reg[1][0]
    SLICE_X44Y58         FDCE                                         r  if_instance/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X44Y58         FDCE                                         r  if_instance/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.099    21.913    if_instance/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.913    
                         arrival time                          32.718    
  -------------------------------------------------------------------
                         slack                                 10.805    

Slack (MET) :             10.814ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.659ns  (logic 0.236ns (35.813%)  route 0.423ns (64.187%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 32.068 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    32.068    vic_instance/CLK
    SLICE_X48Y60         FDCE                                         r  vic_instance/epc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_fdce_C_Q)         0.146    32.214 r  vic_instance/epc_reg[20]/Q
                         net (fo=1, routed)           0.211    32.425    if_instance/im/epc_reg[31][20]
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.045    32.470 f  if_instance/im/ra[20]_i_3/O
                         net (fo=2, routed)           0.212    32.682    if_instance/im/ra[20]_i_3_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.045    32.727 r  if_instance/im/ra[20]_i_1/O
                         net (fo=1, routed)           0.000    32.727    if_instance/im_n_60
    SLICE_X48Y56         FDCE                                         r  if_instance/ra_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X48Y56         FDCE                                         r  if_instance/ra_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X48Y56         FDCE (Hold_fdce_C_D)         0.099    21.913    if_instance/ra_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.913    
                         arrival time                          32.727    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.852ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.697ns  (logic 0.257ns (36.866%)  route 0.440ns (63.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 32.068 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    32.068    vic_instance/CLK
    SLICE_X46Y60         FDCE                                         r  vic_instance/epc_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDCE (Prop_fdce_C_Q)         0.167    32.235 r  vic_instance/epc_reg[17]/Q
                         net (fo=1, routed)           0.277    32.512    if_instance/im/epc_reg[31][17]
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.045    32.557 f  if_instance/im/ra[17]_i_3/O
                         net (fo=2, routed)           0.163    32.720    if_instance/im/ra[17]_i_3_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.045    32.765 r  if_instance/im/pc[17]_i_1/O
                         net (fo=1, routed)           0.000    32.765    if_instance/im_n_32
    SLICE_X47Y55         FDCE                                         r  if_instance/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X47Y55         FDCE                                         r  if_instance/pc_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X47Y55         FDCE (Hold_fdce_C_D)         0.099    21.913    if_instance/pc_reg[17]
  -------------------------------------------------------------------
                         required time                        -21.913    
                         arrival time                          32.765    
  -------------------------------------------------------------------
                         slack                                 10.852    

Slack (MET) :             10.862ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.733ns  (logic 0.236ns (32.187%)  route 0.497ns (67.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 32.068 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    32.068    vic_instance/CLK
    SLICE_X48Y60         FDCE                                         r  vic_instance/epc_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDCE (Prop_fdce_C_Q)         0.146    32.214 r  vic_instance/epc_reg[23]/Q
                         net (fo=1, routed)           0.264    32.478    if_instance/im/epc_reg[31][23]
    SLICE_X46Y58         LUT5 (Prop_lut5_I3_O)        0.045    32.523 f  if_instance/im/ra[23]_i_3/O
                         net (fo=2, routed)           0.233    32.756    if_instance/im/ra[23]_i_3_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.045    32.801 r  if_instance/im/ra[23]_i_1/O
                         net (fo=1, routed)           0.000    32.801    if_instance/im_n_57
    SLICE_X46Y56         FDCE                                         r  if_instance/ra_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X46Y56         FDCE                                         r  if_instance/ra_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X46Y56         FDCE (Hold_fdce_C_D)         0.125    21.939    if_instance/ra_reg[23]
  -------------------------------------------------------------------
                         required time                        -21.939    
                         arrival time                          32.801    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             10.880ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.724ns  (logic 0.236ns (32.595%)  route 0.488ns (67.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 32.068 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    32.068    vic_instance/CLK
    SLICE_X47Y61         FDCE                                         r  vic_instance/epc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.146    32.214 r  vic_instance/epc_reg[15]/Q
                         net (fo=1, routed)           0.337    32.551    if_instance/im/epc_reg[31][15]
    SLICE_X47Y58         LUT5 (Prop_lut5_I3_O)        0.045    32.596 f  if_instance/im/ra[15]_i_3/O
                         net (fo=2, routed)           0.151    32.747    if_instance/im/ra[15]_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I4_O)        0.045    32.792 r  if_instance/im/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    32.792    if_instance/im_n_34
    SLICE_X47Y56         FDCE                                         r  if_instance/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X47Y56         FDCE                                         r  if_instance/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X47Y56         FDCE (Hold_fdce_C_D)         0.098    21.912    if_instance/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.912    
                         arrival time                          32.792    
  -------------------------------------------------------------------
                         slack                                 10.880    

Slack (MET) :             10.892ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.737ns  (logic 0.212ns (28.756%)  route 0.525ns (71.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 32.067 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    32.067    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.167    32.234 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.525    32.759    if_instance/im/state[0]
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.045    32.804 r  if_instance/im/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    32.804    if_instance/im_n_47
    SLICE_X48Y55         FDCE                                         r  if_instance/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X48Y55         FDCE                                         r  if_instance/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.098    21.912    if_instance/pc_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.912    
                         arrival time                          32.804    
  -------------------------------------------------------------------
                         slack                                 10.892    

Slack (MET) :             10.905ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.776ns  (logic 0.236ns (30.400%)  route 0.540ns (69.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 20.962 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 32.067 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    32.067    vic_instance/CLK
    SLICE_X53Y58         FDCE                                         r  vic_instance/epc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.146    32.213 r  vic_instance/epc_reg[7]/Q
                         net (fo=1, routed)           0.255    32.468    if_instance/im/epc_reg[31][7]
    SLICE_X51Y53         LUT5 (Prop_lut5_I3_O)        0.045    32.513 f  if_instance/im/ra[7]_i_3/O
                         net (fo=2, routed)           0.286    32.798    if_instance/im/ra[7]_i_3_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.045    32.843 r  if_instance/im/ra[7]_i_1/O
                         net (fo=1, routed)           0.000    32.843    if_instance/im_n_73
    SLICE_X46Y56         FDCE                                         r  if_instance/ra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    20.962    if_instance/clk_23MHz
    SLICE_X46Y56         FDCE                                         r  if_instance/ra_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.519    
                         clock uncertainty            0.295    21.814    
    SLICE_X46Y56         FDCE (Hold_fdce_C_D)         0.125    21.939    if_instance/ra_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.939    
                         arrival time                          32.843    
  -------------------------------------------------------------------
                         slack                                 10.905    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            2  Failing Endpoints,  Worst Slack      -10.795ns,  Total Violation      -19.739ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.795ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_46MHz_cpu_wiz_clk fall@402.174ns - clk_10MHz_cpu_wiz_clk rise@400.000ns)
  Data Path Delay:        9.251ns  (logic 3.322ns (35.911%)  route 5.929ns (64.089%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 400.709 - 402.174 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 402.416 - 400.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    400.000   400.000 r  
    Y18                                               0.000   400.000 r  clk_in (IN)
                         net (fo=0)                   0.000   400.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   401.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   402.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   395.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   397.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   397.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   399.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   399.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   400.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   400.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843   402.416    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   404.870 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532   406.402    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124   406.526 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349   406.875    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124   406.999 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298   408.297    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124   408.421 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          1.096   409.517    if_instance/im/is_R_type
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124   409.641 r  if_instance/im/pending_interrupt[1]_i_2/O
                         net (fo=2, routed)           0.702   410.343    if_instance/im/alu_exception
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.124   410.467 r  if_instance/im/state[0]_i_3/O
                         net (fo=1, routed)           0.313   410.780    vic_instance/pending_interrupt_reg[1]_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124   410.904 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.638   411.542    vic_instance/next_state[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.124   411.666 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000   411.666    vic_instance/state[0]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                    402.174   402.174 f  
    Y18                                               0.000   402.174 f  clk_in (IN)
                         net (fo=0)                   0.000   402.174    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   403.648 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   404.810    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   397.487 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   399.117    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   399.208 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.500   400.709    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.396   401.105    
                         clock uncertainty           -0.319   400.786    
    SLICE_X54Y58         FDCE (Setup_fdce_C_D)        0.086   400.872    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        400.872    
                         arrival time                        -411.667    
  -------------------------------------------------------------------
                         slack                                -10.795    

Slack (VIOLATED) :        -8.945ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_46MHz_cpu_wiz_clk fall@402.174ns - clk_10MHz_cpu_wiz_clk rise@400.000ns)
  Data Path Delay:        7.434ns  (logic 2.943ns (39.590%)  route 4.491ns (60.410%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 400.709 - 402.174 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 402.420 - 400.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    400.000   400.000 r  
    Y18                                               0.000   400.000 r  clk_in (IN)
                         net (fo=0)                   0.000   400.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   401.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   402.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   395.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   397.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   397.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         2.131   399.647    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   399.771 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706   400.477    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   400.573 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.847   402.420    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   404.874 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.515   406.389    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124   406.513 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=38, routed)          0.322   406.835    if_instance/im/imem_inst[26]
    SLICE_X55Y43         LUT2 (Prop_lut2_I0_O)        0.124   406.959 r  if_instance/im/lo[31]_i_9/O
                         net (fo=24, routed)          1.811   408.770    if_instance/im/opcode[0]
    SLICE_X55Y45         LUT6 (Prop_lut6_I2_O)        0.124   408.894 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.843   409.737    vic_instance/is_eret
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.117   409.854 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000   409.854    vic_instance/state[1]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                    402.174   402.174 f  
    Y18                                               0.000   402.174 f  clk_in (IN)
                         net (fo=0)                   0.000   402.174    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   403.648 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   404.810    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   397.487 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   399.117    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   399.208 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.500   400.709    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.396   401.105    
                         clock uncertainty           -0.319   400.786    
    SLICE_X54Y58         FDCE (Setup_fdce_C_D)        0.123   400.909    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        400.909    
                         arrival time                        -409.854    
  -------------------------------------------------------------------
                         slack                                 -8.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.874ns  (arrival time - required time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.174ns  (clk_46MHz_cpu_wiz_clk fall@97.826ns - clk_10MHz_cpu_wiz_clk rise@100.000ns)
  Data Path Delay:        1.329ns  (logic 0.347ns (26.118%)  route 0.982ns (73.882%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 97.045 - 97.826 ) 
    Source Clock Delay      (SCD):    0.601ns = ( 100.601 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   100.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    98.377 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    98.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.898 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.735    99.633    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045    99.678 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.267    99.945    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    99.971 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.630   100.601    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y43         FDRE                                         r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164   100.765 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.225   100.991    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.045   101.036 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=41, routed)          0.250   101.286    if_instance/im/imem_inst[31]
    SLICE_X56Y43         LUT2 (Prop_lut2_I0_O)        0.045   101.331 r  if_instance/im/lo[31]_i_11/O
                         net (fo=25, routed)          0.171   101.501    if_instance/im/opcode[5]
    SLICE_X55Y45         LUT6 (Prop_lut6_I4_O)        0.045   101.546 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.336   101.882    vic_instance/is_eret
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.048   101.930 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000   101.930    vic_instance/state[1]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     97.826    97.826 f  
    Y18                                               0.000    97.826 f  clk_in (IN)
                         net (fo=0)                   0.000    97.826    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    98.327 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    98.807    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    95.646 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    96.185    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    96.214 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    97.045    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    97.602    
                         clock uncertainty            0.319    97.921    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.135    98.056    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -98.056    
                         arrival time                         101.930    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             4.234ns  (arrival time - required time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.174ns  (clk_46MHz_cpu_wiz_clk fall@97.826ns - clk_10MHz_cpu_wiz_clk rise@100.000ns)
  Data Path Delay:        1.679ns  (logic 0.389ns (23.171%)  route 1.290ns (76.829%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 97.045 - 97.826 ) 
    Source Clock Delay      (SCD):    0.601ns = ( 100.601 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   100.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    98.377 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    98.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.898 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.735    99.633    cpu_clk_instance/clk_10MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045    99.678 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.267    99.945    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    99.971 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.630   100.601    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y43         FDRE                                         r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164   100.765 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=27, routed)          0.225   100.991    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.045   101.036 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=41, routed)          0.250   101.286    if_instance/im/imem_inst[31]
    SLICE_X56Y43         LUT2 (Prop_lut2_I0_O)        0.045   101.331 r  if_instance/im/lo[31]_i_11/O
                         net (fo=25, routed)          0.171   101.501    if_instance/im/opcode[5]
    SLICE_X55Y45         LUT6 (Prop_lut6_I4_O)        0.045   101.546 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.445   101.991    vic_instance/is_eret
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.045   102.036 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.199   102.235    vic_instance/next_state[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.045   102.280 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000   102.280    vic_instance/state[0]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     97.826    97.826 f  
    Y18                                               0.000    97.826 f  clk_in (IN)
                         net (fo=0)                   0.000    97.826    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    98.327 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    98.807    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    95.646 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    96.185    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    96.214 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    97.045    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    97.602    
                         clock uncertainty            0.319    97.921    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.125    98.046    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -98.046    
                         arrival time                         102.280    
  -------------------------------------------------------------------
                         slack                                  4.234    





---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -1.735ns,  Total Violation       -1.735ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 3.322ns (35.911%)  route 5.929ns (64.089%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 9.404 - 10.870 ) 
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.843     2.076    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.530 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.532     6.062    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X55Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.186 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.349     6.535    if_instance/im/imem_inst[27]
    SLICE_X54Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.298     7.957    if_instance/im/opcode[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.081 r  if_instance/im/lo[31]_i_4/O
                         net (fo=81, routed)          1.096     9.178    if_instance/im/is_R_type
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  if_instance/im/pending_interrupt[1]_i_2/O
                         net (fo=2, routed)           0.702    10.004    if_instance/im/alu_exception
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.128 r  if_instance/im/state[0]_i_3/O
                         net (fo=1, routed)           0.313    10.441    vic_instance/pending_interrupt_reg[1]_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.565 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.638    11.203    vic_instance/next_state[0]
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.124    11.327 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.327    vic_instance/state[0]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.500     9.404    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.800    
                         clock uncertainty           -0.295     9.506    
    SLICE_X54Y58         FDCE (Setup_fdce_C_D)        0.086     9.592    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 2.943ns (39.590%)  route 4.491ns (60.410%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 9.404 - 10.870 ) 
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.791    -0.693    cpu_clk_instance/clk_23MHz
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.706     0.137    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.233 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.847     2.080    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.534 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.515     6.049    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.173 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=38, routed)          0.322     6.495    if_instance/im/imem_inst[26]
    SLICE_X55Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  if_instance/im/lo[31]_i_9/O
                         net (fo=24, routed)          1.811     8.430    if_instance/im/opcode[0]
    SLICE_X55Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.554 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.843     9.397    vic_instance/is_eret
    SLICE_X54Y58         LUT4 (Prop_lut4_I0_O)        0.117     9.514 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.514    vic_instance/state[1]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.500     9.404    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.800    
                         clock uncertainty           -0.295     9.506    
    SLICE_X54Y58         FDCE (Setup_fdce_C_D)        0.123     9.629    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.642ns (20.334%)  route 2.515ns (79.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.223     0.879    vic_instance/Q[0]
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.003 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.292     2.295    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  vic_instance/epc_all_reg[3][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X54Y61         FDRE                                         r  vic_instance/epc_all_reg[3][16]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][16]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.642ns (20.334%)  route 2.515ns (79.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.223     0.879    vic_instance/Q[0]
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.003 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.292     2.295    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  vic_instance/epc_all_reg[3][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X54Y61         FDRE                                         r  vic_instance/epc_all_reg[3][26]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][26]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.642ns (20.334%)  route 2.515ns (79.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.402 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.223     0.879    vic_instance/Q[0]
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.003 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.292     2.295    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X54Y61         FDRE                                         r  vic_instance/epc_all_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.498     9.402    vic_instance/CLK
    SLICE_X54Y61         FDRE                                         r  vic_instance/epc_all_reg[3][5]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.798    
                         clock uncertainty           -0.295     9.504    
    SLICE_X54Y61         FDRE (Setup_fdre_C_CE)      -0.164     9.340    vic_instance/epc_all_reg[3][5]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][22]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.642ns (21.944%)  route 2.284ns (78.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 9.412 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 r  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          0.778     0.434    vic_instance/Q[0]
    SLICE_X52Y58         LUT5 (Prop_lut5_I3_O)        0.124     0.558 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.506     2.064    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.508     9.412    vic_instance/CLK
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][22]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.808    
                         clock uncertainty           -0.295     9.514    
    SLICE_X47Y59         FDRE (Setup_fdre_C_CE)      -0.202     9.312    vic_instance/epc_all_reg[1][22]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][30]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.642ns (21.944%)  route 2.284ns (78.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 9.412 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 r  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          0.778     0.434    vic_instance/Q[0]
    SLICE_X52Y58         LUT5 (Prop_lut5_I3_O)        0.124     0.558 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.506     2.064    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.508     9.412    vic_instance/CLK
    SLICE_X47Y59         FDRE                                         r  vic_instance/epc_all_reg[1][30]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.808    
                         clock uncertainty           -0.295     9.514    
    SLICE_X47Y59         FDRE (Setup_fdre_C_CE)      -0.202     9.312    vic_instance/epc_all_reg[1][30]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.642ns (21.980%)  route 2.279ns (78.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 9.411 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.223     0.879    vic_instance/Q[0]
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.003 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.056     2.059    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507     9.411    vic_instance/CLK
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][13]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.807    
                         clock uncertainty           -0.295     9.513    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.202     9.311    vic_instance/epc_all_reg[3][13]
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.642ns (21.980%)  route 2.279ns (78.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 9.411 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.223     0.879    vic_instance/Q[0]
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.003 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.056     2.059    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507     9.411    vic_instance/CLK
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][15]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.807    
                         clock uncertainty           -0.295     9.513    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.202     9.311    vic_instance/epc_all_reg[3][15]
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][22]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.642ns (21.980%)  route 2.279ns (78.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 9.411 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.622    -0.862    vic_instance/clk_23MHz
    SLICE_X54Y57         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.344 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.223     0.879    vic_instance/Q[0]
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.003 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.056     2.059    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507     9.411    vic_instance/CLK
    SLICE_X48Y61         FDRE                                         r  vic_instance/epc_all_reg[3][22]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.807    
                         clock uncertainty           -0.295     9.513    
    SLICE_X48Y61         FDRE (Setup_fdre_C_CE)      -0.202     9.311    vic_instance/epc_all_reg[3][22]
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  7.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.263ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/current_interrupt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.211ns  (logic 0.071ns (5.864%)  route 1.140ns (94.136%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 31.827 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.645    43.021    vic_instance/clk_23MHz
    SLICE_X54Y58         LUT6 (Prop_lut6_I3_O)        0.045    43.066 r  vic_instance/current_interrupt[2]_i_1/O
                         net (fo=1, routed)           0.000    43.066    vic_instance/current_interrupt[2]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/current_interrupt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    31.827    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/current_interrupt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.385    
                         clock uncertainty            0.295    32.679    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.124    32.803    vic_instance/current_interrupt_reg[2]
  -------------------------------------------------------------------
                         required time                        -32.803    
                         arrival time                          43.066    
  -------------------------------------------------------------------
                         slack                                 10.263    

Slack (MET) :             10.420ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.379ns  (logic 0.071ns (5.149%)  route 1.308ns (94.851%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 31.827 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.813    43.189    vic_instance/clk_23MHz
    SLICE_X54Y58         LUT4 (Prop_lut4_I2_O)        0.045    43.234 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000    43.234    vic_instance/state[1]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    31.827    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.385    
                         clock uncertainty            0.295    32.679    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.135    32.814    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -32.814    
                         arrival time                          43.234    
  -------------------------------------------------------------------
                         slack                                 10.420    

Slack (MET) :             10.430ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.379ns  (logic 0.071ns (5.149%)  route 1.308ns (94.851%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 31.827 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.813    43.189    vic_instance/clk_23MHz
    SLICE_X54Y58         LUT3 (Prop_lut3_I1_O)        0.045    43.234 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000    43.234    vic_instance/state[0]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    31.827    vic_instance/CLK
    SLICE_X54Y58         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.385    
                         clock uncertainty            0.295    32.679    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.125    32.804    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -32.804    
                         arrival time                          43.234    
  -------------------------------------------------------------------
                         slack                                 10.430    

Slack (MET) :             10.468ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][25]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.553%)  route 0.143ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 10.090 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X47Y58         FDCE                                         r  if_instance/ra_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[25]/Q
                         net (fo=4, routed)           0.143    21.488    vic_instance/D[25]
    SLICE_X47Y60         FDRE                                         r  vic_instance/epc_all_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    10.090    vic_instance/CLK
    SLICE_X47Y60         FDRE                                         r  vic_instance/epc_all_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.648    
                         clock uncertainty            0.295    10.942    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.078    11.020    vic_instance/epc_all_reg[7][25]
  -------------------------------------------------------------------
                         required time                        -11.020    
                         arrival time                          21.488    
  -------------------------------------------------------------------
                         slack                                 10.468    

Slack (MET) :             10.476ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.269ns  (logic 0.071ns (5.596%)  route 1.198ns (94.404%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 31.827 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.634    43.010    vic_instance/clk_23MHz
    SLICE_X52Y59         LUT3 (Prop_lut3_I1_O)        0.045    43.055 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          0.069    43.124    vic_instance/epc[31]_i_1_n_0
    SLICE_X52Y59         FDCE                                         r  vic_instance/epc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    31.827    vic_instance/CLK
    SLICE_X52Y59         FDCE                                         r  vic_instance/epc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.385    
                         clock uncertainty            0.295    32.679    
    SLICE_X52Y59         FDCE (Hold_fdce_C_CE)       -0.032    32.647    vic_instance/epc_reg[0]
  -------------------------------------------------------------------
                         required time                        -32.647    
                         arrival time                          43.124    
  -------------------------------------------------------------------
                         slack                                 10.476    

Slack (MET) :             10.478ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][10]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.860%)  route 0.153ns (51.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 10.091 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X49Y57         FDCE                                         r  if_instance/ra_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[10]/Q
                         net (fo=4, routed)           0.153    21.498    vic_instance/D[10]
    SLICE_X49Y59         FDRE                                         r  vic_instance/epc_all_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.834    10.091    vic_instance/CLK
    SLICE_X49Y59         FDRE                                         r  vic_instance/epc_all_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.649    
                         clock uncertainty            0.295    10.943    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.077    11.020    vic_instance/epc_all_reg[7][10]
  -------------------------------------------------------------------
                         required time                        -11.020    
                         arrival time                          21.498    
  -------------------------------------------------------------------
                         slack                                 10.478    

Slack (MET) :             10.510ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/current_interrupt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.433ns  (logic 0.071ns (4.956%)  route 1.362ns (95.044%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 31.827 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.867    43.243    vic_instance/clk_23MHz
    SLICE_X52Y57         LUT5 (Prop_lut5_I2_O)        0.045    43.288 r  vic_instance/current_interrupt[1]_i_1/O
                         net (fo=1, routed)           0.000    43.288    vic_instance/current_interrupt[1]_i_1_n_0
    SLICE_X52Y57         FDCE                                         r  vic_instance/current_interrupt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.831    31.827    vic_instance/CLK
    SLICE_X52Y57         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.385    
                         clock uncertainty            0.295    32.679    
    SLICE_X52Y57         FDCE (Hold_fdce_C_D)         0.098    32.777    vic_instance/current_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                        -32.777    
                         arrival time                          43.288    
  -------------------------------------------------------------------
                         slack                                 10.510    

Slack (MET) :             10.519ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][25]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.339ns  (logic 0.146ns (43.121%)  route 0.193ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 10.090 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X47Y58         FDCE                                         r  if_instance/ra_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[25]/Q
                         net (fo=4, routed)           0.193    21.538    vic_instance/D[25]
    SLICE_X49Y60         FDRE                                         r  vic_instance/epc_all_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    10.090    vic_instance/CLK
    SLICE_X49Y60         FDRE                                         r  vic_instance/epc_all_reg[3][25]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.648    
                         clock uncertainty            0.295    10.942    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.077    11.019    vic_instance/epc_all_reg[3][25]
  -------------------------------------------------------------------
                         required time                        -11.019    
                         arrival time                          21.538    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.526ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][10]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.345ns  (logic 0.146ns (42.350%)  route 0.199ns (57.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X49Y57         FDCE                                         r  if_instance/ra_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[10]/Q
                         net (fo=4, routed)           0.199    21.544    vic_instance/D[10]
    SLICE_X51Y59         FDRE                                         r  vic_instance/epc_all_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X51Y59         FDRE                                         r  vic_instance/epc_all_reg[3][10]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.647    
                         clock uncertainty            0.295    10.941    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.077    11.018    vic_instance/epc_all_reg[3][10]
  -------------------------------------------------------------------
                         required time                        -11.018    
                         arrival time                          21.544    
  -------------------------------------------------------------------
                         slack                                 10.526    

Slack (MET) :             10.559ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.298%)  route 0.226ns (60.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 10.087 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X51Y54         FDCE                                         r  if_instance/ra_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[3]/Q
                         net (fo=4, routed)           0.226    21.571    vic_instance/D[3]
    SLICE_X52Y60         FDRE                                         r  vic_instance/epc_all_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.087    vic_instance/CLK
    SLICE_X52Y60         FDRE                                         r  vic_instance/epc_all_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.645    
                         clock uncertainty            0.295    10.939    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.073    11.012    vic_instance/epc_all_reg[1][3]
  -------------------------------------------------------------------
                         required time                        -11.012    
                         arrival time                          21.571    
  -------------------------------------------------------------------
                         slack                                 10.559    





