// Seed: 2678036053
module module_0 (
    output tri id_0,
    input wand id_1,
    output tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    input wand id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input tri1 id_12,
    output supply1 id_13
);
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output wire id_2
);
  wire id_4;
  logic [7:0] id_5;
  assign id_5[1] = "";
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
