Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Dutt, S., Shi, O.","Power-delay product based resource library construction for effective power optimization in HLS",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918321,"229","236",,,10.1109/ISQED.2017.7918321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019637271&doi=10.1109%2fISQED.2017.7918321&partnerID=40&md5=82bd95f4b4bd09afb0c7920ad9383520",Conference Paper,Scopus,2-s2.0-85019637271
"Shi, O., Dutt, S.","Co-exploration of unit-time leakage power and latency spaces for leakage energy minimization in high-level synthesis",2016,"Journal of Low Power Electronics","12","4",,"295","308",,,10.1166/jolpe.2016.1459,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000788530&doi=10.1166%2fjolpe.2016.1459&partnerID=40&md5=0beb2d89f172864592d162a4b9e9b124",Article,Scopus,2-s2.0-85000788530
"Tartaglione, E., Dutt, S.","Communication scheduling and buslet synthesis for low-interconnect HLS designs",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372554,"86","93",,,10.1109/ICCAD.2015.7372554,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964542730&doi=10.1109%2fICCAD.2015.7372554&partnerID=40&md5=5e1cc25641f422e25681200a907eb606",Conference Paper,Scopus,2-s2.0-84964542730
"Zhong, K., Dutt, S.","Effective partition-driven placement with simultaneous level and global net views",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896482,"254","259",,15,10.1109/ICCAD.2000.896482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034474792&doi=10.1109%2fICCAD.2000.896482&partnerID=40&md5=35a9b5e5de4a1522c1c5a24cd239165c",Conference Paper,Scopus,2-s2.0-0034474792
"Dutt, S., Mehta, D., Nam, G.-J.","New algorithmic techniques for complex EDA problems",2014,"VLSI Design","2014",, 134946,"","",,,10.1155/2014/134946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901036401&doi=10.1155%2f2014%2f134946&partnerID=40&md5=1fd3b71fef3f2b63eba0cc8d55d5ac60",Editorial,Scopus,2-s2.0-84901036401
"Ren, H., Dutt, S.","Fast and near-optimal timing-driven cell sizing under cell area and leakage power constraints using a simplified discrete network flow algorithm",2013,"VLSI Design","2013",, 474601,"","",,,10.1155/2013/474601,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878630450&doi=10.1155%2f2013%2f474601&partnerID=40&md5=4d0ab0996e5e8b0d238df83d299a835a",Article,Scopus,2-s2.0-84878630450
"Ren, H., Dutt, S.","A provably high-probability white-space satisfaction algorithm with good performance for standard-cell detailed placement",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","7", 5491280,"1291","1304",,1,10.1109/TVLSI.2010.2047876,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959704918&doi=10.1109%2fTVLSI.2010.2047876&partnerID=40&md5=a287b03140106e8d970facdba60190b1",Article,Scopus,2-s2.0-79959704918
"Dutt, S., Ren, H.","Discretized network flow techniques for timing and wire-length driven incremental placement with white-space satisfaction",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","7", 5483139,"1277","1290",,5,10.1109/TVLSI.2010.2050632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959729373&doi=10.1109%2fTVLSI.2010.2050632&partnerID=40&md5=134155b9acad3a9572c08f6bd3c9d7fb",Article,Scopus,2-s2.0-79959729373
"Ren, H., Dutt, S.","Effective power optimization under timing and voltage-island constraints via simultaneous VDD, Vth assignments, gate sizing, and placement",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","5", 5752436,"746","759",,3,10.1109/TCAD.2010.2097330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955451111&doi=10.1109%2fTCAD.2010.2097330&partnerID=40&md5=c6779ebb582d7dd07e6eebf378df7e89",Article,Scopus,2-s2.0-79955451111
"Dutt, S., Ren, H.","Timing yield optimization via discrete gate sizing using globally-informed delay PDFs",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654205,"570","577",,1,10.1109/ICCAD.2010.5654205,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650899033&doi=10.1109%2fICCAD.2010.5654205&partnerID=40&md5=6ed455c645661a4e751b0e341f6990da",Conference Paper,Scopus,2-s2.0-78650899033
"Dutt, S., Dai, Y., Ren, H., Fontanarosa, J.","Selection of multiple SNPs in case-control association study using a discretized network flow approach",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5462 LNBI",,,"211","223",,5,10.1007/978-3-642-00727-9_21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68249114418&doi=10.1007%2f978-3-642-00727-9_21&partnerID=40&md5=44a9ea74a1a69cfca0213edf6cbba76d",Conference Paper,Scopus,2-s2.0-68249114418
"Dutt, S., Li, L.","Trust-based design and check of FPGA circuits using two-level randomized ECC structures",2009,"ACM Transactions on Reconfigurable Technology and Systems","2","1", 6,"","",,13,10.1145/1502781.1508209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864751110&doi=10.1145%2f1502781.1508209&partnerID=40&md5=4b50d557bbd6424fa088ccc72cbacfe2",Article,Scopus,2-s2.0-84864751110
"Ren, H., Dutt, S.","Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closuret",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681557,"93","100",,8,10.1109/ICCAD.2008.4681557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849097543&doi=10.1109%2fICCAD.2008.4681557&partnerID=40&md5=1e325e6328d1549ddec056ee7648b92b",Conference Paper,Scopus,2-s2.0-57849097543
"Dutt, S., Verma, V., Suthar, V.","Built-in-self-test of FPGAs with provable diagnosabilities and high diagnostic coverage with application to online testing",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","2",,"309","326",,30,10.1109/TCAD.2007.906992,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38649111308&doi=10.1109%2fTCAD.2007.906992&partnerID=40&md5=4152c516108b97eddb2c08c2c8d55fdc",Article,Scopus,2-s2.0-38649111308
"Ren, H., Dutt, S.","Constraint satisfaction in incremental placement with application to performance optimization under power constraints",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601910,"251","258",,,10.1109/ICCD.2007.4601910,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949098333&doi=10.1109%2fICCD.2007.4601910&partnerID=40&md5=b4a5eae2076c76c2f527209b4788ea98",Conference Paper,Scopus,2-s2.0-52949098333
"Mahapatra, N.R., Dutt, S.","An efficient delay-optimal distributed termination detection algorithm",2007,"Journal of Parallel and Distributed Computing","67","10",,"1047","1066",,4,10.1016/j.jpdc.2007.05.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548286793&doi=10.1016%2fj.jpdc.2007.05.013&partnerID=40&md5=4a416b9a706e86155b7a66a6328f5e8d",Article,Scopus,2-s2.0-34548286793
"Dutt, S., Arslan, K.","Efficient timing-driven incremental routing for VLSI circuits using DFS and localized slack-satisfaction computations",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656993,"","",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047177514&partnerID=40&md5=22fb212df75117220070765c669c92bb",Conference Paper,Scopus,2-s2.0-34047177514
"Suthar, V., Dutt, S.","Efficient on-line interconnect testing in FPGAs with provable detectability for multiple faults",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657069,"","",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047175434&partnerID=40&md5=fcc791ef0d53dd3ecadeafe736b6119f",Conference Paper,Scopus,2-s2.0-34047175434
"Dutt, S., Ren, H., Yuan, F., Suthar, V.","A network-flow approach to timing-driven incremental placement for ASICs",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110201,"375","382",,13,10.1109/ICCAD.2006.320061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149124374&doi=10.1109%2fICCAD.2006.320061&partnerID=40&md5=970355b9016edc192e84779a9fe6dbcd",Conference Paper,Scopus,2-s2.0-46149124374
"Rota, F., Dutt, S., Krishna, S.","Off-chip control flow checking of on-chip processor-cache instruction stream",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030963,"507","515",,4,10.1109/DFT.2006.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749098710&doi=10.1109%2fDFT.2006.47&partnerID=40&md5=8caaf76911129bf555d2814184fd0042",Conference Paper,Scopus,2-s2.0-38749098710
"Suthar, V., Dutt, S.","Mixed PLB and interconnect BIST for FPGAs without fault-free assumptions",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617559,"36","41",,19,10.1109/VTS.2006.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751087543&doi=10.1109%2fVTS.2006.47&partnerID=40&md5=f75022f282d1804ff3719b89256772ed",Conference Paper,Scopus,2-s2.0-33751087543
"Suthar, V., Dutt, S.","High-diagnosability online built-in self-test of FPGAs via iterative bootstrapping",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, P1.3,"78","83",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244457627&partnerID=40&md5=027c9c9ee3b44fda2429332d80555693",Conference Paper,Scopus,2-s2.0-29244457627
"Dutt, S., Rota, F., Trovo, F., Hanchek, F.","Fault Tolerance in Computer Systems-From Circuits to Algorithms",2005,"The Electrical Engineering Handbook",,,,"427","457",,,10.1016/B978-012170960-0/50034-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882471154&doi=10.1016%2fB978-012170960-0%2f50034-7&partnerID=40&md5=efd60b5344c753d1b9f9f28cf6706444",Book Chapter,Scopus,2-s2.0-84882471154
"Arslan, H., Dutt, S.","A depth-first-search controlled gridless incremental routing algorithm for VLSI circuits",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"86","92",,3,10.1109/ICCD.2004.1347905,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644369352&doi=10.1109%2fICCD.2004.1347905&partnerID=40&md5=8e7a69be6055bd6a65b46aede1be0413",Conference Paper,Scopus,2-s2.0-17644369352
"Verma, V., Dutt, S., Suthar, V.","Efficient on-line testing of FPGAs with provable diagnosabilities",2004,"Proceedings - Design Automation Conference",,,,"498","503",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444343543&partnerID=40&md5=c53ba0991a7083f3f1898e5e49adc43b",Conference Paper,Scopus,2-s2.0-4444343543
"Mahapatra, N.R., Dutt, S.","Adaptive quality equalizing: High-performance load balancing for parallel branch-and-bound across applications and computing systems",2004,"Parallel Computing","30","7",,"867","881",,,10.1016/j.parco.2004.05.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3342907059&doi=10.1016%2fj.parco.2004.05.001&partnerID=40&md5=db335798d69aee992edaf11b33d0ed89",Article,Scopus,2-s2.0-3342907059
"Arslan, H., Dutt, S.","An effective hop-based detailed router for FPGAs for optimizing track usage and circuit performance",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"208","213",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942691552&partnerID=40&md5=d8cb82879fff8acb401a1a5744d8da67",Conference Paper,Scopus,2-s2.0-2942691552
"Arslan, H., Dutt, S.","ROAD: An order-impervious optimal detailed router for FPGAs",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"350","356",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345413245&partnerID=40&md5=6fcfad1af4bdaba7c98dbf358d16a442",Conference Paper,Scopus,2-s2.0-0345413245
"Zhong, K., Dutt, S.","Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control",2002,"Proceedings - Design Automation Conference",,,,"854","859",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036044627&partnerID=40&md5=3d263f02dbf5096fbbc490bc4800a068",Conference Paper,Scopus,2-s2.0-0036044627
"Dutt, S., Deng, W.","Cluster-aware iterative improvement techniques for partitioning large VLSI circuits",2002,"ACM Transactions on Design Automation of Electronic Systems","7","1",,"91","121",,14,10.1145/504914.504918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036005096&doi=10.1145%2f504914.504918&partnerID=40&md5=971ed4720cc39f53ce0dc37bac2343c8",Article,Scopus,2-s2.0-0036005096
"Dutt, S., Verma, V., Arslan, H.","A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs",2002,"ACM Transactions on Design Automation of Electronic Systems","7","4",,"664","693",,6,10.1145/605440.605449,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036826706&doi=10.1145%2f605440.605449&partnerID=40&md5=ddc675a2cfd384336c6a783c5ec3c7a4",Article,Scopus,2-s2.0-0036826706
"Mahapatra, N.R., Dutt, S.","Hardware-efficient and highly reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected arrays",2001,"Journal of Parallel and Distributed Computing","61","10",,"1391","1411",,12,10.1006/jpdc.2001.1702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035180194&doi=10.1006%2fjpdc.2001.1702&partnerID=40&md5=4271021a7bf2411879e05b360ef7f233",Article,Scopus,2-s2.0-0035180194
"Verma, V., Dutt, S.","A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,, 23,"144","151",,1,10.1109/ICCAD.2001.968611,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035214633&doi=10.1109%2fICCAD.2001.968611&partnerID=40&md5=46e183a1cd7f184881318e6a83d3372c",Article,Scopus,2-s2.0-0035214633
"Dutt, S., Deng, W.","Probability-based approaches to VLSI circuit partitioning",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","5",,"534","549",,11,10.1109/43.845078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033716817&doi=10.1109%2f43.845078&partnerID=40&md5=6737beb6702f6f2a0bda0eaf99f83214",Article,Scopus,2-s2.0-0033716817
"Mahapatra, N.R., Dutt, S.","Random seeking: A general, efficient, and informed randomized scheme for dynamic load balancing",2000,"International Journal of Foundations of Computer Science","11","2",,"231","246",,1,10.1142/S0129054100000144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3342890413&doi=10.1142%2fS0129054100000144&partnerID=40&md5=e26494d7457fc1ca3689708555b516d0",Article,Scopus,2-s2.0-3342890413
"Dutt, Shantanu, Shanmugavel, Vimalvel, Trimberger, Steve","Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"173","176",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033352290&partnerID=40&md5=bac263ccdb7c477888bfc4ed0f2236d6",Conference Paper,Scopus,2-s2.0-0033352290
"Dutt, S., Arslan, H., Theny, H.","Partitioning using second-order information and stochastic-gain functions",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","4",,"421","435",,1,10.1109/43.752926,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748133096&doi=10.1109%2f43.752926&partnerID=40&md5=42e28de3be7d42cc5eced38015fd097e",Article,Scopus,2-s2.0-33748133096
"Mahapatra, Nihar R., Dutt, Shantanu","Efficient network-flow based techniques for dynamic fault reconfiguration in FPGAs",1999,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"122","129",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032597687&partnerID=40&md5=956a3ae5be77387f8969359ce77508d6",Article,Scopus,2-s2.0-0032597687
"Dutt, Shantanu, Arslan, Hasan, Theny, Halim","Partitioning using second-order information and stochastic-gain functions",1999,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","46","3",,"421","435",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032659975&partnerID=40&md5=dff41394f91e25d75ef29525879aa420",Article,Scopus,2-s2.0-0032659975
"Hanchek, F., Dutt, S.","Methodologies for tolerating cell and interconnect faults in FPGAs",1998,"IEEE Transactions on Computers","47","1",,"15","33",,73,10.1109/12.656073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031649068&doi=10.1109%2f12.656073&partnerID=40&md5=1d7efe74bdaeec2bfe7b25f1e43b5c60",Article,Scopus,2-s2.0-0031649068
"Mahapatra, Nihar R., Dutt, Shantanu","Adaptive quality equalizing: High-performance load balancing for parallel branch-and-bound across applications and computing systems",1998,"Proceedings of the International Parallel Processing Symposium, IPPS",,,,"796","800",,6,10.1109/IPPS.1998.670019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031704404&doi=10.1109%2fIPPS.1998.670019&partnerID=40&md5=b36448310d67ac0f3275820ff7c92860",Conference Paper,Scopus,2-s2.0-0031704404
"Dutt, Shantanu, Theny, Halim","Partitioning using second-order information and stochastic-gain functions",1998,"Proceedings of the International Symposium on Physical Design",,,,"112","117",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031681978&partnerID=40&md5=b8eac5017b858e81824777d807020c91",Conference Paper,Scopus,2-s2.0-0031681978
"Dutt, S., Mahapatra, N.R.","Node-covering, error-correcting codes and multiprocessors with very high average fault tolerance",1997,"IEEE Transactions on Computers","46","9",,"997","1015",,16,10.1109/12.620481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031361260&doi=10.1109%2f12.620481&partnerID=40&md5=c9f5d89b2c36da225982a52d8d743e86",Article,Scopus,2-s2.0-0031361260
"Mahapatra, N.R., Dutt, S.","Scalable global and local hashing strategies for duplicate pruning in parallel A* graph search",1997,"IEEE Transactions on Parallel and Distributed Systems","8","7",,"738","756",,13,10.1109/71.598348,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031175712&doi=10.1109%2f71.598348&partnerID=40&md5=3bfc233d24ceb14f9857346aa467ad59",Article,Scopus,2-s2.0-0031175712
"Dutt, S., Hayes, J.P.","A Local-Sparing Design Methodology for Fault-Tolerant Multiprocessors",1997,"Computers and Mathematics with Applications","34","11",,"25","50",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031382660&partnerID=40&md5=4db427fb7da5ef6598448c4e3dc99e6a",Article,Scopus,2-s2.0-0031382660
"Dutt, Shantanu, Theny, Halim","Partitioning around roadblocks: Tackling constraints with intermediate relaxations",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"350","355",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031358445&partnerID=40&md5=72e26968939ea051ea11c3120d9819ee",Conference Paper,Scopus,2-s2.0-0031358445
"Dutt, S., Hanchek, F.","REMOD: A new methodology for designing fault-tolerant arithmetic circuits",1997,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","5","1",,"34","56",,14,10.1109/92.555985,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031099007&doi=10.1109%2f92.555985&partnerID=40&md5=9082f61b71a61c8f61629e5b6383005a",Article,Scopus,2-s2.0-0031099007
"Hanchek, Fran, Dutt, Shantanu","Design methodologies for tolerating cell and interconnect faults in FPGAs",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"326","331",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030399709&partnerID=40&md5=c51809e837e561f2b3c44b4d56874fcf",Conference Paper,Scopus,2-s2.0-0030399709
"Dutt, Shantanu, Deng, Wenyong","VLSI circuit partitioning by cluster-removal using iterative improvement techniques",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"194","200",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030421294&partnerID=40&md5=af41974310df50f64bc169b56f32e13b",Conference Paper,Scopus,2-s2.0-0030421294
"Dutt, S., Assaad, F.T.","Mantissa-preserving operations and robust algorithm-based fault tolerance for matrix computations",1996,"IEEE Transactions on Computers","45","4",,"408","424",,9,10.1109/12.494099,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0009853796&doi=10.1109%2f12.494099&partnerID=40&md5=6a213ea69665a53a9ac883307ca2861e",Article,Scopus,2-s2.0-0009853796
"Mahapatra, Nihar R., Dutt, Shantanu","Random seeking: a general, efficient, and informed randomized scheme for dynamic load balancing",1996,"IEEE Symposium on Parallel and Distributed Processing - Proceedings",,,,"881","885",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029696143&partnerID=40&md5=78b6e15f6a004342b2c3ae04c523daf4",Conference Paper,Scopus,2-s2.0-0029696143
"Hanchek, Fran, Dutt, Shantanu","Node-covering based defect and fault tolerance methods for increased yield in FPGAs",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"225","229",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029713590&partnerID=40&md5=dfa7398bd94c409e92719cf6651d71c1",Conference Paper,Scopus,2-s2.0-0029713590
"Mahapatra, Nihar R., Dutt, Shantanu","Hardware-efficient and highly-reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected multicomputers",1996,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"272","281",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029715177&partnerID=40&md5=e8a168e2c8a4d3883ba4f4b64da149a3",Conference Paper,Scopus,2-s2.0-0029715177
"Dutt, Shantanu, Trinh, Nam","Are there advantages to high-dimension architectures?: analysis of k-ary n-cubes for the class of parallel divide-and-conquer algorithms",1996,"Proceedings of the International Conference on Supercomputing",,,,"398","406",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029723362&partnerID=40&md5=a2261f61ca839185ec1daaf007e95cf0",Conference Paper,Scopus,2-s2.0-0029723362
"Dutt, Shantanu, Deng, Wenyong","Probability-based approach to VLSI circuit partitioning",1996,"Proceedings - Design Automation Conference",,,,"100","105",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029720905&partnerID=40&md5=e5d12c0a84532d694ee6efd0ee04aec1",Conference Paper,Scopus,2-s2.0-0029720905
"Dutt, Shantanu, Mahapatra, Nihar R.","Node covering, error correcting codes and multiprocessors with very high average fault tolerance",1995,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"320","329",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028994243&partnerID=40&md5=664128e38f294935bcc8f834c2b24001",Conference Paper,Scopus,2-s2.0-0028994243
"Dutt, S., Mahapatra, N.R.","Scalable Load Balancing Strategies for Parallel A* Algorithms",1994,"Journal of Parallel and Distributed Computing","22","3",,"488","505",,14,10.1006/jpdc.1994.1106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345270125&doi=10.1006%2fjpdc.1994.1106&partnerID=40&md5=9f2fb81ed2abdd372ab85e015757d1b2",Article,Scopus,2-s2.0-0345270125
"Dutt, Shantanu","Fast polylog-time reconfiguration of structurally fault-tolerant multiprocessors",1993,"Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing",,,,"762","770",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027837834&partnerID=40&md5=ca2451e6b3e9a6ed40d43d30831dac71",Conference Paper,Scopus,2-s2.0-0027837834
"Dutt, Shantanu","New faster Kernighan-Lin-type graph-partitioning algorithms",1993,,,,,"370","377",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027839116&partnerID=40&md5=0ac95066dfe5da0c08bae39d9ddd5180",Conference Paper,Scopus,2-s2.0-0027839116
"Mahapatra, Nihar R., Dutt, Shantanu","Scalable duplicate pruning strategies for parallel A* graph search",1993,"Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing",,,,"290","297",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027810247&partnerID=40&md5=504e818bc1d2f8ece883bf6a282b03e6",Conference Paper,Scopus,2-s2.0-0027810247
"Dutt, S., Hayes, J.P.","Some Practical Issues in the Design of Fault-Tolerant Multiprocessors",1992,"IEEE Transactions on Computers","41","5",,"588","598",,34,10.1109/12.142685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026869240&doi=10.1109%2f12.142685&partnerID=40&md5=5c3e2e0fa39ea0ae86d62e5fb74b2af1",Article,Scopus,2-s2.0-0026869240
"Dutt, Shantanu, Hayes, John P.","Some practical issues in the design of fault-tolerant multiprocessors",1991,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"292","299",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026173472&partnerID=40&md5=9856c632c20145adfbd5fc4d8b4beeb4",Conference Paper,Scopus,2-s2.0-0026173472
"Dutt, S., Hayes, J.P.","Subcube Allocation in Hypercube Computers",1991,"IEEE Transactions on Computers","40","3",,"341","352",,38,10.1109/12.76413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026119430&doi=10.1109%2f12.76413&partnerID=40&md5=97d8dbcd834f90122138dca2c774f854",Article,Scopus,2-s2.0-0026119430
"Dutt, S., Hayes, J.P.","Designing fault-tolerant systems using automorphisms",1991,"Journal of Parallel and Distributed Computing","12","3",,"249","268",,53,10.1016/0743-7315(91)90129-W,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026188277&doi=10.1016%2f0743-7315%2891%2990129-W&partnerID=40&md5=ca8546f8c7188fc86e6fff6d21051703",Article,Scopus,2-s2.0-0026188277
"Dutt, S., Hayes, J.P.","On Designing and Reconfiguring K-Fault-Tolerant Tree Architectures",1990,"IEEE Transactions on Computers","39","4",,"490","503",,35,10.1109/12.54842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025419666&doi=10.1109%2f12.54842&partnerID=40&md5=15bb0d6b11d54dd29b5aaa690ded52ef",Article,Scopus,2-s2.0-0025419666
"Dutt, Shantanu, Hayes, John P.","Automorphic approach to the design of fault-tolerant multiprocessors",1989,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"496","503",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024876336&partnerID=40&md5=2688ced16e6645b22ee5e9e6301da102",Conference Paper,Scopus,2-s2.0-0024876336
"Dutt, Shantanu, Hayes, John P.","Design and reconfiguration strategies for near-optimal k-fault-tolerant tree architectures.",1988,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"328","333",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024126398&partnerID=40&md5=daeea9879a9d3e2ff3688c4c0e9796fc",Conference Paper,Scopus,2-s2.0-0024126398
