<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e435"><registerName>PLLCTRL3</registerName><registerNameMore><registerNameFull>PLLCTRL3</registerNameFull></registerNameMore><registerBody><registerDescription>PLL control register</registerDescription><registerProperties><registerPropset><addressOffset>0xc</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x1</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e446"><bitFieldName>RESETONLOCK</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>RESETONLOCK[4:0] input Control signal to force a post divide reset on the rising edge of LOCK</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>5</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e461"><bitFieldName>BYPCK_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>BYPCKSEL[4:0] input MUX to select FREF or CKFB for bypass mode</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>5</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e476"><bitFieldName>BYPASSPRE</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>BYPASSPRE[4:0] - Bypass mux control for input to post divider</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>5</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e491"><bitFieldName>BYPASSPOST</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>BYPASSPOST[4:0] - Bypass mux control for post divider output</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>5</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>