part=xczu9eg-ffvb1156-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.top=add
clock=8ns
clock_uncertainty=12%
syn.file=/home/ndp/LNSMadam_HLS/src/add/add_unit.cpp
tb.file=/home/ndp/LNSMadam_HLS/test_bench/add_tb.cpp
csim.code_analyzer=1