Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 00:03:28 2024
| Host         : LittlePoet running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           34 |
| No           | No                    | Yes                    |             303 |           71 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           17 |
| Yes          | Yes                   | No                     |              32 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------+-----------------------+------------------+----------------+
|             Clock Signal             |         Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------+-----------------------+------------------+----------------+
|  U_CPU/U_IF_ID/Beq_ID                |                               |                       |                1 |              1 |
|  U_CPU/alucontrol/ALUCtr_reg[3]_2    |                               |                       |                1 |              1 |
|  U_CPU/alucontrol/ALUCtr_reg[3]_4    |                               |                       |                1 |              1 |
|  U_FRQNCYDVD/CLK                     |                               | SW_IBUF[0]            |                1 |              3 |
|  clk100MHZ_IBUF_BUFG                 |                               |                       |                2 |              4 |
|  U_CPU/U_ID_EX/ALUctr_EX_reg[3]_1[0] |                               |                       |                2 |              5 |
|  clk100MHZ_IBUF_BUFG                 |                               | U_FRQNCYDVD/clk10Hz   |                8 |             31 |
|  clk100MHZ_IBUF_BUFG                 |                               | U_FRQNCYDVD/clk1000Hz |                8 |             31 |
|  n_0_82_BUFG                         |                               |                       |               27 |             32 |
|  clk_BUFG                            | U_CPU/U_ID_EX/E[0]            | SW_IBUF[0]            |               14 |             32 |
|  clk_BUFG                            | U_CPU/U_ID_EX/Beq_EX_reg_3[0] | SW_IBUF[0]            |               17 |             44 |
| ~clk_BUFG                            | U_CPU/U_MEM_WB/RegWr          |                       |               12 |             96 |
|  clk_BUFG                            |                               | SW_IBUF[0]            |               70 |            300 |
+--------------------------------------+-------------------------------+-----------------------+------------------+----------------+


