strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f934a9f71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f934acb50d0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f934a98ecd0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f934a98e550>",
		fillcolor=turquoise,
		label="24:BL
q <= q << amount;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f934a9f2650>]",
		style=filled,
		typ=Block];
	"23:IF" -> "24:BL"	[cond="['ena']",
		label=ena,
		lineno=23];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f934a9f7090>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f934a9e4210>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f934a9e4ed0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "23:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
