$date
	Wed Jul  4 18:42:05 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a $end
$var wire 2 ! out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
$end
#20
