read -sv run_verilog_mid/adder_32b_12_85_f87ff3d7c07531578afea91557add08c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_85_f87ff3d7c07531578afea91557add08c_yosys.v
