0.7
2020.2
Jun 10 2021
19:45:28
/home/nameer/standaloneuart/project_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,1648294083,vhdl,,,,design_1_axi_uartlite_0_0,,,,,,,,
/home/nameer/standaloneuart/project_1.ip_user_files/bd/design_1/sim/design_1.v,1648294083,verilog,,,,design_1,,uvm,,,,,,
/home/nameer/standaloneuart/project_1.sim/sim_1/behav/xsim/glbl.v,1648294083,verilog,,,,glbl,,uvm,,,,,,
/home/nameer/standaloneuart/project_1.srcs/sim_1/new/standaloneuart.sv,1648294083,systemVerilog,,,,teststandaloneuart,,uvm,,,,,,
