Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id D1DED906A2F
	for <lists+qemu-devel@lfdr.de>; Thu, 13 Jun 2024 12:39:24 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sHhqB-0008KB-UF; Thu, 13 Jun 2024 06:37:59 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jim.shu@sifive.com>)
 id 1sHhq9-0008Jw-Sq
 for qemu-devel@nongnu.org; Thu, 13 Jun 2024 06:37:57 -0400
Received: from mail-ed1-x52b.google.com ([2a00:1450:4864:20::52b])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <jim.shu@sifive.com>)
 id 1sHhq7-0002qU-PZ
 for qemu-devel@nongnu.org; Thu, 13 Jun 2024 06:37:57 -0400
Received: by mail-ed1-x52b.google.com with SMTP id
 4fb4d7f45d1cf-57a4d7ba501so842074a12.2
 for <qemu-devel@nongnu.org>; Thu, 13 Jun 2024 03:37:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1718275074; x=1718879874; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=h/PjgeUaNpQowSVnVk5Zr8r7gvj7MML55rmD+zmLDE8=;
 b=Ak38qUkklOF3ckRFMuMtcqy8mogS1RQ6uSIdan+g2zyyMY0cLu4gwEyPr8vXOjoMUw
 433WGquaUaPcprAmtcNceeVAMi3VoutU68gOHs0gm25kxRU+G0jgj2U5+ylRsak9FYez
 D4+AblwScRKTiPDvUSejb0tYU6rvcQzEvB46JiS0A1n6ynrrctSzyvojV0kUgdb7Wd47
 ++qehh5nS8FTaBp8q2B5FLcm8zRcagYx41SAm3TaDGpA0EdKuf7sV09F8VCrJxDjMn2M
 wJgB1vw+cvSAGit3/4x0XfL70CNhLEReUjTr11Mb3HJr12osXL0G76m5e4dLWFnSD4uX
 TSTA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1718275074; x=1718879874;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=h/PjgeUaNpQowSVnVk5Zr8r7gvj7MML55rmD+zmLDE8=;
 b=jmN77gs9f5h8teqVu0qNBwpOQEi+nWhLxvUo0piiPaeXscoQddd6YJ8iQbdCKFycQw
 K3FPxOW1pPiRdiDHOph0HAEYgr1XyZ+1o76/tX7MfM84foQPWB3a0o4dIUzXVRe5C70U
 J2XV3gZMzLj8AgrAaebjRmJzPzKjqJI3gHMa/XLhmKD/7zxQ8rsDaL60yG9l+pJ6/PuS
 vTC8spcIGT6OG0l5ASsJWomGnIC2eTBOjlCOSSY4DkMlAur3/H+ghiHo6eE/CJm9LB7f
 fKfdQYSSzm+Z6itKy0/Y9WGFt1ta1j8mg/VYH0tVO3Pq3HnYKg4Lor4cDIClrj4CEIxu
 dY/g==
X-Gm-Message-State: AOJu0YzIZ0beC5dobtojpBkcKIjmiE8oDJqJK29BvqSme47mPhIIa22L
 MoSsKiWCuLbRbLYSlKDlDET8p1vUmSBuhuAxPvNI86BmXqcfiM+E0naIfNQsWBsa+iwBE6Aj6QO
 myDHzHGTu4u56x4B8+NpRHw2KHZGouvuq4HaKPA==
X-Google-Smtp-Source: AGHT+IGf9vfw5h2qj8NsTRIKvqqkWBI3ojzBmBm0Q9SfIxSab/UGRFRbp55qCeWda0USzK9UivtIYzXT+UUB4MBI8fc=
X-Received: by 2002:a50:9e24:0:b0:578:57b7:9f32 with SMTP id
 4fb4d7f45d1cf-57caaabf033mr3168003a12.35.1718275072870; Thu, 13 Jun 2024
 03:37:52 -0700 (PDT)
MIME-Version: 1.0
References: <20240612081416.29704-1-jim.shu@sifive.com>
 <20240612081416.29704-2-jim.shu@sifive.com>
 <501987cc-d8c1-47d8-b553-d81e95eadb1c@linux.alibaba.com>
In-Reply-To: <501987cc-d8c1-47d8-b553-d81e95eadb1c@linux.alibaba.com>
From: Jim Shu <jim.shu@sifive.com>
Date: Thu, 13 Jun 2024 18:37:39 +0800
Message-ID: <CALw707r1-94NOZ6CYV-aE-buXCh8v3mOQjUSm=wQrpLf0Pro9g@mail.gmail.com>
Subject: Re: [RFC PATCH 01/16] accel/tcg: Store section pointer in
 CPUTLBEntryFull
To: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, 
 Richard Henderson <richard.henderson@linaro.org>,
 Paolo Bonzini <pbonzini@redhat.com>, Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>, 
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Eduardo Habkost <eduardo@habkost.net>, 
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@linaro.org>, 
 Yanan Wang <wangyanan55@huawei.com>, Peter Xu <peterx@redhat.com>, 
 David Hildenbrand <david@redhat.com>, Peter Maydell <peter.maydell@linaro.org>,
 Michael Rolnik <mrolnik@gmail.com>,
 "Edgar E. Iglesias" <edgar.iglesias@gmail.com>, 
 Song Gao <gaosong@loongson.cn>, Laurent Vivier <laurent@vivier.eu>, 
 Aurelien Jarno <aurelien@aurel32.net>, Jiaxun Yang <jiaxun.yang@flygoat.com>, 
 Aleksandar Rikalo <arikalo@gmail.com>, Stafford Horne <shorne@gmail.com>, 
 Nicholas Piggin <npiggin@gmail.com>,
 Yoshinori Sato <ysato@users.sourceforge.jp>, 
 Ilya Leoshkevich <iii@linux.ibm.com>, Thomas Huth <thuth@redhat.com>, 
 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>,
 Artyom Tarasenko <atar4qemu@gmail.com>, 
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 Max Filippov <jcmvbkbc@gmail.com>, 
 "open list:ARM TCG CPUs" <qemu-arm@nongnu.org>,
 "open list:PowerPC TCG CPUs" <qemu-ppc@nongnu.org>, 
 "open list:S390 TCG CPUs" <qemu-s390x@nongnu.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::52b;
 envelope-from=jim.shu@sifive.com; helo=mail-ed1-x52b.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi Zhiwei,

Common IOMMU devices will not have IOMMUMemoryRegion in the path of
CPU access since It only affects DMA access.
In QEMU, it usually places this IOMMU MR as the parent of
"system_memory", and changes the target_mr of DMA from "system_memory"
to IOMMU MR.

For the wgChecker, it is in front of memory or device MMIO and
protects both CPU/DMA access to memory or device MMIO.
In QEMU, wgChecker re-use IOMMUMemoryRegion to implement the memory
protection inside the translate() function of IOMMU MR.
In the machine code, wgChecker replaces the MemoryRegion of protected
resources with the checker's IOMMU MR in the MemoryRegion tree of
"system_memory".
Both CPU/DMA access will go through the "system_memory". They will go
through the checker's IOMMU MR when accessing the protected resources.

This mechanism is used by Cortex-M MPC devices (hw/misc/tz-mpc.c)
originally. I have leveraged it and extended it little (in patch 2) as
MPC doesn't support RO/WO permission.
If we'd like to have a device to do the memory protection of both CPU
& DMA access, we could implement it in this mechanism.
(p.s. Cortex-A TZASC is not supported in QEMU, which is similar to MPC
or wgChecker device.)

Thanks,
Jim Shu





On Thu, Jun 13, 2024 at 2:23=E2=80=AFPM LIU Zhiwei <zhiwei_liu@linux.alibab=
a.com> wrote:
>
> On 2024/6/12 16:14, Jim Shu wrote:
> > 'CPUTLBEntryFull.xlat_section' stores section_index in last 12 bits to
> > find the correct section when CPU access the IO region over the IOTLB
> > (iotlb_to_section()).
> >
> > However, section_index is only unique inside single AddressSpace. If
> > address space translation is over IOMMUMemoryRegion, it could return
> > section from other AddressSpace. 'iotlb_to_section()' API only finds th=
e
> > sections from CPU's AddressSpace so that it couldn't find section in
> > other AddressSpace. Thus, using 'iotlb_to_section()' API will find the
> > wrong section and QEMU will have wrong load/store access.
> >
> > To fix this bug, store complete MemoryRegionSection pointer in
> > CPUTLBEntryFull instead of section_index.
> >
> > This bug occurs only when
> > (1) IOMMUMemoryRegion is in the path of CPU access.
>
> Hi Jim,
>
> Can you explain a little more on when IOMMUMemoryRegion is in the path
> of CPU access?
>
> Thanks,
> Zhiwei
>
> > (2) IOMMUMemoryRegion returns different target_as and the section is in
> > the IO region.
> >
> > Common IOMMU devices don't have this issue since they are only in the
> > path of DMA access. Currently, the bug only occurs when ARM MPC device
> > (hw/misc/tz-mpc.c) returns 'blocked_io_as' to emulate blocked access
> > handling. Upcoming RISC-V wgChecker device is also affected by this bug=
.
> >
> > Signed-off-by: Jim Shu <jim.shu@sifive.com>
> > ---
> >   accel/tcg/cputlb.c    | 19 +++++++++----------
> >   include/hw/core/cpu.h |  3 +++
> >   2 files changed, 12 insertions(+), 10 deletions(-)
> >
> > diff --git a/accel/tcg/cputlb.c b/accel/tcg/cputlb.c
> > index 117b516739..8cf124b760 100644
> > --- a/accel/tcg/cputlb.c
> > +++ b/accel/tcg/cputlb.c
> > @@ -1169,6 +1169,7 @@ void tlb_set_page_full(CPUState *cpu, int mmu_idx=
,
> >       desc->fulltlb[index] =3D *full;
> >       full =3D &desc->fulltlb[index];
> >       full->xlat_section =3D iotlb - addr_page;
> > +    full->section =3D section;
> >       full->phys_addr =3D paddr_page;
> >
> >       /* Now calculate the new entry */
> > @@ -1248,14 +1249,14 @@ static inline void cpu_unaligned_access(CPUStat=
e *cpu, vaddr addr,
> >   }
> >
> >   static MemoryRegionSection *
> > -io_prepare(hwaddr *out_offset, CPUState *cpu, hwaddr xlat,
> > +io_prepare(hwaddr *out_offset, CPUState *cpu, CPUTLBEntryFull *full,
> >              MemTxAttrs attrs, vaddr addr, uintptr_t retaddr)
> >   {
> >       MemoryRegionSection *section;
> >       hwaddr mr_offset;
> >
> > -    section =3D iotlb_to_section(cpu, xlat, attrs);
> > -    mr_offset =3D (xlat & TARGET_PAGE_MASK) + addr;
> > +    section =3D full->section;
> > +    mr_offset =3D (full->xlat_section & TARGET_PAGE_MASK) + addr;
> >       cpu->mem_io_pc =3D retaddr;
> >       if (!cpu->neg.can_do_io) {
> >           cpu_io_recompile(cpu, retaddr);
> > @@ -1571,9 +1572,7 @@ bool tlb_plugin_lookup(CPUState *cpu, vaddr addr,=
 int mmu_idx,
> >
> >       /* We must have an iotlb entry for MMIO */
> >       if (tlb_addr & TLB_MMIO) {
> > -        MemoryRegionSection *section =3D
> > -            iotlb_to_section(cpu, full->xlat_section & ~TARGET_PAGE_MA=
SK,
> > -                             full->attrs);
> > +        MemoryRegionSection *section =3D full->section;
> >           data->is_io =3D true;
> >           data->mr =3D section->mr;
> >       } else {
> > @@ -1972,7 +1971,7 @@ static uint64_t do_ld_mmio_beN(CPUState *cpu, CPU=
TLBEntryFull *full,
> >       tcg_debug_assert(size > 0 && size <=3D 8);
> >
> >       attrs =3D full->attrs;
> > -    section =3D io_prepare(&mr_offset, cpu, full->xlat_section, attrs,=
 addr, ra);
> > +    section =3D io_prepare(&mr_offset, cpu, full, attrs, addr, ra);
> >       mr =3D section->mr;
> >
> >       BQL_LOCK_GUARD();
> > @@ -1993,7 +1992,7 @@ static Int128 do_ld16_mmio_beN(CPUState *cpu, CPU=
TLBEntryFull *full,
> >       tcg_debug_assert(size > 8 && size <=3D 16);
> >
> >       attrs =3D full->attrs;
> > -    section =3D io_prepare(&mr_offset, cpu, full->xlat_section, attrs,=
 addr, ra);
> > +    section =3D io_prepare(&mr_offset, cpu, full, attrs, addr, ra);
> >       mr =3D section->mr;
> >
> >       BQL_LOCK_GUARD();
> > @@ -2513,7 +2512,7 @@ static uint64_t do_st_mmio_leN(CPUState *cpu, CPU=
TLBEntryFull *full,
> >       tcg_debug_assert(size > 0 && size <=3D 8);
> >
> >       attrs =3D full->attrs;
> > -    section =3D io_prepare(&mr_offset, cpu, full->xlat_section, attrs,=
 addr, ra);
> > +    section =3D io_prepare(&mr_offset, cpu, full, attrs, addr, ra);
> >       mr =3D section->mr;
> >
> >       BQL_LOCK_GUARD();
> > @@ -2533,7 +2532,7 @@ static uint64_t do_st16_mmio_leN(CPUState *cpu, C=
PUTLBEntryFull *full,
> >       tcg_debug_assert(size > 8 && size <=3D 16);
> >
> >       attrs =3D full->attrs;
> > -    section =3D io_prepare(&mr_offset, cpu, full->xlat_section, attrs,=
 addr, ra);
> > +    section =3D io_prepare(&mr_offset, cpu, full, attrs, addr, ra);
> >       mr =3D section->mr;
> >
> >       BQL_LOCK_GUARD();
> > diff --git a/include/hw/core/cpu.h b/include/hw/core/cpu.h
> > index a2c8536943..3f6c10897b 100644
> > --- a/include/hw/core/cpu.h
> > +++ b/include/hw/core/cpu.h
> > @@ -217,6 +217,9 @@ typedef struct CPUTLBEntryFull {
> >        */
> >       hwaddr xlat_section;
> >
> > +    /* @section contains physical section. */
> > +    MemoryRegionSection *section;
> > +
> >       /*
> >        * @phys_addr contains the physical address in the address space
> >        * given by cpu_asidx_from_attrs(cpu, @attrs).

