
gps_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000810c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  080082a0  080082a0  000092a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800873c  0800873c  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800873c  0800873c  0000973c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008744  08008744  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008744  08008744  00009744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008748  08008748  00009748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800874c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d8  2**0
                  CONTENTS
 10 .bss          000041fc  200001d8  200001d8  0000a1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200043d4  200043d4  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fc0d  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002887  00000000  00000000  00019e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce8  00000000  00000000  0001c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009d4  00000000  00000000  0001d388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022e06  00000000  00000000  0001dd5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e1be  00000000  00000000  00040b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd96c  00000000  00000000  0004ed20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011c68c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004778  00000000  00000000  0011c6d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00120e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008284 	.word	0x08008284

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08008284 	.word	0x08008284

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b9be 	b.w	8000f50 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f83c 	bl	8000c58 <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__aeabi_d2lz>:
 8000bec:	b538      	push	{r3, r4, r5, lr}
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	4604      	mov	r4, r0
 8000bf4:	460d      	mov	r5, r1
 8000bf6:	f7ff ff71 	bl	8000adc <__aeabi_dcmplt>
 8000bfa:	b928      	cbnz	r0, 8000c08 <__aeabi_d2lz+0x1c>
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	4629      	mov	r1, r5
 8000c00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c04:	f000 b80a 	b.w	8000c1c <__aeabi_d2ulz>
 8000c08:	4620      	mov	r0, r4
 8000c0a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c0e:	f000 f805 	bl	8000c1c <__aeabi_d2ulz>
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	bd38      	pop	{r3, r4, r5, pc}
 8000c1a:	bf00      	nop

08000c1c <__aeabi_d2ulz>:
 8000c1c:	b5d0      	push	{r4, r6, r7, lr}
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <__aeabi_d2ulz+0x34>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	4606      	mov	r6, r0
 8000c24:	460f      	mov	r7, r1
 8000c26:	f7ff fce7 	bl	80005f8 <__aeabi_dmul>
 8000c2a:	f7ff ffa7 	bl	8000b7c <__aeabi_d2uiz>
 8000c2e:	4604      	mov	r4, r0
 8000c30:	f7ff fc68 	bl	8000504 <__aeabi_ui2d>
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <__aeabi_d2ulz+0x38>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	f7ff fcde 	bl	80005f8 <__aeabi_dmul>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	460b      	mov	r3, r1
 8000c40:	4630      	mov	r0, r6
 8000c42:	4639      	mov	r1, r7
 8000c44:	f7ff fb20 	bl	8000288 <__aeabi_dsub>
 8000c48:	f7ff ff98 	bl	8000b7c <__aeabi_d2uiz>
 8000c4c:	4621      	mov	r1, r4
 8000c4e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c50:	3df00000 	.word	0x3df00000
 8000c54:	41f00000 	.word	0x41f00000

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	4a06      	ldr	r2, [pc, #24]	@ (8000f84 <vApplicationGetIdleTaskMemory+0x30>)
 8000f6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2280      	movs	r2, #128	@ 0x80
 8000f70:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	200001f4 	.word	0x200001f4
 8000f84:	20000294 	.word	0x20000294

08000f88 <NMEA_To_Decimal>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

double NMEA_To_Decimal(char *nmea, char direction)
{
 8000f88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f8c:	b08a      	sub	sp, #40	@ 0x28
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	460b      	mov	r3, r1
 8000f94:	70fb      	strb	r3, [r7, #3]
    double raw = atof(nmea);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f004 f8e4 	bl	8005164 <atof>
 8000f9c:	ed87 0b06 	vstr	d0, [r7, #24]
    int degrees = (int)(raw / 100);
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	4b25      	ldr	r3, [pc, #148]	@ (800103c <NMEA_To_Decimal+0xb4>)
 8000fa6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000faa:	f7ff fc4f 	bl	800084c <__aeabi_ddiv>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f7ff fdb9 	bl	8000b2c <__aeabi_d2iz>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	617b      	str	r3, [r7, #20]
    double minutes = raw - (degrees * 100);
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	2264      	movs	r2, #100	@ 0x64
 8000fc2:	fb02 f303 	mul.w	r3, r2, r3
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff faac 	bl	8000524 <__aeabi_i2d>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000fd4:	f7ff f958 	bl	8000288 <__aeabi_dsub>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	460b      	mov	r3, r1
 8000fdc:	e9c7 2302 	strd	r2, r3, [r7, #8]

    double decimal = degrees + (minutes / 60.0);
 8000fe0:	6978      	ldr	r0, [r7, #20]
 8000fe2:	f7ff fa9f 	bl	8000524 <__aeabi_i2d>
 8000fe6:	4680      	mov	r8, r0
 8000fe8:	4689      	mov	r9, r1
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <NMEA_To_Decimal+0xb8>)
 8000ff0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ff4:	f7ff fc2a 	bl	800084c <__aeabi_ddiv>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	4649      	mov	r1, r9
 8001000:	f7ff f944 	bl	800028c <__adddf3>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (direction == 'S' || direction == 'W')
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	2b53      	cmp	r3, #83	@ 0x53
 8001010:	d002      	beq.n	8001018 <NMEA_To_Decimal+0x90>
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	2b57      	cmp	r3, #87	@ 0x57
 8001016:	d105      	bne.n	8001024 <NMEA_To_Decimal+0x9c>
        decimal *= -1;
 8001018:	6a3c      	ldr	r4, [r7, #32]
 800101a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001020:	e9c7 4508 	strd	r4, r5, [r7, #32]

    return decimal;
 8001024:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001028:	ec43 2b17 	vmov	d7, r2, r3
}
 800102c:	eeb0 0a47 	vmov.f32	s0, s14
 8001030:	eef0 0a67 	vmov.f32	s1, s15
 8001034:	3728      	adds	r7, #40	@ 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800103c:	40590000 	.word	0x40590000
 8001040:	404e0000 	.word	0x404e0000
 8001044:	00000000 	.word	0x00000000

08001048 <GPS_Parse_And_Print>:

void GPS_Parse_And_Print(char *nmea)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b0b2      	sub	sp, #200	@ 0xc8
 800104c:	af02      	add	r7, sp, #8
 800104e:	6078      	str	r0, [r7, #4]
    if (strstr(nmea, "$GPGGA"))
 8001050:	4973      	ldr	r1, [pc, #460]	@ (8001220 <GPS_Parse_And_Print+0x1d8>)
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f005 f836 	bl	80060c4 <strstr>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 80d7 	beq.w	800120e <GPS_Parse_And_Print+0x1c6>
    {
        char *token;
        int field = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

        char lat[15] = {0};
 8001066:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	f8c3 200b 	str.w	r2, [r3, #11]
        char lon[15] = {0};
 8001076:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	f8c3 200b 	str.w	r2, [r3, #11]
        char lat_dir = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
        char lon_dir = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

        token = strtok(nmea, ",");
 8001092:	4964      	ldr	r1, [pc, #400]	@ (8001224 <GPS_Parse_And_Print+0x1dc>)
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f004 ffb9 	bl	800600c <strtok>
 800109a:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc

        while (token != NULL)
 800109e:	e032      	b.n	8001106 <GPS_Parse_And_Print+0xbe>
        {
            field++;
 80010a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010a4:	3301      	adds	r3, #1
 80010a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

            if (field == 3) strcpy(lat, token);   // Latitude
 80010aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	d106      	bne.n	80010c0 <GPS_Parse_And_Print+0x78>
 80010b2:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80010b6:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80010ba:	4618      	mov	r0, r3
 80010bc:	f005 f8e9 	bl	8006292 <strcpy>
            if (field == 4) lat_dir = token[0];   // N/S
 80010c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010c4:	2b04      	cmp	r3, #4
 80010c6:	d104      	bne.n	80010d2 <GPS_Parse_And_Print+0x8a>
 80010c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
            if (field == 5) strcpy(lon, token);   // Longitude
 80010d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010d6:	2b05      	cmp	r3, #5
 80010d8:	d106      	bne.n	80010e8 <GPS_Parse_And_Print+0xa0>
 80010da:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80010de:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80010e2:	4618      	mov	r0, r3
 80010e4:	f005 f8d5 	bl	8006292 <strcpy>
            if (field == 6) lon_dir = token[0];   // E/W
 80010e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010ec:	2b06      	cmp	r3, #6
 80010ee:	d104      	bne.n	80010fa <GPS_Parse_And_Print+0xb2>
 80010f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

            token = strtok(NULL, ",");
 80010fa:	494a      	ldr	r1, [pc, #296]	@ (8001224 <GPS_Parse_And_Print+0x1dc>)
 80010fc:	2000      	movs	r0, #0
 80010fe:	f004 ff85 	bl	800600c <strtok>
 8001102:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
        while (token != NULL)
 8001106:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1c8      	bne.n	80010a0 <GPS_Parse_And_Print+0x58>
        }

        if (strlen(lat) > 0 && strlen(lon) > 0)
 800110e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d07a      	beq.n	800120e <GPS_Parse_And_Print+0x1c6>
 8001118:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d075      	beq.n	800120e <GPS_Parse_And_Print+0x1c6>
        {
            double latitude  = NMEA_To_Decimal(lat, lat_dir);
 8001122:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8001126:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800112a:	4611      	mov	r1, r2
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff2b 	bl	8000f88 <NMEA_To_Decimal>
 8001132:	ed87 0b2a 	vstr	d0, [r7, #168]	@ 0xa8
            double longitude = NMEA_To_Decimal(lon, lon_dir);
 8001136:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 800113a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff21 	bl	8000f88 <NMEA_To_Decimal>
 8001146:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0

            char msg[100];

            int lat_i = (int)latitude;
 800114a:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800114e:	f7ff fced 	bl	8000b2c <__aeabi_d2iz>
 8001152:	4603      	mov	r3, r0
 8001154:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            int lat_f = (int)((latitude - lat_i) * 1000000);
 8001158:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 800115c:	f7ff f9e2 	bl	8000524 <__aeabi_i2d>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001168:	f7ff f88e 	bl	8000288 <__aeabi_dsub>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4610      	mov	r0, r2
 8001172:	4619      	mov	r1, r3
 8001174:	a328      	add	r3, pc, #160	@ (adr r3, 8001218 <GPS_Parse_And_Print+0x1d0>)
 8001176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117a:	f7ff fa3d 	bl	80005f8 <__aeabi_dmul>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4610      	mov	r0, r2
 8001184:	4619      	mov	r1, r3
 8001186:	f7ff fcd1 	bl	8000b2c <__aeabi_d2iz>
 800118a:	4603      	mov	r3, r0
 800118c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

            int lon_i = (int)longitude;
 8001190:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001194:	f7ff fcca 	bl	8000b2c <__aeabi_d2iz>
 8001198:	4603      	mov	r3, r0
 800119a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            int lon_f = (int)((longitude - lon_i) * 1000000);
 800119e:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80011a2:	f7ff f9bf 	bl	8000524 <__aeabi_i2d>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80011ae:	f7ff f86b 	bl	8000288 <__aeabi_dsub>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	a317      	add	r3, pc, #92	@ (adr r3, 8001218 <GPS_Parse_And_Print+0x1d0>)
 80011bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c0:	f7ff fa1a 	bl	80005f8 <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f7ff fcae 	bl	8000b2c <__aeabi_d2iz>
 80011d0:	4603      	mov	r3, r0
 80011d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

            sprintf(msg, "Lat: %d.%06d , Lon: %d.%06d\r\n",lat_i, lat_f, lon_i, lon_f);
 80011d6:	f107 000c 	add.w	r0, r7, #12
 80011da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80011de:	9301      	str	r3, [sp, #4]
 80011e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80011ea:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80011ee:	490e      	ldr	r1, [pc, #56]	@ (8001228 <GPS_Parse_And_Print+0x1e0>)
 80011f0:	f004 fe8c 	bl	8005f0c <siprintf>

            HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 100);
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7fe ffe9 	bl	80001d0 <strlen>
 80011fe:	4603      	mov	r3, r0
 8001200:	b29a      	uxth	r2, r3
 8001202:	f107 010c 	add.w	r1, r7, #12
 8001206:	2364      	movs	r3, #100	@ 0x64
 8001208:	4808      	ldr	r0, [pc, #32]	@ (800122c <GPS_Parse_And_Print+0x1e4>)
 800120a:	f001 fb5d 	bl	80028c8 <HAL_UART_Transmit>
        }
    }
}
 800120e:	bf00      	nop
 8001210:	37c0      	adds	r7, #192	@ 0xc0
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	00000000 	.word	0x00000000
 800121c:	412e8480 	.word	0x412e8480
 8001220:	080082a0 	.word	0x080082a0
 8001224:	080082a8 	.word	0x080082a8
 8001228:	080082ac 	.word	0x080082ac
 800122c:	20000494 	.word	0x20000494

08001230 <GPS_RX_Task>:


void GPS_RX_Task(void *argument)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b0a4      	sub	sp, #144	@ 0x90
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
    uint8_t gps_byte;
    char gps_buffer[128];
    uint16_t gps_index = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

    for (;;)
    {
        HAL_UART_Receive(&huart3, &gps_byte, 1, HAL_MAX_DELAY);
 800123e:	f107 018d 	add.w	r1, r7, #141	@ 0x8d
 8001242:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001246:	2201      	movs	r2, #1
 8001248:	4818      	ldr	r0, [pc, #96]	@ (80012ac <GPS_RX_Task+0x7c>)
 800124a:	f001 fbc8 	bl	80029de <HAL_UART_Receive>

        if (gps_byte == '\r')
 800124e:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8001252:	2b0d      	cmp	r3, #13
 8001254:	d027      	beq.n	80012a6 <GPS_RX_Task+0x76>
            continue;

        if (gps_byte == '\n')
 8001256:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800125a:	2b0a      	cmp	r3, #10
 800125c:	d113      	bne.n	8001286 <GPS_RX_Task+0x56>
        {
            gps_buffer[gps_index] = '\0';
 800125e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001262:	3390      	adds	r3, #144	@ 0x90
 8001264:	443b      	add	r3, r7
 8001266:	2200      	movs	r2, #0
 8001268:	f803 2c84 	strb.w	r2, [r3, #-132]
            xQueueSend(gpsQueue, gps_buffer, portMAX_DELAY);
 800126c:	4b10      	ldr	r3, [pc, #64]	@ (80012b0 <GPS_RX_Task+0x80>)
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	f107 010c 	add.w	r1, r7, #12
 8001274:	2300      	movs	r3, #0
 8001276:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800127a:	f002 f96f 	bl	800355c <xQueueGenericSend>
            gps_index = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8001284:	e7db      	b.n	800123e <GPS_RX_Task+0xe>
        }
        else
        {
            if (gps_index < sizeof(gps_buffer) - 1)
 8001286:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800128a:	2b7e      	cmp	r3, #126	@ 0x7e
 800128c:	d8d7      	bhi.n	800123e <GPS_RX_Task+0xe>
                gps_buffer[gps_index++] = gps_byte;
 800128e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001292:	1c5a      	adds	r2, r3, #1
 8001294:	f8a7 208e 	strh.w	r2, [r7, #142]	@ 0x8e
 8001298:	f897 208d 	ldrb.w	r2, [r7, #141]	@ 0x8d
 800129c:	3390      	adds	r3, #144	@ 0x90
 800129e:	443b      	add	r3, r7
 80012a0:	f803 2c84 	strb.w	r2, [r3, #-132]
 80012a4:	e7cb      	b.n	800123e <GPS_RX_Task+0xe>
            continue;
 80012a6:	bf00      	nop
        HAL_UART_Receive(&huart3, &gps_byte, 1, HAL_MAX_DELAY);
 80012a8:	e7c9      	b.n	800123e <GPS_RX_Task+0xe>
 80012aa:	bf00      	nop
 80012ac:	200004dc 	.word	0x200004dc
 80012b0:	20000528 	.word	0x20000528

080012b4 <GPS_Parse_Task>:
    }
}


void GPS_Parse_Task(void *argument)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b0a2      	sub	sp, #136	@ 0x88
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    char nmea[128];

    for (;;)
    {
        if (xQueueReceive(gpsQueue, nmea, portMAX_DELAY) == pdPASS)
 80012bc:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <GPS_Parse_Task+0x2c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f107 0108 	add.w	r1, r7, #8
 80012c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80012c8:	4618      	mov	r0, r3
 80012ca:	f002 fa49 	bl	8003760 <xQueueReceive>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d1f3      	bne.n	80012bc <GPS_Parse_Task+0x8>
        {
            GPS_Parse_And_Print(nmea);
 80012d4:	f107 0308 	add.w	r3, r7, #8
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff feb5 	bl	8001048 <GPS_Parse_And_Print>
        if (xQueueReceive(gpsQueue, nmea, portMAX_DELAY) == pdPASS)
 80012de:	e7ed      	b.n	80012bc <GPS_Parse_Task+0x8>
 80012e0:	20000528 	.word	0x20000528

080012e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e4:	b5b0      	push	{r4, r5, r7, lr}
 80012e6:	b08a      	sub	sp, #40	@ 0x28
 80012e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ea:	f000 fb11 	bl	8001910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ee:	f000 f847 	bl	8001380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f2:	f000 f903 	bl	80014fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012f6:	f000 f8ad 	bl	8001454 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80012fa:	f000 f8d5 	bl	80014a8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  gpsQueue = xQueueCreate(5, 128);
 80012fe:	2200      	movs	r2, #0
 8001300:	2180      	movs	r1, #128	@ 0x80
 8001302:	2005      	movs	r0, #5
 8001304:	f002 f8d0 	bl	80034a8 <xQueueGenericCreate>
 8001308:	4603      	mov	r3, r0
 800130a:	4a16      	ldr	r2, [pc, #88]	@ (8001364 <main+0x80>)
 800130c:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <main+0x84>)
 8001310:	1d3c      	adds	r4, r7, #4
 8001312:	461d      	mov	r5, r3
 8001314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800131c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f001 ff40 	bl	80031aa <osThreadCreate>
 800132a:	4603      	mov	r3, r0
 800132c:	4a0f      	ldr	r2, [pc, #60]	@ (800136c <main+0x88>)
 800132e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(GPS_RX_Task, "GPS_RX", 256, NULL, 2, NULL);
 8001330:	2300      	movs	r3, #0
 8001332:	9301      	str	r3, [sp, #4]
 8001334:	2302      	movs	r3, #2
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2300      	movs	r3, #0
 800133a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800133e:	490c      	ldr	r1, [pc, #48]	@ (8001370 <main+0x8c>)
 8001340:	480c      	ldr	r0, [pc, #48]	@ (8001374 <main+0x90>)
 8001342:	f002 fc5f 	bl	8003c04 <xTaskCreate>
  xTaskCreate(GPS_Parse_Task, "GPS_PARSE", 512, NULL, 1, NULL);
 8001346:	2300      	movs	r3, #0
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	2301      	movs	r3, #1
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	2300      	movs	r3, #0
 8001350:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001354:	4908      	ldr	r1, [pc, #32]	@ (8001378 <main+0x94>)
 8001356:	4809      	ldr	r0, [pc, #36]	@ (800137c <main+0x98>)
 8001358:	f002 fc54 	bl	8003c04 <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800135c:	f001 ff1e 	bl	800319c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <main+0x7c>
 8001364:	20000528 	.word	0x20000528
 8001368:	080082ec 	.word	0x080082ec
 800136c:	20000524 	.word	0x20000524
 8001370:	080082cc 	.word	0x080082cc
 8001374:	08001231 	.word	0x08001231
 8001378:	080082d4 	.word	0x080082d4
 800137c:	080012b5 	.word	0x080012b5

08001380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b094      	sub	sp, #80	@ 0x50
 8001384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001386:	f107 0320 	add.w	r3, r7, #32
 800138a:	2230      	movs	r2, #48	@ 0x30
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f004 fe21 	bl	8005fd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	4b28      	ldr	r3, [pc, #160]	@ (800144c <SystemClock_Config+0xcc>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ac:	4a27      	ldr	r2, [pc, #156]	@ (800144c <SystemClock_Config+0xcc>)
 80013ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b4:	4b25      	ldr	r3, [pc, #148]	@ (800144c <SystemClock_Config+0xcc>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013c0:	2300      	movs	r3, #0
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	4b22      	ldr	r3, [pc, #136]	@ (8001450 <SystemClock_Config+0xd0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a21      	ldr	r2, [pc, #132]	@ (8001450 <SystemClock_Config+0xd0>)
 80013ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001450 <SystemClock_Config+0xd0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013dc:	2302      	movs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e0:	2301      	movs	r3, #1
 80013e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e4:	2310      	movs	r3, #16
 80013e6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e8:	2302      	movs	r3, #2
 80013ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013ec:	2300      	movs	r3, #0
 80013ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013f0:	2308      	movs	r3, #8
 80013f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80013f4:	2332      	movs	r3, #50	@ 0x32
 80013f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013fc:	2307      	movs	r3, #7
 80013fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fd77 	bl	8001ef8 <HAL_RCC_OscConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001410:	f000 f8a4 	bl	800155c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001414:	230f      	movs	r3, #15
 8001416:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001418:	2302      	movs	r3, #2
 800141a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001420:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001424:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001426:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800142a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800142c:	f107 030c 	add.w	r3, r7, #12
 8001430:	2101      	movs	r1, #1
 8001432:	4618      	mov	r0, r3
 8001434:	f000 ffd8 	bl	80023e8 <HAL_RCC_ClockConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800143e:	f000 f88d 	bl	800155c <Error_Handler>
  }
}
 8001442:	bf00      	nop
 8001444:	3750      	adds	r7, #80	@ 0x50
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800
 8001450:	40007000 	.word	0x40007000

08001454 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001458:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <MX_USART2_UART_Init+0x50>)
 800145c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001460:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001464:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001466:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800147a:	220c      	movs	r2, #12
 800147c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	@ (80014a0 <MX_USART2_UART_Init+0x4c>)
 800148c:	f001 f9cc 	bl	8002828 <HAL_UART_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001496:	f000 f861 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000494 	.word	0x20000494
 80014a4:	40004400 	.word	0x40004400

080014a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014ac:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <MX_USART3_UART_Init+0x50>)
 80014b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80014b2:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014b4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80014b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014c6:	4b0b      	ldr	r3, [pc, #44]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014cc:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014ce:	220c      	movs	r2, #12
 80014d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d2:	4b08      	ldr	r3, [pc, #32]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014de:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <MX_USART3_UART_Init+0x4c>)
 80014e0:	f001 f9a2 	bl	8002828 <HAL_UART_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014ea:	f000 f837 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200004dc 	.word	0x200004dc
 80014f8:	40004800 	.word	0x40004800

080014fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <MX_GPIO_Init+0x4c>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a0f      	ldr	r2, [pc, #60]	@ (8001548 <MX_GPIO_Init+0x4c>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <MX_GPIO_Init+0x4c>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <MX_GPIO_Init+0x4c>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	4a08      	ldr	r2, [pc, #32]	@ (8001548 <MX_GPIO_Init+0x4c>)
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	6313      	str	r3, [r2, #48]	@ 0x30
 800152e:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <MX_GPIO_Init+0x4c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800

0800154c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001554:	2001      	movs	r0, #1
 8001556:	f001 fe74 	bl	8003242 <osDelay>
 800155a:	e7fb      	b.n	8001554 <StartDefaultTask+0x8>

0800155c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001560:	b672      	cpsid	i
}
 8001562:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <Error_Handler+0x8>

08001568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_MspInit+0x54>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001576:	4a11      	ldr	r2, [pc, #68]	@ (80015bc <HAL_MspInit+0x54>)
 8001578:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800157c:	6453      	str	r3, [r2, #68]	@ 0x44
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_MspInit+0x54>)
 8001580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001582:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	603b      	str	r3, [r7, #0]
 800158e:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <HAL_MspInit+0x54>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001592:	4a0a      	ldr	r2, [pc, #40]	@ (80015bc <HAL_MspInit+0x54>)
 8001594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001598:	6413      	str	r3, [r2, #64]	@ 0x40
 800159a:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <HAL_MspInit+0x54>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a2:	603b      	str	r3, [r7, #0]
 80015a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	210f      	movs	r1, #15
 80015aa:	f06f 0001 	mvn.w	r0, #1
 80015ae:	f000 fade 	bl	8001b6e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800

080015c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08c      	sub	sp, #48	@ 0x30
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a32      	ldr	r2, [pc, #200]	@ (80016a8 <HAL_UART_MspInit+0xe8>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d12c      	bne.n	800163c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
 80015e6:	4b31      	ldr	r3, [pc, #196]	@ (80016ac <HAL_UART_MspInit+0xec>)
 80015e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ea:	4a30      	ldr	r2, [pc, #192]	@ (80016ac <HAL_UART_MspInit+0xec>)
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f2:	4b2e      	ldr	r3, [pc, #184]	@ (80016ac <HAL_UART_MspInit+0xec>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	61bb      	str	r3, [r7, #24]
 80015fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	4b2a      	ldr	r3, [pc, #168]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a29      	ldr	r2, [pc, #164]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b27      	ldr	r3, [pc, #156]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800161a:	230c      	movs	r3, #12
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001626:	2303      	movs	r3, #3
 8001628:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800162a:	2307      	movs	r3, #7
 800162c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 031c 	add.w	r3, r7, #28
 8001632:	4619      	mov	r1, r3
 8001634:	481e      	ldr	r0, [pc, #120]	@ (80016b0 <HAL_UART_MspInit+0xf0>)
 8001636:	f000 fac3 	bl	8001bc0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800163a:	e031      	b.n	80016a0 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a1c      	ldr	r2, [pc, #112]	@ (80016b4 <HAL_UART_MspInit+0xf4>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d12c      	bne.n	80016a0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
 800164a:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <HAL_UART_MspInit+0xec>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164e:	4a17      	ldr	r2, [pc, #92]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001654:	6413      	str	r3, [r2, #64]	@ 0x40
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	4b11      	ldr	r3, [pc, #68]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a10      	ldr	r2, [pc, #64]	@ (80016ac <HAL_UART_MspInit+0xec>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <HAL_UART_MspInit+0xec>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800167e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001682:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001684:	2302      	movs	r3, #2
 8001686:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168c:	2303      	movs	r3, #3
 800168e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001690:	2307      	movs	r3, #7
 8001692:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001694:	f107 031c 	add.w	r3, r7, #28
 8001698:	4619      	mov	r1, r3
 800169a:	4807      	ldr	r0, [pc, #28]	@ (80016b8 <HAL_UART_MspInit+0xf8>)
 800169c:	f000 fa90 	bl	8001bc0 <HAL_GPIO_Init>
}
 80016a0:	bf00      	nop
 80016a2:	3730      	adds	r7, #48	@ 0x30
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40004400 	.word	0x40004400
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020000 	.word	0x40020000
 80016b4:	40004800 	.word	0x40004800
 80016b8:	40020400 	.word	0x40020400

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <NMI_Handler+0x4>

080016c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <MemManage_Handler+0x4>

080016d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f6:	f000 f95d 	bl	80019b4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016fa:	f003 f829 	bl	8004750 <xTaskGetSchedulerState>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b01      	cmp	r3, #1
 8001702:	d001      	beq.n	8001708 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001704:	f003 faf0 	bl	8004ce8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}

0800170c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return 1;
 8001710:	2301      	movs	r3, #1
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <_kill>:

int _kill(int pid, int sig)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001726:	f004 fd87 	bl	8006238 <__errno>
 800172a:	4603      	mov	r3, r0
 800172c:	2216      	movs	r2, #22
 800172e:	601a      	str	r2, [r3, #0]
  return -1;
 8001730:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001734:	4618      	mov	r0, r3
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <_exit>:

void _exit (int status)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001744:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ffe7 	bl	800171c <_kill>
  while (1) {}    /* Make sure we hang here */
 800174e:	bf00      	nop
 8001750:	e7fd      	b.n	800174e <_exit+0x12>

08001752 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af00      	add	r7, sp, #0
 8001758:	60f8      	str	r0, [r7, #12]
 800175a:	60b9      	str	r1, [r7, #8]
 800175c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	e00a      	b.n	800177a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001764:	f3af 8000 	nop.w
 8001768:	4601      	mov	r1, r0
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	1c5a      	adds	r2, r3, #1
 800176e:	60ba      	str	r2, [r7, #8]
 8001770:	b2ca      	uxtb	r2, r1
 8001772:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	3301      	adds	r3, #1
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	697a      	ldr	r2, [r7, #20]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	429a      	cmp	r2, r3
 8001780:	dbf0      	blt.n	8001764 <_read+0x12>
  }

  return len;
 8001782:	687b      	ldr	r3, [r7, #4]
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
 800179c:	e009      	b.n	80017b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	1c5a      	adds	r2, r3, #1
 80017a2:	60ba      	str	r2, [r7, #8]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	3301      	adds	r3, #1
 80017b0:	617b      	str	r3, [r7, #20]
 80017b2:	697a      	ldr	r2, [r7, #20]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	dbf1      	blt.n	800179e <_write+0x12>
  }
  return len;
 80017ba:	687b      	ldr	r3, [r7, #4]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <_close>:

int _close(int file)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017ec:	605a      	str	r2, [r3, #4]
  return 0;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <_isatty>:

int _isatty(int file)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001804:	2301      	movs	r3, #1
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001812:	b480      	push	{r7}
 8001814:	b085      	sub	sp, #20
 8001816:	af00      	add	r7, sp, #0
 8001818:	60f8      	str	r0, [r7, #12]
 800181a:	60b9      	str	r1, [r7, #8]
 800181c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3714      	adds	r7, #20
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001834:	4a14      	ldr	r2, [pc, #80]	@ (8001888 <_sbrk+0x5c>)
 8001836:	4b15      	ldr	r3, [pc, #84]	@ (800188c <_sbrk+0x60>)
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001840:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <_sbrk+0x64>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d102      	bne.n	800184e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <_sbrk+0x64>)
 800184a:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <_sbrk+0x68>)
 800184c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800184e:	4b10      	ldr	r3, [pc, #64]	@ (8001890 <_sbrk+0x64>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	429a      	cmp	r2, r3
 800185a:	d207      	bcs.n	800186c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800185c:	f004 fcec 	bl	8006238 <__errno>
 8001860:	4603      	mov	r3, r0
 8001862:	220c      	movs	r2, #12
 8001864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001866:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800186a:	e009      	b.n	8001880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800186c:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <_sbrk+0x64>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001872:	4b07      	ldr	r3, [pc, #28]	@ (8001890 <_sbrk+0x64>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	4a05      	ldr	r2, [pc, #20]	@ (8001890 <_sbrk+0x64>)
 800187c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800187e:	68fb      	ldr	r3, [r7, #12]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20020000 	.word	0x20020000
 800188c:	00000400 	.word	0x00000400
 8001890:	2000052c 	.word	0x2000052c
 8001894:	200043d8 	.word	0x200043d8

08001898 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <SystemInit+0x20>)
 800189e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018a2:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <SystemInit+0x20>)
 80018a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80018bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018c0:	f7ff ffea 	bl	8001898 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018c4:	480c      	ldr	r0, [pc, #48]	@ (80018f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018c6:	490d      	ldr	r1, [pc, #52]	@ (80018fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001900 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018cc:	e002      	b.n	80018d4 <LoopCopyDataInit>

080018ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d2:	3304      	adds	r3, #4

080018d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d8:	d3f9      	bcc.n	80018ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018da:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001908 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e0:	e001      	b.n	80018e6 <LoopFillZerobss>

080018e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e4:	3204      	adds	r2, #4

080018e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e8:	d3fb      	bcc.n	80018e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ea:	f004 fcab 	bl	8006244 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ee:	f7ff fcf9 	bl	80012e4 <main>
  bx  lr    
 80018f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018fc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001900:	0800874c 	.word	0x0800874c
  ldr r2, =_sbss
 8001904:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001908:	200043d4 	.word	0x200043d4

0800190c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800190c:	e7fe      	b.n	800190c <ADC_IRQHandler>
	...

08001910 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001914:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <HAL_Init+0x40>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0d      	ldr	r2, [pc, #52]	@ (8001950 <HAL_Init+0x40>)
 800191a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800191e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001920:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <HAL_Init+0x40>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a0a      	ldr	r2, [pc, #40]	@ (8001950 <HAL_Init+0x40>)
 8001926:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800192a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800192c:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <HAL_Init+0x40>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a07      	ldr	r2, [pc, #28]	@ (8001950 <HAL_Init+0x40>)
 8001932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001938:	2003      	movs	r0, #3
 800193a:	f000 f90d 	bl	8001b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800193e:	200f      	movs	r0, #15
 8001940:	f000 f808 	bl	8001954 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001944:	f7ff fe10 	bl	8001568 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023c00 	.word	0x40023c00

08001954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <HAL_InitTick+0x54>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	4b12      	ldr	r3, [pc, #72]	@ (80019ac <HAL_InitTick+0x58>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	4619      	mov	r1, r3
 8001966:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800196a:	fbb3 f3f1 	udiv	r3, r3, r1
 800196e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001972:	4618      	mov	r0, r3
 8001974:	f000 f917 	bl	8001ba6 <HAL_SYSTICK_Config>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e00e      	b.n	80019a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b0f      	cmp	r3, #15
 8001986:	d80a      	bhi.n	800199e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001988:	2200      	movs	r2, #0
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001990:	f000 f8ed 	bl	8001b6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001994:	4a06      	ldr	r2, [pc, #24]	@ (80019b0 <HAL_InitTick+0x5c>)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800199a:	2300      	movs	r3, #0
 800199c:	e000      	b.n	80019a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000000 	.word	0x20000000
 80019ac:	20000008 	.word	0x20000008
 80019b0:	20000004 	.word	0x20000004

080019b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <HAL_IncTick+0x20>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	461a      	mov	r2, r3
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <HAL_IncTick+0x24>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4413      	add	r3, r2
 80019c4:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <HAL_IncTick+0x24>)
 80019c6:	6013      	str	r3, [r2, #0]
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000008 	.word	0x20000008
 80019d8:	20000530 	.word	0x20000530

080019dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return uwTick;
 80019e0:	4b03      	ldr	r3, [pc, #12]	@ (80019f0 <HAL_GetTick+0x14>)
 80019e2:	681b      	ldr	r3, [r3, #0]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	20000530 	.word	0x20000530

080019f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a04:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <__NVIC_SetPriorityGrouping+0x44>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a0a:	68ba      	ldr	r2, [r7, #8]
 8001a0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a10:	4013      	ands	r3, r2
 8001a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a26:	4a04      	ldr	r2, [pc, #16]	@ (8001a38 <__NVIC_SetPriorityGrouping+0x44>)
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	60d3      	str	r3, [r2, #12]
}
 8001a2c:	bf00      	nop
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a40:	4b04      	ldr	r3, [pc, #16]	@ (8001a54 <__NVIC_GetPriorityGrouping+0x18>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	0a1b      	lsrs	r3, r3, #8
 8001a46:	f003 0307 	and.w	r3, r3, #7
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000ed00 	.word	0xe000ed00

08001a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	6039      	str	r1, [r7, #0]
 8001a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	db0a      	blt.n	8001a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	b2da      	uxtb	r2, r3
 8001a70:	490c      	ldr	r1, [pc, #48]	@ (8001aa4 <__NVIC_SetPriority+0x4c>)
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	0112      	lsls	r2, r2, #4
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	440b      	add	r3, r1
 8001a7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a80:	e00a      	b.n	8001a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	4908      	ldr	r1, [pc, #32]	@ (8001aa8 <__NVIC_SetPriority+0x50>)
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	3b04      	subs	r3, #4
 8001a90:	0112      	lsls	r2, r2, #4
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	440b      	add	r3, r1
 8001a96:	761a      	strb	r2, [r3, #24]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	e000e100 	.word	0xe000e100
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b089      	sub	sp, #36	@ 0x24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	f1c3 0307 	rsb	r3, r3, #7
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	bf28      	it	cs
 8001aca:	2304      	movcs	r3, #4
 8001acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	2b06      	cmp	r3, #6
 8001ad4:	d902      	bls.n	8001adc <NVIC_EncodePriority+0x30>
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3b03      	subs	r3, #3
 8001ada:	e000      	b.n	8001ade <NVIC_EncodePriority+0x32>
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43da      	mvns	r2, r3
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	401a      	ands	r2, r3
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	43d9      	mvns	r1, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	4313      	orrs	r3, r2
         );
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3724      	adds	r7, #36	@ 0x24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b24:	d301      	bcc.n	8001b2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00f      	b.n	8001b4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b54 <SysTick_Config+0x40>)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b32:	210f      	movs	r1, #15
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b38:	f7ff ff8e 	bl	8001a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b3c:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <SysTick_Config+0x40>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b42:	4b04      	ldr	r3, [pc, #16]	@ (8001b54 <SysTick_Config+0x40>)
 8001b44:	2207      	movs	r2, #7
 8001b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	e000e010 	.word	0xe000e010

08001b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ff47 	bl	80019f4 <__NVIC_SetPriorityGrouping>
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b086      	sub	sp, #24
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
 8001b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b80:	f7ff ff5c 	bl	8001a3c <__NVIC_GetPriorityGrouping>
 8001b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	68b9      	ldr	r1, [r7, #8]
 8001b8a:	6978      	ldr	r0, [r7, #20]
 8001b8c:	f7ff ff8e 	bl	8001aac <NVIC_EncodePriority>
 8001b90:	4602      	mov	r2, r0
 8001b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff5d 	bl	8001a58 <__NVIC_SetPriority>
}
 8001b9e:	bf00      	nop
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ffb0 	bl	8001b14 <SysTick_Config>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b089      	sub	sp, #36	@ 0x24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
 8001bda:	e16b      	b.n	8001eb4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bdc:	2201      	movs	r2, #1
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	697a      	ldr	r2, [r7, #20]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	f040 815a 	bne.w	8001eae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f003 0303 	and.w	r3, r3, #3
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d005      	beq.n	8001c12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d130      	bne.n	8001c74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	43db      	mvns	r3, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4013      	ands	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	68da      	ldr	r2, [r3, #12]
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c48:	2201      	movs	r2, #1
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4013      	ands	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 0201 	and.w	r2, r3, #1
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	2b03      	cmp	r3, #3
 8001c7e:	d017      	beq.n	8001cb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d123      	bne.n	8001d04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	08da      	lsrs	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3208      	adds	r2, #8
 8001cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	220f      	movs	r2, #15
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	08da      	lsrs	r2, r3, #3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3208      	adds	r2, #8
 8001cfe:	69b9      	ldr	r1, [r7, #24]
 8001d00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	2203      	movs	r2, #3
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43db      	mvns	r3, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0203 	and.w	r2, r3, #3
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80b4 	beq.w	8001eae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b60      	ldr	r3, [pc, #384]	@ (8001ecc <HAL_GPIO_Init+0x30c>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a5f      	ldr	r2, [pc, #380]	@ (8001ecc <HAL_GPIO_Init+0x30c>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b5d      	ldr	r3, [pc, #372]	@ (8001ecc <HAL_GPIO_Init+0x30c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d62:	4a5b      	ldr	r2, [pc, #364]	@ (8001ed0 <HAL_GPIO_Init+0x310>)
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	089b      	lsrs	r3, r3, #2
 8001d68:	3302      	adds	r3, #2
 8001d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	220f      	movs	r2, #15
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a52      	ldr	r2, [pc, #328]	@ (8001ed4 <HAL_GPIO_Init+0x314>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d02b      	beq.n	8001de6 <HAL_GPIO_Init+0x226>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a51      	ldr	r2, [pc, #324]	@ (8001ed8 <HAL_GPIO_Init+0x318>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d025      	beq.n	8001de2 <HAL_GPIO_Init+0x222>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a50      	ldr	r2, [pc, #320]	@ (8001edc <HAL_GPIO_Init+0x31c>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d01f      	beq.n	8001dde <HAL_GPIO_Init+0x21e>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a4f      	ldr	r2, [pc, #316]	@ (8001ee0 <HAL_GPIO_Init+0x320>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d019      	beq.n	8001dda <HAL_GPIO_Init+0x21a>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a4e      	ldr	r2, [pc, #312]	@ (8001ee4 <HAL_GPIO_Init+0x324>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d013      	beq.n	8001dd6 <HAL_GPIO_Init+0x216>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a4d      	ldr	r2, [pc, #308]	@ (8001ee8 <HAL_GPIO_Init+0x328>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d00d      	beq.n	8001dd2 <HAL_GPIO_Init+0x212>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a4c      	ldr	r2, [pc, #304]	@ (8001eec <HAL_GPIO_Init+0x32c>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d007      	beq.n	8001dce <HAL_GPIO_Init+0x20e>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ef0 <HAL_GPIO_Init+0x330>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d101      	bne.n	8001dca <HAL_GPIO_Init+0x20a>
 8001dc6:	2307      	movs	r3, #7
 8001dc8:	e00e      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001dca:	2308      	movs	r3, #8
 8001dcc:	e00c      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001dce:	2306      	movs	r3, #6
 8001dd0:	e00a      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001dd2:	2305      	movs	r3, #5
 8001dd4:	e008      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001dd6:	2304      	movs	r3, #4
 8001dd8:	e006      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e004      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001dde:	2302      	movs	r3, #2
 8001de0:	e002      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <HAL_GPIO_Init+0x228>
 8001de6:	2300      	movs	r3, #0
 8001de8:	69fa      	ldr	r2, [r7, #28]
 8001dea:	f002 0203 	and.w	r2, r2, #3
 8001dee:	0092      	lsls	r2, r2, #2
 8001df0:	4093      	lsls	r3, r2
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001df8:	4935      	ldr	r1, [pc, #212]	@ (8001ed0 <HAL_GPIO_Init+0x310>)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	089b      	lsrs	r3, r3, #2
 8001dfe:	3302      	adds	r3, #2
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e06:	4b3b      	ldr	r3, [pc, #236]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4013      	ands	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e2a:	4a32      	ldr	r2, [pc, #200]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e30:	4b30      	ldr	r3, [pc, #192]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e54:	4a27      	ldr	r2, [pc, #156]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e5a:	4b26      	ldr	r3, [pc, #152]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	43db      	mvns	r3, r3
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4013      	ands	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	4013      	ands	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ea8:	4a12      	ldr	r2, [pc, #72]	@ (8001ef4 <HAL_GPIO_Init+0x334>)
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	61fb      	str	r3, [r7, #28]
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	2b0f      	cmp	r3, #15
 8001eb8:	f67f ae90 	bls.w	8001bdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	3724      	adds	r7, #36	@ 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40013800 	.word	0x40013800
 8001ed4:	40020000 	.word	0x40020000
 8001ed8:	40020400 	.word	0x40020400
 8001edc:	40020800 	.word	0x40020800
 8001ee0:	40020c00 	.word	0x40020c00
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40021400 	.word	0x40021400
 8001eec:	40021800 	.word	0x40021800
 8001ef0:	40021c00 	.word	0x40021c00
 8001ef4:	40013c00 	.word	0x40013c00

08001ef8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e267      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d075      	beq.n	8002002 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f16:	4b88      	ldr	r3, [pc, #544]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
 8001f1e:	2b04      	cmp	r3, #4
 8001f20:	d00c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f22:	4b85      	ldr	r3, [pc, #532]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f2a:	2b08      	cmp	r3, #8
 8001f2c:	d112      	bne.n	8001f54 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f2e:	4b82      	ldr	r3, [pc, #520]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f3a:	d10b      	bne.n	8001f54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3c:	4b7e      	ldr	r3, [pc, #504]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d05b      	beq.n	8002000 <HAL_RCC_OscConfig+0x108>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d157      	bne.n	8002000 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e242      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f5c:	d106      	bne.n	8001f6c <HAL_RCC_OscConfig+0x74>
 8001f5e:	4b76      	ldr	r3, [pc, #472]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a75      	ldr	r2, [pc, #468]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	e01d      	b.n	8001fa8 <HAL_RCC_OscConfig+0xb0>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f74:	d10c      	bne.n	8001f90 <HAL_RCC_OscConfig+0x98>
 8001f76:	4b70      	ldr	r3, [pc, #448]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a6f      	ldr	r2, [pc, #444]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	4b6d      	ldr	r3, [pc, #436]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a6c      	ldr	r2, [pc, #432]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	e00b      	b.n	8001fa8 <HAL_RCC_OscConfig+0xb0>
 8001f90:	4b69      	ldr	r3, [pc, #420]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a68      	ldr	r2, [pc, #416]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f9a:	6013      	str	r3, [r2, #0]
 8001f9c:	4b66      	ldr	r3, [pc, #408]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a65      	ldr	r2, [pc, #404]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d013      	beq.n	8001fd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fd14 	bl	80019dc <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb8:	f7ff fd10 	bl	80019dc <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b64      	cmp	r3, #100	@ 0x64
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e207      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fca:	4b5b      	ldr	r3, [pc, #364]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0xc0>
 8001fd6:	e014      	b.n	8002002 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7ff fd00 	bl	80019dc <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe0:	f7ff fcfc 	bl	80019dc <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b64      	cmp	r3, #100	@ 0x64
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e1f3      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff2:	4b51      	ldr	r3, [pc, #324]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0xe8>
 8001ffe:	e000      	b.n	8002002 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d063      	beq.n	80020d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800200e:	4b4a      	ldr	r3, [pc, #296]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 030c 	and.w	r3, r3, #12
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00b      	beq.n	8002032 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800201a:	4b47      	ldr	r3, [pc, #284]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002022:	2b08      	cmp	r3, #8
 8002024:	d11c      	bne.n	8002060 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002026:	4b44      	ldr	r3, [pc, #272]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d116      	bne.n	8002060 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002032:	4b41      	ldr	r3, [pc, #260]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d005      	beq.n	800204a <HAL_RCC_OscConfig+0x152>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d001      	beq.n	800204a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e1c7      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204a:	4b3b      	ldr	r3, [pc, #236]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	4937      	ldr	r1, [pc, #220]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 800205a:	4313      	orrs	r3, r2
 800205c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800205e:	e03a      	b.n	80020d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d020      	beq.n	80020aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002068:	4b34      	ldr	r3, [pc, #208]	@ (800213c <HAL_RCC_OscConfig+0x244>)
 800206a:	2201      	movs	r2, #1
 800206c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206e:	f7ff fcb5 	bl	80019dc <HAL_GetTick>
 8002072:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002074:	e008      	b.n	8002088 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002076:	f7ff fcb1 	bl	80019dc <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e1a8      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002088:	4b2b      	ldr	r3, [pc, #172]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d0f0      	beq.n	8002076 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002094:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	4925      	ldr	r1, [pc, #148]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	600b      	str	r3, [r1, #0]
 80020a8:	e015      	b.n	80020d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020aa:	4b24      	ldr	r3, [pc, #144]	@ (800213c <HAL_RCC_OscConfig+0x244>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b0:	f7ff fc94 	bl	80019dc <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020b8:	f7ff fc90 	bl	80019dc <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e187      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1f0      	bne.n	80020b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d036      	beq.n	8002150 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d016      	beq.n	8002118 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ea:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_RCC_OscConfig+0x248>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f0:	f7ff fc74 	bl	80019dc <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f8:	f7ff fc70 	bl	80019dc <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e167      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210a:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <HAL_RCC_OscConfig+0x240>)
 800210c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0f0      	beq.n	80020f8 <HAL_RCC_OscConfig+0x200>
 8002116:	e01b      	b.n	8002150 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002118:	4b09      	ldr	r3, [pc, #36]	@ (8002140 <HAL_RCC_OscConfig+0x248>)
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211e:	f7ff fc5d 	bl	80019dc <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002124:	e00e      	b.n	8002144 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002126:	f7ff fc59 	bl	80019dc <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d907      	bls.n	8002144 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e150      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
 8002138:	40023800 	.word	0x40023800
 800213c:	42470000 	.word	0x42470000
 8002140:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002144:	4b88      	ldr	r3, [pc, #544]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002146:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d1ea      	bne.n	8002126 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	2b00      	cmp	r3, #0
 800215a:	f000 8097 	beq.w	800228c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800215e:	2300      	movs	r3, #0
 8002160:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002162:	4b81      	ldr	r3, [pc, #516]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10f      	bne.n	800218e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	4b7d      	ldr	r3, [pc, #500]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	4a7c      	ldr	r2, [pc, #496]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800217c:	6413      	str	r3, [r2, #64]	@ 0x40
 800217e:	4b7a      	ldr	r3, [pc, #488]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800218a:	2301      	movs	r3, #1
 800218c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218e:	4b77      	ldr	r3, [pc, #476]	@ (800236c <HAL_RCC_OscConfig+0x474>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002196:	2b00      	cmp	r3, #0
 8002198:	d118      	bne.n	80021cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800219a:	4b74      	ldr	r3, [pc, #464]	@ (800236c <HAL_RCC_OscConfig+0x474>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a73      	ldr	r2, [pc, #460]	@ (800236c <HAL_RCC_OscConfig+0x474>)
 80021a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021a6:	f7ff fc19 	bl	80019dc <HAL_GetTick>
 80021aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ae:	f7ff fc15 	bl	80019dc <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e10c      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c0:	4b6a      	ldr	r3, [pc, #424]	@ (800236c <HAL_RCC_OscConfig+0x474>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f0      	beq.n	80021ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d106      	bne.n	80021e2 <HAL_RCC_OscConfig+0x2ea>
 80021d4:	4b64      	ldr	r3, [pc, #400]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d8:	4a63      	ldr	r2, [pc, #396]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80021da:	f043 0301 	orr.w	r3, r3, #1
 80021de:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e0:	e01c      	b.n	800221c <HAL_RCC_OscConfig+0x324>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	2b05      	cmp	r3, #5
 80021e8:	d10c      	bne.n	8002204 <HAL_RCC_OscConfig+0x30c>
 80021ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80021ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ee:	4a5e      	ldr	r2, [pc, #376]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80021f0:	f043 0304 	orr.w	r3, r3, #4
 80021f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80021f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6713      	str	r3, [r2, #112]	@ 0x70
 8002202:	e00b      	b.n	800221c <HAL_RCC_OscConfig+0x324>
 8002204:	4b58      	ldr	r3, [pc, #352]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002208:	4a57      	ldr	r2, [pc, #348]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 800220a:	f023 0301 	bic.w	r3, r3, #1
 800220e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002210:	4b55      	ldr	r3, [pc, #340]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002214:	4a54      	ldr	r2, [pc, #336]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002216:	f023 0304 	bic.w	r3, r3, #4
 800221a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d015      	beq.n	8002250 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002224:	f7ff fbda 	bl	80019dc <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222a:	e00a      	b.n	8002242 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800222c:	f7ff fbd6 	bl	80019dc <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800223a:	4293      	cmp	r3, r2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e0cb      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002242:	4b49      	ldr	r3, [pc, #292]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0ee      	beq.n	800222c <HAL_RCC_OscConfig+0x334>
 800224e:	e014      	b.n	800227a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002250:	f7ff fbc4 	bl	80019dc <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002256:	e00a      	b.n	800226e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002258:	f7ff fbc0 	bl	80019dc <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002266:	4293      	cmp	r3, r2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e0b5      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800226e:	4b3e      	ldr	r3, [pc, #248]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1ee      	bne.n	8002258 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800227a:	7dfb      	ldrb	r3, [r7, #23]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d105      	bne.n	800228c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002280:	4b39      	ldr	r3, [pc, #228]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002284:	4a38      	ldr	r2, [pc, #224]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002286:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800228a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 80a1 	beq.w	80023d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002296:	4b34      	ldr	r3, [pc, #208]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b08      	cmp	r3, #8
 80022a0:	d05c      	beq.n	800235c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d141      	bne.n	800232e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022aa:	4b31      	ldr	r3, [pc, #196]	@ (8002370 <HAL_RCC_OscConfig+0x478>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b0:	f7ff fb94 	bl	80019dc <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b8:	f7ff fb90 	bl	80019dc <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e087      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ca:	4b27      	ldr	r3, [pc, #156]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69da      	ldr	r2, [r3, #28]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e4:	019b      	lsls	r3, r3, #6
 80022e6:	431a      	orrs	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ec:	085b      	lsrs	r3, r3, #1
 80022ee:	3b01      	subs	r3, #1
 80022f0:	041b      	lsls	r3, r3, #16
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f8:	061b      	lsls	r3, r3, #24
 80022fa:	491b      	ldr	r1, [pc, #108]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002300:	4b1b      	ldr	r3, [pc, #108]	@ (8002370 <HAL_RCC_OscConfig+0x478>)
 8002302:	2201      	movs	r2, #1
 8002304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002306:	f7ff fb69 	bl	80019dc <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230e:	f7ff fb65 	bl	80019dc <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e05c      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002320:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0f0      	beq.n	800230e <HAL_RCC_OscConfig+0x416>
 800232c:	e054      	b.n	80023d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232e:	4b10      	ldr	r3, [pc, #64]	@ (8002370 <HAL_RCC_OscConfig+0x478>)
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7ff fb52 	bl	80019dc <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800233c:	f7ff fb4e 	bl	80019dc <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e045      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800234e:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <HAL_RCC_OscConfig+0x470>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0x444>
 800235a:	e03d      	b.n	80023d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d107      	bne.n	8002374 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e038      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
 8002368:	40023800 	.word	0x40023800
 800236c:	40007000 	.word	0x40007000
 8002370:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002374:	4b1b      	ldr	r3, [pc, #108]	@ (80023e4 <HAL_RCC_OscConfig+0x4ec>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d028      	beq.n	80023d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800238c:	429a      	cmp	r2, r3
 800238e:	d121      	bne.n	80023d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239a:	429a      	cmp	r2, r3
 800239c:	d11a      	bne.n	80023d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80023a4:	4013      	ands	r3, r2
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80023aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d111      	bne.n	80023d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ba:	085b      	lsrs	r3, r3, #1
 80023bc:	3b01      	subs	r3, #1
 80023be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d107      	bne.n	80023d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40023800 	.word	0x40023800

080023e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e0cc      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023fc:	4b68      	ldr	r3, [pc, #416]	@ (80025a0 <HAL_RCC_ClockConfig+0x1b8>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	683a      	ldr	r2, [r7, #0]
 8002406:	429a      	cmp	r2, r3
 8002408:	d90c      	bls.n	8002424 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240a:	4b65      	ldr	r3, [pc, #404]	@ (80025a0 <HAL_RCC_ClockConfig+0x1b8>)
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002412:	4b63      	ldr	r3, [pc, #396]	@ (80025a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	429a      	cmp	r2, r3
 800241e:	d001      	beq.n	8002424 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0b8      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d020      	beq.n	8002472 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800243c:	4b59      	ldr	r3, [pc, #356]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a58      	ldr	r2, [pc, #352]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002446:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0308 	and.w	r3, r3, #8
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002454:	4b53      	ldr	r3, [pc, #332]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4a52      	ldr	r2, [pc, #328]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800245a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800245e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002460:	4b50      	ldr	r3, [pc, #320]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	494d      	ldr	r1, [pc, #308]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	4313      	orrs	r3, r2
 8002470:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d044      	beq.n	8002508 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002486:	4b47      	ldr	r3, [pc, #284]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d119      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e07f      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d003      	beq.n	80024a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024a2:	2b03      	cmp	r3, #3
 80024a4:	d107      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a6:	4b3f      	ldr	r3, [pc, #252]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e06f      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b6:	4b3b      	ldr	r3, [pc, #236]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e067      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024c6:	4b37      	ldr	r3, [pc, #220]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f023 0203 	bic.w	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	4934      	ldr	r1, [pc, #208]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024d8:	f7ff fa80 	bl	80019dc <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e0:	f7ff fa7c 	bl	80019dc <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e04f      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f6:	4b2b      	ldr	r3, [pc, #172]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 020c 	and.w	r2, r3, #12
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	429a      	cmp	r2, r3
 8002506:	d1eb      	bne.n	80024e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002508:	4b25      	ldr	r3, [pc, #148]	@ (80025a0 <HAL_RCC_ClockConfig+0x1b8>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d20c      	bcs.n	8002530 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002516:	4b22      	ldr	r3, [pc, #136]	@ (80025a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002518:	683a      	ldr	r2, [r7, #0]
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	4b20      	ldr	r3, [pc, #128]	@ (80025a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e032      	b.n	8002596 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0304 	and.w	r3, r3, #4
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800253c:	4b19      	ldr	r3, [pc, #100]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	4916      	ldr	r1, [pc, #88]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800254a:	4313      	orrs	r3, r2
 800254c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d009      	beq.n	800256e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800255a:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	490e      	ldr	r1, [pc, #56]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 800256a:	4313      	orrs	r3, r2
 800256c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800256e:	f000 f821 	bl	80025b4 <HAL_RCC_GetSysClockFreq>
 8002572:	4602      	mov	r2, r0
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	091b      	lsrs	r3, r3, #4
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	490a      	ldr	r1, [pc, #40]	@ (80025a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002580:	5ccb      	ldrb	r3, [r1, r3]
 8002582:	fa22 f303 	lsr.w	r3, r2, r3
 8002586:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <HAL_RCC_ClockConfig+0x1c4>)
 8002588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800258a:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <HAL_RCC_ClockConfig+0x1c8>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff f9e0 	bl	8001954 <HAL_InitTick>

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023c00 	.word	0x40023c00
 80025a4:	40023800 	.word	0x40023800
 80025a8:	08008310 	.word	0x08008310
 80025ac:	20000000 	.word	0x20000000
 80025b0:	20000004 	.word	0x20000004

080025b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025b8:	b094      	sub	sp, #80	@ 0x50
 80025ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025bc:	2300      	movs	r3, #0
 80025be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025cc:	4b79      	ldr	r3, [pc, #484]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d00d      	beq.n	80025f4 <HAL_RCC_GetSysClockFreq+0x40>
 80025d8:	2b08      	cmp	r3, #8
 80025da:	f200 80e1 	bhi.w	80027a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d002      	beq.n	80025e8 <HAL_RCC_GetSysClockFreq+0x34>
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d003      	beq.n	80025ee <HAL_RCC_GetSysClockFreq+0x3a>
 80025e6:	e0db      	b.n	80027a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025e8:	4b73      	ldr	r3, [pc, #460]	@ (80027b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80025ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025ec:	e0db      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025ee:	4b73      	ldr	r3, [pc, #460]	@ (80027bc <HAL_RCC_GetSysClockFreq+0x208>)
 80025f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025f2:	e0d8      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025f4:	4b6f      	ldr	r3, [pc, #444]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025fe:	4b6d      	ldr	r3, [pc, #436]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d063      	beq.n	80026d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800260a:	4b6a      	ldr	r3, [pc, #424]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	099b      	lsrs	r3, r3, #6
 8002610:	2200      	movs	r2, #0
 8002612:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002614:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800261c:	633b      	str	r3, [r7, #48]	@ 0x30
 800261e:	2300      	movs	r3, #0
 8002620:	637b      	str	r3, [r7, #52]	@ 0x34
 8002622:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002626:	4622      	mov	r2, r4
 8002628:	462b      	mov	r3, r5
 800262a:	f04f 0000 	mov.w	r0, #0
 800262e:	f04f 0100 	mov.w	r1, #0
 8002632:	0159      	lsls	r1, r3, #5
 8002634:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002638:	0150      	lsls	r0, r2, #5
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	4621      	mov	r1, r4
 8002640:	1a51      	subs	r1, r2, r1
 8002642:	6139      	str	r1, [r7, #16]
 8002644:	4629      	mov	r1, r5
 8002646:	eb63 0301 	sbc.w	r3, r3, r1
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	f04f 0300 	mov.w	r3, #0
 8002654:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002658:	4659      	mov	r1, fp
 800265a:	018b      	lsls	r3, r1, #6
 800265c:	4651      	mov	r1, sl
 800265e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002662:	4651      	mov	r1, sl
 8002664:	018a      	lsls	r2, r1, #6
 8002666:	4651      	mov	r1, sl
 8002668:	ebb2 0801 	subs.w	r8, r2, r1
 800266c:	4659      	mov	r1, fp
 800266e:	eb63 0901 	sbc.w	r9, r3, r1
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800267e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002682:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002686:	4690      	mov	r8, r2
 8002688:	4699      	mov	r9, r3
 800268a:	4623      	mov	r3, r4
 800268c:	eb18 0303 	adds.w	r3, r8, r3
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	462b      	mov	r3, r5
 8002694:	eb49 0303 	adc.w	r3, r9, r3
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	f04f 0200 	mov.w	r2, #0
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026a6:	4629      	mov	r1, r5
 80026a8:	024b      	lsls	r3, r1, #9
 80026aa:	4621      	mov	r1, r4
 80026ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026b0:	4621      	mov	r1, r4
 80026b2:	024a      	lsls	r2, r1, #9
 80026b4:	4610      	mov	r0, r2
 80026b6:	4619      	mov	r1, r3
 80026b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026ba:	2200      	movs	r2, #0
 80026bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026c4:	f7fe fa7a 	bl	8000bbc <__aeabi_uldivmod>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4613      	mov	r3, r2
 80026ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026d0:	e058      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d2:	4b38      	ldr	r3, [pc, #224]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	099b      	lsrs	r3, r3, #6
 80026d8:	2200      	movs	r2, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	4611      	mov	r1, r2
 80026de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026e2:	623b      	str	r3, [r7, #32]
 80026e4:	2300      	movs	r3, #0
 80026e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026ec:	4642      	mov	r2, r8
 80026ee:	464b      	mov	r3, r9
 80026f0:	f04f 0000 	mov.w	r0, #0
 80026f4:	f04f 0100 	mov.w	r1, #0
 80026f8:	0159      	lsls	r1, r3, #5
 80026fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026fe:	0150      	lsls	r0, r2, #5
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4641      	mov	r1, r8
 8002706:	ebb2 0a01 	subs.w	sl, r2, r1
 800270a:	4649      	mov	r1, r9
 800270c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800271c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002720:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002724:	ebb2 040a 	subs.w	r4, r2, sl
 8002728:	eb63 050b 	sbc.w	r5, r3, fp
 800272c:	f04f 0200 	mov.w	r2, #0
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	00eb      	lsls	r3, r5, #3
 8002736:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800273a:	00e2      	lsls	r2, r4, #3
 800273c:	4614      	mov	r4, r2
 800273e:	461d      	mov	r5, r3
 8002740:	4643      	mov	r3, r8
 8002742:	18e3      	adds	r3, r4, r3
 8002744:	603b      	str	r3, [r7, #0]
 8002746:	464b      	mov	r3, r9
 8002748:	eb45 0303 	adc.w	r3, r5, r3
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	e9d7 4500 	ldrd	r4, r5, [r7]
 800275a:	4629      	mov	r1, r5
 800275c:	028b      	lsls	r3, r1, #10
 800275e:	4621      	mov	r1, r4
 8002760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002764:	4621      	mov	r1, r4
 8002766:	028a      	lsls	r2, r1, #10
 8002768:	4610      	mov	r0, r2
 800276a:	4619      	mov	r1, r3
 800276c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800276e:	2200      	movs	r2, #0
 8002770:	61bb      	str	r3, [r7, #24]
 8002772:	61fa      	str	r2, [r7, #28]
 8002774:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002778:	f7fe fa20 	bl	8000bbc <__aeabi_uldivmod>
 800277c:	4602      	mov	r2, r0
 800277e:	460b      	mov	r3, r1
 8002780:	4613      	mov	r3, r2
 8002782:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002784:	4b0b      	ldr	r3, [pc, #44]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	0c1b      	lsrs	r3, r3, #16
 800278a:	f003 0303 	and.w	r3, r3, #3
 800278e:	3301      	adds	r3, #1
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002794:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002798:	fbb2 f3f3 	udiv	r3, r2, r3
 800279c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800279e:	e002      	b.n	80027a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80027a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80027a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3750      	adds	r7, #80	@ 0x50
 80027ac:	46bd      	mov	sp, r7
 80027ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027b2:	bf00      	nop
 80027b4:	40023800 	.word	0x40023800
 80027b8:	00f42400 	.word	0x00f42400
 80027bc:	007a1200 	.word	0x007a1200

080027c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027c4:	4b03      	ldr	r3, [pc, #12]	@ (80027d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027c6:	681b      	ldr	r3, [r3, #0]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	20000000 	.word	0x20000000

080027d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027dc:	f7ff fff0 	bl	80027c0 <HAL_RCC_GetHCLKFreq>
 80027e0:	4602      	mov	r2, r0
 80027e2:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	0a9b      	lsrs	r3, r3, #10
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	4903      	ldr	r1, [pc, #12]	@ (80027fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ee:	5ccb      	ldrb	r3, [r1, r3]
 80027f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40023800 	.word	0x40023800
 80027fc:	08008320 	.word	0x08008320

08002800 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002804:	f7ff ffdc 	bl	80027c0 <HAL_RCC_GetHCLKFreq>
 8002808:	4602      	mov	r2, r0
 800280a:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <HAL_RCC_GetPCLK2Freq+0x20>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	0b5b      	lsrs	r3, r3, #13
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	4903      	ldr	r1, [pc, #12]	@ (8002824 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002816:	5ccb      	ldrb	r3, [r1, r3]
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
}
 800281c:	4618      	mov	r0, r3
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40023800 	.word	0x40023800
 8002824:	08008320 	.word	0x08008320

08002828 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e042      	b.n	80028c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fe feb6 	bl	80015c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2224      	movs	r2, #36	@ 0x24
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68da      	ldr	r2, [r3, #12]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800286a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 fa09 	bl	8002c84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002880:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695a      	ldr	r2, [r3, #20]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002890:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	@ 0x28
 80028cc:	af02      	add	r7, sp, #8
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	4613      	mov	r3, r2
 80028d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d175      	bne.n	80029d4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <HAL_UART_Transmit+0x2c>
 80028ee:	88fb      	ldrh	r3, [r7, #6]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d101      	bne.n	80028f8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e06e      	b.n	80029d6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2221      	movs	r2, #33	@ 0x21
 8002902:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002906:	f7ff f869 	bl	80019dc <HAL_GetTick>
 800290a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	88fa      	ldrh	r2, [r7, #6]
 8002910:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	88fa      	ldrh	r2, [r7, #6]
 8002916:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002920:	d108      	bne.n	8002934 <HAL_UART_Transmit+0x6c>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d104      	bne.n	8002934 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	61bb      	str	r3, [r7, #24]
 8002932:	e003      	b.n	800293c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002938:	2300      	movs	r3, #0
 800293a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800293c:	e02e      	b.n	800299c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	2200      	movs	r2, #0
 8002946:	2180      	movs	r1, #128	@ 0x80
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 f8df 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d005      	beq.n	8002960 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2220      	movs	r2, #32
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e03a      	b.n	80029d6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10b      	bne.n	800297e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	461a      	mov	r2, r3
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002974:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	3302      	adds	r3, #2
 800297a:	61bb      	str	r3, [r7, #24]
 800297c:	e007      	b.n	800298e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	781a      	ldrb	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	3301      	adds	r3, #1
 800298c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002992:	b29b      	uxth	r3, r3
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1cb      	bne.n	800293e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2200      	movs	r2, #0
 80029ae:	2140      	movs	r1, #64	@ 0x40
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 f8ab 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d005      	beq.n	80029c8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2220      	movs	r2, #32
 80029c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e006      	b.n	80029d6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2220      	movs	r2, #32
 80029cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80029d0:	2300      	movs	r3, #0
 80029d2:	e000      	b.n	80029d6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80029d4:	2302      	movs	r3, #2
  }
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3720      	adds	r7, #32
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b08a      	sub	sp, #40	@ 0x28
 80029e2:	af02      	add	r7, sp, #8
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	603b      	str	r3, [r7, #0]
 80029ea:	4613      	mov	r3, r2
 80029ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b20      	cmp	r3, #32
 80029fc:	f040 8081 	bne.w	8002b02 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d002      	beq.n	8002a0c <HAL_UART_Receive+0x2e>
 8002a06:	88fb      	ldrh	r3, [r7, #6]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d101      	bne.n	8002a10 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e079      	b.n	8002b04 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2222      	movs	r2, #34	@ 0x22
 8002a1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a24:	f7fe ffda 	bl	80019dc <HAL_GetTick>
 8002a28:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	88fa      	ldrh	r2, [r7, #6]
 8002a2e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	88fa      	ldrh	r2, [r7, #6]
 8002a34:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a3e:	d108      	bne.n	8002a52 <HAL_UART_Receive+0x74>
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d104      	bne.n	8002a52 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	61bb      	str	r3, [r7, #24]
 8002a50:	e003      	b.n	8002a5a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002a5a:	e047      	b.n	8002aec <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	9300      	str	r3, [sp, #0]
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2200      	movs	r2, #0
 8002a64:	2120      	movs	r1, #32
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 f850 	bl	8002b0c <UART_WaitOnFlagUntilTimeout>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d005      	beq.n	8002a7e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e042      	b.n	8002b04 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10c      	bne.n	8002a9e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	3302      	adds	r3, #2
 8002a9a:	61bb      	str	r3, [r7, #24]
 8002a9c:	e01f      	b.n	8002ade <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aa6:	d007      	beq.n	8002ab8 <HAL_UART_Receive+0xda>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d10a      	bne.n	8002ac6 <HAL_UART_Receive+0xe8>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d106      	bne.n	8002ac6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	e008      	b.n	8002ad8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	3301      	adds	r3, #1
 8002adc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1b2      	bne.n	8002a5c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2220      	movs	r2, #32
 8002afa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e000      	b.n	8002b04 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002b02:	2302      	movs	r3, #2
  }
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3720      	adds	r7, #32
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	603b      	str	r3, [r7, #0]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b1c:	e03b      	b.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b1e:	6a3b      	ldr	r3, [r7, #32]
 8002b20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b24:	d037      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b26:	f7fe ff59 	bl	80019dc <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	6a3a      	ldr	r2, [r7, #32]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d302      	bcc.n	8002b3c <UART_WaitOnFlagUntilTimeout+0x30>
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e03a      	b.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f003 0304 	and.w	r3, r3, #4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d023      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2b80      	cmp	r3, #128	@ 0x80
 8002b52:	d020      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2b40      	cmp	r3, #64	@ 0x40
 8002b58:	d01d      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d116      	bne.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	617b      	str	r3, [r7, #20]
 8002b7c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 f81d 	bl	8002bbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2208      	movs	r2, #8
 8002b88:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e00f      	b.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	bf0c      	ite	eq
 8002ba6:	2301      	moveq	r3, #1
 8002ba8:	2300      	movne	r3, #0
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	461a      	mov	r2, r3
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d0b4      	beq.n	8002b1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b095      	sub	sp, #84	@ 0x54
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	330c      	adds	r3, #12
 8002bcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd0:	e853 3f00 	ldrex	r3, [r3]
 8002bd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	330c      	adds	r3, #12
 8002be4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002be6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bee:	e841 2300 	strex	r3, r2, [r1]
 8002bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1e5      	bne.n	8002bc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c02:	6a3b      	ldr	r3, [r7, #32]
 8002c04:	e853 3f00 	ldrex	r3, [r3]
 8002c08:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	f023 0301 	bic.w	r3, r3, #1
 8002c10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	3314      	adds	r3, #20
 8002c18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c22:	e841 2300 	strex	r3, r2, [r1]
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1e5      	bne.n	8002bfa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d119      	bne.n	8002c6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	330c      	adds	r3, #12
 8002c3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	e853 3f00 	ldrex	r3, [r3]
 8002c44:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	f023 0310 	bic.w	r3, r3, #16
 8002c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	330c      	adds	r3, #12
 8002c54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c56:	61ba      	str	r2, [r7, #24]
 8002c58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5a:	6979      	ldr	r1, [r7, #20]
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	e841 2300 	strex	r3, r2, [r1]
 8002c62:	613b      	str	r3, [r7, #16]
   return(result);
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1e5      	bne.n	8002c36 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2220      	movs	r2, #32
 8002c6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c78:	bf00      	nop
 8002c7a:	3754      	adds	r7, #84	@ 0x54
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c88:	b0c0      	sub	sp, #256	@ 0x100
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca0:	68d9      	ldr	r1, [r3, #12]
 8002ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	ea40 0301 	orr.w	r3, r0, r1
 8002cac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002cdc:	f021 010c 	bic.w	r1, r1, #12
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002cea:	430b      	orrs	r3, r1
 8002cec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfe:	6999      	ldr	r1, [r3, #24]
 8002d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	ea40 0301 	orr.w	r3, r0, r1
 8002d0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	4b8f      	ldr	r3, [pc, #572]	@ (8002f50 <UART_SetConfig+0x2cc>)
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d005      	beq.n	8002d24 <UART_SetConfig+0xa0>
 8002d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	4b8d      	ldr	r3, [pc, #564]	@ (8002f54 <UART_SetConfig+0x2d0>)
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d104      	bne.n	8002d2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d24:	f7ff fd6c 	bl	8002800 <HAL_RCC_GetPCLK2Freq>
 8002d28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002d2c:	e003      	b.n	8002d36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d2e:	f7ff fd53 	bl	80027d8 <HAL_RCC_GetPCLK1Freq>
 8002d32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d40:	f040 810c 	bne.w	8002f5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002d52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002d56:	4622      	mov	r2, r4
 8002d58:	462b      	mov	r3, r5
 8002d5a:	1891      	adds	r1, r2, r2
 8002d5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002d5e:	415b      	adcs	r3, r3
 8002d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d66:	4621      	mov	r1, r4
 8002d68:	eb12 0801 	adds.w	r8, r2, r1
 8002d6c:	4629      	mov	r1, r5
 8002d6e:	eb43 0901 	adc.w	r9, r3, r1
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d86:	4690      	mov	r8, r2
 8002d88:	4699      	mov	r9, r3
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	eb18 0303 	adds.w	r3, r8, r3
 8002d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d94:	462b      	mov	r3, r5
 8002d96:	eb49 0303 	adc.w	r3, r9, r3
 8002d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002daa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002dae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002db2:	460b      	mov	r3, r1
 8002db4:	18db      	adds	r3, r3, r3
 8002db6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002db8:	4613      	mov	r3, r2
 8002dba:	eb42 0303 	adc.w	r3, r2, r3
 8002dbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002dc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002dc8:	f7fd fef8 	bl	8000bbc <__aeabi_uldivmod>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4b61      	ldr	r3, [pc, #388]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	011c      	lsls	r4, r3, #4
 8002dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002de4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002de8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002dec:	4642      	mov	r2, r8
 8002dee:	464b      	mov	r3, r9
 8002df0:	1891      	adds	r1, r2, r2
 8002df2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002df4:	415b      	adcs	r3, r3
 8002df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002df8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002dfc:	4641      	mov	r1, r8
 8002dfe:	eb12 0a01 	adds.w	sl, r2, r1
 8002e02:	4649      	mov	r1, r9
 8002e04:	eb43 0b01 	adc.w	fp, r3, r1
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e1c:	4692      	mov	sl, r2
 8002e1e:	469b      	mov	fp, r3
 8002e20:	4643      	mov	r3, r8
 8002e22:	eb1a 0303 	adds.w	r3, sl, r3
 8002e26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e2a:	464b      	mov	r3, r9
 8002e2c:	eb4b 0303 	adc.w	r3, fp, r3
 8002e30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002e44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	18db      	adds	r3, r3, r3
 8002e4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e4e:	4613      	mov	r3, r2
 8002e50:	eb42 0303 	adc.w	r3, r2, r3
 8002e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002e5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002e5e:	f7fd fead 	bl	8000bbc <__aeabi_uldivmod>
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	4611      	mov	r1, r2
 8002e68:	4b3b      	ldr	r3, [pc, #236]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002e6a:	fba3 2301 	umull	r2, r3, r3, r1
 8002e6e:	095b      	lsrs	r3, r3, #5
 8002e70:	2264      	movs	r2, #100	@ 0x64
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	1acb      	subs	r3, r1, r3
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002e7e:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002e80:	fba3 2302 	umull	r2, r3, r3, r2
 8002e84:	095b      	lsrs	r3, r3, #5
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002e8c:	441c      	add	r4, r3
 8002e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e92:	2200      	movs	r2, #0
 8002e94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002e9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ea0:	4642      	mov	r2, r8
 8002ea2:	464b      	mov	r3, r9
 8002ea4:	1891      	adds	r1, r2, r2
 8002ea6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ea8:	415b      	adcs	r3, r3
 8002eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002eac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002eb0:	4641      	mov	r1, r8
 8002eb2:	1851      	adds	r1, r2, r1
 8002eb4:	6339      	str	r1, [r7, #48]	@ 0x30
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	414b      	adcs	r3, r1
 8002eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002ec8:	4659      	mov	r1, fp
 8002eca:	00cb      	lsls	r3, r1, #3
 8002ecc:	4651      	mov	r1, sl
 8002ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ed2:	4651      	mov	r1, sl
 8002ed4:	00ca      	lsls	r2, r1, #3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	4642      	mov	r2, r8
 8002ede:	189b      	adds	r3, r3, r2
 8002ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ee4:	464b      	mov	r3, r9
 8002ee6:	460a      	mov	r2, r1
 8002ee8:	eb42 0303 	adc.w	r3, r2, r3
 8002eec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002efc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f04:	460b      	mov	r3, r1
 8002f06:	18db      	adds	r3, r3, r3
 8002f08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	eb42 0303 	adc.w	r3, r2, r3
 8002f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002f1a:	f7fd fe4f 	bl	8000bbc <__aeabi_uldivmod>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4b0d      	ldr	r3, [pc, #52]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002f24:	fba3 1302 	umull	r1, r3, r3, r2
 8002f28:	095b      	lsrs	r3, r3, #5
 8002f2a:	2164      	movs	r1, #100	@ 0x64
 8002f2c:	fb01 f303 	mul.w	r3, r1, r3
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	3332      	adds	r3, #50	@ 0x32
 8002f36:	4a08      	ldr	r2, [pc, #32]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	095b      	lsrs	r3, r3, #5
 8002f3e:	f003 0207 	and.w	r2, r3, #7
 8002f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4422      	add	r2, r4
 8002f4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f4c:	e106      	b.n	800315c <UART_SetConfig+0x4d8>
 8002f4e:	bf00      	nop
 8002f50:	40011000 	.word	0x40011000
 8002f54:	40011400 	.word	0x40011400
 8002f58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f60:	2200      	movs	r2, #0
 8002f62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002f6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002f6e:	4642      	mov	r2, r8
 8002f70:	464b      	mov	r3, r9
 8002f72:	1891      	adds	r1, r2, r2
 8002f74:	6239      	str	r1, [r7, #32]
 8002f76:	415b      	adcs	r3, r3
 8002f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f7e:	4641      	mov	r1, r8
 8002f80:	1854      	adds	r4, r2, r1
 8002f82:	4649      	mov	r1, r9
 8002f84:	eb43 0501 	adc.w	r5, r3, r1
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	00eb      	lsls	r3, r5, #3
 8002f92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f96:	00e2      	lsls	r2, r4, #3
 8002f98:	4614      	mov	r4, r2
 8002f9a:	461d      	mov	r5, r3
 8002f9c:	4643      	mov	r3, r8
 8002f9e:	18e3      	adds	r3, r4, r3
 8002fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fa4:	464b      	mov	r3, r9
 8002fa6:	eb45 0303 	adc.w	r3, r5, r3
 8002faa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002fba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002fca:	4629      	mov	r1, r5
 8002fcc:	008b      	lsls	r3, r1, #2
 8002fce:	4621      	mov	r1, r4
 8002fd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fd4:	4621      	mov	r1, r4
 8002fd6:	008a      	lsls	r2, r1, #2
 8002fd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002fdc:	f7fd fdee 	bl	8000bbc <__aeabi_uldivmod>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4b60      	ldr	r3, [pc, #384]	@ (8003168 <UART_SetConfig+0x4e4>)
 8002fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	011c      	lsls	r4, r3, #4
 8002fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ff8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ffc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003000:	4642      	mov	r2, r8
 8003002:	464b      	mov	r3, r9
 8003004:	1891      	adds	r1, r2, r2
 8003006:	61b9      	str	r1, [r7, #24]
 8003008:	415b      	adcs	r3, r3
 800300a:	61fb      	str	r3, [r7, #28]
 800300c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003010:	4641      	mov	r1, r8
 8003012:	1851      	adds	r1, r2, r1
 8003014:	6139      	str	r1, [r7, #16]
 8003016:	4649      	mov	r1, r9
 8003018:	414b      	adcs	r3, r1
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003028:	4659      	mov	r1, fp
 800302a:	00cb      	lsls	r3, r1, #3
 800302c:	4651      	mov	r1, sl
 800302e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003032:	4651      	mov	r1, sl
 8003034:	00ca      	lsls	r2, r1, #3
 8003036:	4610      	mov	r0, r2
 8003038:	4619      	mov	r1, r3
 800303a:	4603      	mov	r3, r0
 800303c:	4642      	mov	r2, r8
 800303e:	189b      	adds	r3, r3, r2
 8003040:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003044:	464b      	mov	r3, r9
 8003046:	460a      	mov	r2, r1
 8003048:	eb42 0303 	adc.w	r3, r2, r3
 800304c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	67bb      	str	r3, [r7, #120]	@ 0x78
 800305a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003068:	4649      	mov	r1, r9
 800306a:	008b      	lsls	r3, r1, #2
 800306c:	4641      	mov	r1, r8
 800306e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003072:	4641      	mov	r1, r8
 8003074:	008a      	lsls	r2, r1, #2
 8003076:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800307a:	f7fd fd9f 	bl	8000bbc <__aeabi_uldivmod>
 800307e:	4602      	mov	r2, r0
 8003080:	460b      	mov	r3, r1
 8003082:	4611      	mov	r1, r2
 8003084:	4b38      	ldr	r3, [pc, #224]	@ (8003168 <UART_SetConfig+0x4e4>)
 8003086:	fba3 2301 	umull	r2, r3, r3, r1
 800308a:	095b      	lsrs	r3, r3, #5
 800308c:	2264      	movs	r2, #100	@ 0x64
 800308e:	fb02 f303 	mul.w	r3, r2, r3
 8003092:	1acb      	subs	r3, r1, r3
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	3332      	adds	r3, #50	@ 0x32
 8003098:	4a33      	ldr	r2, [pc, #204]	@ (8003168 <UART_SetConfig+0x4e4>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030a4:	441c      	add	r4, r3
 80030a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030aa:	2200      	movs	r2, #0
 80030ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80030ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80030b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80030b4:	4642      	mov	r2, r8
 80030b6:	464b      	mov	r3, r9
 80030b8:	1891      	adds	r1, r2, r2
 80030ba:	60b9      	str	r1, [r7, #8]
 80030bc:	415b      	adcs	r3, r3
 80030be:	60fb      	str	r3, [r7, #12]
 80030c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030c4:	4641      	mov	r1, r8
 80030c6:	1851      	adds	r1, r2, r1
 80030c8:	6039      	str	r1, [r7, #0]
 80030ca:	4649      	mov	r1, r9
 80030cc:	414b      	adcs	r3, r1
 80030ce:	607b      	str	r3, [r7, #4]
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80030dc:	4659      	mov	r1, fp
 80030de:	00cb      	lsls	r3, r1, #3
 80030e0:	4651      	mov	r1, sl
 80030e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030e6:	4651      	mov	r1, sl
 80030e8:	00ca      	lsls	r2, r1, #3
 80030ea:	4610      	mov	r0, r2
 80030ec:	4619      	mov	r1, r3
 80030ee:	4603      	mov	r3, r0
 80030f0:	4642      	mov	r2, r8
 80030f2:	189b      	adds	r3, r3, r2
 80030f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030f6:	464b      	mov	r3, r9
 80030f8:	460a      	mov	r2, r1
 80030fa:	eb42 0303 	adc.w	r3, r2, r3
 80030fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	663b      	str	r3, [r7, #96]	@ 0x60
 800310a:	667a      	str	r2, [r7, #100]	@ 0x64
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003118:	4649      	mov	r1, r9
 800311a:	008b      	lsls	r3, r1, #2
 800311c:	4641      	mov	r1, r8
 800311e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003122:	4641      	mov	r1, r8
 8003124:	008a      	lsls	r2, r1, #2
 8003126:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800312a:	f7fd fd47 	bl	8000bbc <__aeabi_uldivmod>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <UART_SetConfig+0x4e4>)
 8003134:	fba3 1302 	umull	r1, r3, r3, r2
 8003138:	095b      	lsrs	r3, r3, #5
 800313a:	2164      	movs	r1, #100	@ 0x64
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	3332      	adds	r3, #50	@ 0x32
 8003146:	4a08      	ldr	r2, [pc, #32]	@ (8003168 <UART_SetConfig+0x4e4>)
 8003148:	fba2 2303 	umull	r2, r3, r2, r3
 800314c:	095b      	lsrs	r3, r3, #5
 800314e:	f003 020f 	and.w	r2, r3, #15
 8003152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4422      	add	r2, r4
 800315a:	609a      	str	r2, [r3, #8]
}
 800315c:	bf00      	nop
 800315e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003162:	46bd      	mov	sp, r7
 8003164:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003168:	51eb851f 	.word	0x51eb851f

0800316c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003176:	2300      	movs	r3, #0
 8003178:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800317a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800317e:	2b84      	cmp	r3, #132	@ 0x84
 8003180:	d005      	beq.n	800318e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003182:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4413      	add	r3, r2
 800318a:	3303      	adds	r3, #3
 800318c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800318e:	68fb      	ldr	r3, [r7, #12]
}
 8003190:	4618      	mov	r0, r3
 8003192:	3714      	adds	r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80031a0:	f000 feb6 	bl	8003f10 <vTaskStartScheduler>
  
  return osOK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	bd80      	pop	{r7, pc}

080031aa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80031aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ac:	b089      	sub	sp, #36	@ 0x24
 80031ae:	af04      	add	r7, sp, #16
 80031b0:	6078      	str	r0, [r7, #4]
 80031b2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d020      	beq.n	80031fe <osThreadCreate+0x54>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d01c      	beq.n	80031fe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685c      	ldr	r4, [r3, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691e      	ldr	r6, [r3, #16]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ffc8 	bl	800316c <makeFreeRtosPriority>
 80031dc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80031e6:	9202      	str	r2, [sp, #8]
 80031e8:	9301      	str	r3, [sp, #4]
 80031ea:	9100      	str	r1, [sp, #0]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	4632      	mov	r2, r6
 80031f0:	4629      	mov	r1, r5
 80031f2:	4620      	mov	r0, r4
 80031f4:	f000 fca6 	bl	8003b44 <xTaskCreateStatic>
 80031f8:	4603      	mov	r3, r0
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	e01c      	b.n	8003238 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685c      	ldr	r4, [r3, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800320a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003212:	4618      	mov	r0, r3
 8003214:	f7ff ffaa 	bl	800316c <makeFreeRtosPriority>
 8003218:	4602      	mov	r2, r0
 800321a:	f107 030c 	add.w	r3, r7, #12
 800321e:	9301      	str	r3, [sp, #4]
 8003220:	9200      	str	r2, [sp, #0]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	4632      	mov	r2, r6
 8003226:	4629      	mov	r1, r5
 8003228:	4620      	mov	r0, r4
 800322a:	f000 fceb 	bl	8003c04 <xTaskCreate>
 800322e:	4603      	mov	r3, r0
 8003230:	2b01      	cmp	r3, #1
 8003232:	d001      	beq.n	8003238 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003234:	2300      	movs	r3, #0
 8003236:	e000      	b.n	800323a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003238:	68fb      	ldr	r3, [r7, #12]
}
 800323a:	4618      	mov	r0, r3
 800323c:	3714      	adds	r7, #20
 800323e:	46bd      	mov	sp, r7
 8003240:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003242 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b084      	sub	sp, #16
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <osDelay+0x16>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	e000      	b.n	800325a <osDelay+0x18>
 8003258:	2301      	movs	r3, #1
 800325a:	4618      	mov	r0, r3
 800325c:	f000 fe22 	bl	8003ea4 <vTaskDelay>
  
  return osOK;
 8003260:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f103 0208 	add.w	r2, r3, #8
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003282:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f103 0208 	add.w	r2, r3, #8
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f103 0208 	add.w	r2, r3, #8
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80032aa:	b480      	push	{r7}
 80032ac:	b083      	sub	sp, #12
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	1c5a      	adds	r2, r3, #1
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	601a      	str	r2, [r3, #0]
}
 8003300:	bf00      	nop
 8003302:	3714      	adds	r7, #20
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003322:	d103      	bne.n	800332c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	e00c      	b.n	8003346 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3308      	adds	r3, #8
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	e002      	b.n	800333a <vListInsert+0x2e>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	429a      	cmp	r2, r3
 8003344:	d2f6      	bcs.n	8003334 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	601a      	str	r2, [r3, #0]
}
 8003372:	bf00      	nop
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800337e:	b480      	push	{r7}
 8003380:	b085      	sub	sp, #20
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6892      	ldr	r2, [r2, #8]
 8003394:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	6852      	ldr	r2, [r2, #4]
 800339e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d103      	bne.n	80033b2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	1e5a      	subs	r2, r3, #1
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
	...

080033d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80033e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ec:	f383 8811 	msr	BASEPRI, r3
 80033f0:	f3bf 8f6f 	isb	sy
 80033f4:	f3bf 8f4f 	dsb	sy
 80033f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80033fa:	bf00      	nop
 80033fc:	bf00      	nop
 80033fe:	e7fd      	b.n	80033fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003400:	f001 fbe2 	bl	8004bc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800340c:	68f9      	ldr	r1, [r7, #12]
 800340e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	441a      	add	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	3b01      	subs	r3, #1
 8003432:	68f9      	ldr	r1, [r7, #12]
 8003434:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003436:	fb01 f303 	mul.w	r3, r1, r3
 800343a:	441a      	add	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	22ff      	movs	r2, #255	@ 0xff
 8003444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	22ff      	movs	r2, #255	@ 0xff
 800344c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d114      	bne.n	8003480 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d01a      	beq.n	8003494 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	3310      	adds	r3, #16
 8003462:	4618      	mov	r0, r3
 8003464:	f000 ffae 	bl	80043c4 <xTaskRemoveFromEventList>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d012      	beq.n	8003494 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800346e:	4b0d      	ldr	r3, [pc, #52]	@ (80034a4 <xQueueGenericReset+0xd0>)
 8003470:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003474:	601a      	str	r2, [r3, #0]
 8003476:	f3bf 8f4f 	dsb	sy
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	e009      	b.n	8003494 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	3310      	adds	r3, #16
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fef0 	bl	800326a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3324      	adds	r3, #36	@ 0x24
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff feeb 	bl	800326a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003494:	f001 fbca 	bl	8004c2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003498:	2301      	movs	r3, #1
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	e000ed04 	.word	0xe000ed04

080034a8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b08a      	sub	sp, #40	@ 0x28
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	4613      	mov	r3, r2
 80034b4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10b      	bne.n	80034d4 <xQueueGenericCreate+0x2c>
	__asm volatile
 80034bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034c0:	f383 8811 	msr	BASEPRI, r3
 80034c4:	f3bf 8f6f 	isb	sy
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	613b      	str	r3, [r7, #16]
}
 80034ce:	bf00      	nop
 80034d0:	bf00      	nop
 80034d2:	e7fd      	b.n	80034d0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	fb02 f303 	mul.w	r3, r2, r3
 80034dc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3348      	adds	r3, #72	@ 0x48
 80034e2:	4618      	mov	r0, r3
 80034e4:	f001 fc50 	bl	8004d88 <pvPortMalloc>
 80034e8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d011      	beq.n	8003514 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	3348      	adds	r3, #72	@ 0x48
 80034f8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003502:	79fa      	ldrb	r2, [r7, #7]
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	4613      	mov	r3, r2
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f805 	bl	800351e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003514:	69bb      	ldr	r3, [r7, #24]
	}
 8003516:	4618      	mov	r0, r3
 8003518:	3720      	adds	r7, #32
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b084      	sub	sp, #16
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d103      	bne.n	800353a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e002      	b.n	8003540 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800354c:	2101      	movs	r1, #1
 800354e:	69b8      	ldr	r0, [r7, #24]
 8003550:	f7ff ff40 	bl	80033d4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003554:	bf00      	nop
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08e      	sub	sp, #56	@ 0x38
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800356a:	2300      	movs	r3, #0
 800356c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003574:	2b00      	cmp	r3, #0
 8003576:	d10b      	bne.n	8003590 <xQueueGenericSend+0x34>
	__asm volatile
 8003578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800357c:	f383 8811 	msr	BASEPRI, r3
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	f3bf 8f4f 	dsb	sy
 8003588:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800358a:	bf00      	nop
 800358c:	bf00      	nop
 800358e:	e7fd      	b.n	800358c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d103      	bne.n	800359e <xQueueGenericSend+0x42>
 8003596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <xQueueGenericSend+0x46>
 800359e:	2301      	movs	r3, #1
 80035a0:	e000      	b.n	80035a4 <xQueueGenericSend+0x48>
 80035a2:	2300      	movs	r3, #0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10b      	bne.n	80035c0 <xQueueGenericSend+0x64>
	__asm volatile
 80035a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ac:	f383 8811 	msr	BASEPRI, r3
 80035b0:	f3bf 8f6f 	isb	sy
 80035b4:	f3bf 8f4f 	dsb	sy
 80035b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80035ba:	bf00      	nop
 80035bc:	bf00      	nop
 80035be:	e7fd      	b.n	80035bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d103      	bne.n	80035ce <xQueueGenericSend+0x72>
 80035c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <xQueueGenericSend+0x76>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <xQueueGenericSend+0x78>
 80035d2:	2300      	movs	r3, #0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10b      	bne.n	80035f0 <xQueueGenericSend+0x94>
	__asm volatile
 80035d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035dc:	f383 8811 	msr	BASEPRI, r3
 80035e0:	f3bf 8f6f 	isb	sy
 80035e4:	f3bf 8f4f 	dsb	sy
 80035e8:	623b      	str	r3, [r7, #32]
}
 80035ea:	bf00      	nop
 80035ec:	bf00      	nop
 80035ee:	e7fd      	b.n	80035ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80035f0:	f001 f8ae 	bl	8004750 <xTaskGetSchedulerState>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d102      	bne.n	8003600 <xQueueGenericSend+0xa4>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <xQueueGenericSend+0xa8>
 8003600:	2301      	movs	r3, #1
 8003602:	e000      	b.n	8003606 <xQueueGenericSend+0xaa>
 8003604:	2300      	movs	r3, #0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10b      	bne.n	8003622 <xQueueGenericSend+0xc6>
	__asm volatile
 800360a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800360e:	f383 8811 	msr	BASEPRI, r3
 8003612:	f3bf 8f6f 	isb	sy
 8003616:	f3bf 8f4f 	dsb	sy
 800361a:	61fb      	str	r3, [r7, #28]
}
 800361c:	bf00      	nop
 800361e:	bf00      	nop
 8003620:	e7fd      	b.n	800361e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003622:	f001 fad1 	bl	8004bc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800362a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <xQueueGenericSend+0xdc>
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	2b02      	cmp	r3, #2
 8003636:	d129      	bne.n	800368c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800363e:	f000 f971 	bl	8003924 <prvCopyDataToQueue>
 8003642:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	2b00      	cmp	r3, #0
 800364a:	d010      	beq.n	800366e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800364c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364e:	3324      	adds	r3, #36	@ 0x24
 8003650:	4618      	mov	r0, r3
 8003652:	f000 feb7 	bl	80043c4 <xTaskRemoveFromEventList>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d013      	beq.n	8003684 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800365c:	4b3f      	ldr	r3, [pc, #252]	@ (800375c <xQueueGenericSend+0x200>)
 800365e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003662:	601a      	str	r2, [r3, #0]
 8003664:	f3bf 8f4f 	dsb	sy
 8003668:	f3bf 8f6f 	isb	sy
 800366c:	e00a      	b.n	8003684 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800366e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d007      	beq.n	8003684 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003674:	4b39      	ldr	r3, [pc, #228]	@ (800375c <xQueueGenericSend+0x200>)
 8003676:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800367a:	601a      	str	r2, [r3, #0]
 800367c:	f3bf 8f4f 	dsb	sy
 8003680:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003684:	f001 fad2 	bl	8004c2c <vPortExitCritical>
				return pdPASS;
 8003688:	2301      	movs	r3, #1
 800368a:	e063      	b.n	8003754 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d103      	bne.n	800369a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003692:	f001 facb 	bl	8004c2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003696:	2300      	movs	r3, #0
 8003698:	e05c      	b.n	8003754 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800369a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800369c:	2b00      	cmp	r3, #0
 800369e:	d106      	bne.n	80036ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80036a0:	f107 0314 	add.w	r3, r7, #20
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fef1 	bl	800448c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80036aa:	2301      	movs	r3, #1
 80036ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80036ae:	f001 fabd 	bl	8004c2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80036b2:	f000 fc97 	bl	8003fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80036b6:	f001 fa87 	bl	8004bc8 <vPortEnterCritical>
 80036ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80036c0:	b25b      	sxtb	r3, r3
 80036c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036c6:	d103      	bne.n	80036d0 <xQueueGenericSend+0x174>
 80036c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80036d6:	b25b      	sxtb	r3, r3
 80036d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036dc:	d103      	bne.n	80036e6 <xQueueGenericSend+0x18a>
 80036de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80036e6:	f001 faa1 	bl	8004c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80036ea:	1d3a      	adds	r2, r7, #4
 80036ec:	f107 0314 	add.w	r3, r7, #20
 80036f0:	4611      	mov	r1, r2
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 fee0 	bl	80044b8 <xTaskCheckForTimeOut>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d124      	bne.n	8003748 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80036fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003700:	f000 fa08 	bl	8003b14 <prvIsQueueFull>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d018      	beq.n	800373c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800370a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370c:	3310      	adds	r3, #16
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	4611      	mov	r1, r2
 8003712:	4618      	mov	r0, r3
 8003714:	f000 fe30 	bl	8004378 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003718:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800371a:	f000 f993 	bl	8003a44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800371e:	f000 fc6f 	bl	8004000 <xTaskResumeAll>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	f47f af7c 	bne.w	8003622 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800372a:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <xQueueGenericSend+0x200>)
 800372c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	f3bf 8f6f 	isb	sy
 800373a:	e772      	b.n	8003622 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800373c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800373e:	f000 f981 	bl	8003a44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003742:	f000 fc5d 	bl	8004000 <xTaskResumeAll>
 8003746:	e76c      	b.n	8003622 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003748:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800374a:	f000 f97b 	bl	8003a44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800374e:	f000 fc57 	bl	8004000 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003752:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003754:	4618      	mov	r0, r3
 8003756:	3738      	adds	r7, #56	@ 0x38
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	e000ed04 	.word	0xe000ed04

08003760 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08c      	sub	sp, #48	@ 0x30
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800376c:	2300      	movs	r3, #0
 800376e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10b      	bne.n	8003792 <xQueueReceive+0x32>
	__asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	623b      	str	r3, [r7, #32]
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	e7fd      	b.n	800378e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d103      	bne.n	80037a0 <xQueueReceive+0x40>
 8003798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	2b00      	cmp	r3, #0
 800379e:	d101      	bne.n	80037a4 <xQueueReceive+0x44>
 80037a0:	2301      	movs	r3, #1
 80037a2:	e000      	b.n	80037a6 <xQueueReceive+0x46>
 80037a4:	2300      	movs	r3, #0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10b      	bne.n	80037c2 <xQueueReceive+0x62>
	__asm volatile
 80037aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ae:	f383 8811 	msr	BASEPRI, r3
 80037b2:	f3bf 8f6f 	isb	sy
 80037b6:	f3bf 8f4f 	dsb	sy
 80037ba:	61fb      	str	r3, [r7, #28]
}
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	e7fd      	b.n	80037be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037c2:	f000 ffc5 	bl	8004750 <xTaskGetSchedulerState>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d102      	bne.n	80037d2 <xQueueReceive+0x72>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <xQueueReceive+0x76>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <xQueueReceive+0x78>
 80037d6:	2300      	movs	r3, #0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10b      	bne.n	80037f4 <xQueueReceive+0x94>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	61bb      	str	r3, [r7, #24]
}
 80037ee:	bf00      	nop
 80037f0:	bf00      	nop
 80037f2:	e7fd      	b.n	80037f0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037f4:	f001 f9e8 	bl	8004bc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01f      	beq.n	8003844 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003804:	68b9      	ldr	r1, [r7, #8]
 8003806:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003808:	f000 f8f6 	bl	80039f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800380c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380e:	1e5a      	subs	r2, r3, #1
 8003810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003812:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00f      	beq.n	800383c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800381c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381e:	3310      	adds	r3, #16
 8003820:	4618      	mov	r0, r3
 8003822:	f000 fdcf 	bl	80043c4 <xTaskRemoveFromEventList>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d007      	beq.n	800383c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800382c:	4b3c      	ldr	r3, [pc, #240]	@ (8003920 <xQueueReceive+0x1c0>)
 800382e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	f3bf 8f4f 	dsb	sy
 8003838:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800383c:	f001 f9f6 	bl	8004c2c <vPortExitCritical>
				return pdPASS;
 8003840:	2301      	movs	r3, #1
 8003842:	e069      	b.n	8003918 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d103      	bne.n	8003852 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800384a:	f001 f9ef 	bl	8004c2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800384e:	2300      	movs	r3, #0
 8003850:	e062      	b.n	8003918 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003854:	2b00      	cmp	r3, #0
 8003856:	d106      	bne.n	8003866 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003858:	f107 0310 	add.w	r3, r7, #16
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fe15 	bl	800448c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003862:	2301      	movs	r3, #1
 8003864:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003866:	f001 f9e1 	bl	8004c2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800386a:	f000 fbbb 	bl	8003fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800386e:	f001 f9ab 	bl	8004bc8 <vPortEnterCritical>
 8003872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003878:	b25b      	sxtb	r3, r3
 800387a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800387e:	d103      	bne.n	8003888 <xQueueReceive+0x128>
 8003880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800388e:	b25b      	sxtb	r3, r3
 8003890:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003894:	d103      	bne.n	800389e <xQueueReceive+0x13e>
 8003896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003898:	2200      	movs	r2, #0
 800389a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800389e:	f001 f9c5 	bl	8004c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80038a2:	1d3a      	adds	r2, r7, #4
 80038a4:	f107 0310 	add.w	r3, r7, #16
 80038a8:	4611      	mov	r1, r2
 80038aa:	4618      	mov	r0, r3
 80038ac:	f000 fe04 	bl	80044b8 <xTaskCheckForTimeOut>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d123      	bne.n	80038fe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038b8:	f000 f916 	bl	8003ae8 <prvIsQueueEmpty>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d017      	beq.n	80038f2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80038c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c4:	3324      	adds	r3, #36	@ 0x24
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	4611      	mov	r1, r2
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 fd54 	bl	8004378 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80038d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038d2:	f000 f8b7 	bl	8003a44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80038d6:	f000 fb93 	bl	8004000 <xTaskResumeAll>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d189      	bne.n	80037f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80038e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003920 <xQueueReceive+0x1c0>)
 80038e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	f3bf 8f4f 	dsb	sy
 80038ec:	f3bf 8f6f 	isb	sy
 80038f0:	e780      	b.n	80037f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80038f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038f4:	f000 f8a6 	bl	8003a44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038f8:	f000 fb82 	bl	8004000 <xTaskResumeAll>
 80038fc:	e77a      	b.n	80037f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80038fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003900:	f000 f8a0 	bl	8003a44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003904:	f000 fb7c 	bl	8004000 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003908:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800390a:	f000 f8ed 	bl	8003ae8 <prvIsQueueEmpty>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	f43f af6f 	beq.w	80037f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003916:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003918:	4618      	mov	r0, r3
 800391a:	3730      	adds	r7, #48	@ 0x30
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	e000ed04 	.word	0xe000ed04

08003924 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003930:	2300      	movs	r3, #0
 8003932:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003938:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10d      	bne.n	800395e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d14d      	bne.n	80039e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	4618      	mov	r0, r3
 8003950:	f000 ff1c 	bl	800478c <xTaskPriorityDisinherit>
 8003954:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	609a      	str	r2, [r3, #8]
 800395c:	e043      	b.n	80039e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d119      	bne.n	8003998 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6858      	ldr	r0, [r3, #4]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	461a      	mov	r2, r3
 800396e:	68b9      	ldr	r1, [r7, #8]
 8003970:	f002 fc97 	bl	80062a2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397c:	441a      	add	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	429a      	cmp	r2, r3
 800398c:	d32b      	bcc.n	80039e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	605a      	str	r2, [r3, #4]
 8003996:	e026      	b.n	80039e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	68d8      	ldr	r0, [r3, #12]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	461a      	mov	r2, r3
 80039a2:	68b9      	ldr	r1, [r7, #8]
 80039a4:	f002 fc7d 	bl	80062a2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	425b      	negs	r3, r3
 80039b2:	441a      	add	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	68da      	ldr	r2, [r3, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d207      	bcs.n	80039d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	425b      	negs	r3, r3
 80039ce:	441a      	add	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d105      	bne.n	80039e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d002      	beq.n	80039e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80039ee:	697b      	ldr	r3, [r7, #20]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d018      	beq.n	8003a3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	441a      	add	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d303      	bcc.n	8003a2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68d9      	ldr	r1, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	461a      	mov	r2, r3
 8003a36:	6838      	ldr	r0, [r7, #0]
 8003a38:	f002 fc33 	bl	80062a2 <memcpy>
	}
}
 8003a3c:	bf00      	nop
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a4c:	f001 f8bc 	bl	8004bc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a58:	e011      	b.n	8003a7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d012      	beq.n	8003a88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3324      	adds	r3, #36	@ 0x24
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 fcac 	bl	80043c4 <xTaskRemoveFromEventList>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a72:	f000 fd85 	bl	8004580 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	dce9      	bgt.n	8003a5a <prvUnlockQueue+0x16>
 8003a86:	e000      	b.n	8003a8a <prvUnlockQueue+0x46>
					break;
 8003a88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	22ff      	movs	r2, #255	@ 0xff
 8003a8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003a92:	f001 f8cb 	bl	8004c2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003a96:	f001 f897 	bl	8004bc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003aa0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003aa2:	e011      	b.n	8003ac8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d012      	beq.n	8003ad2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3310      	adds	r3, #16
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fc87 	bl	80043c4 <xTaskRemoveFromEventList>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003abc:	f000 fd60 	bl	8004580 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ac0:	7bbb      	ldrb	r3, [r7, #14]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ac8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	dce9      	bgt.n	8003aa4 <prvUnlockQueue+0x60>
 8003ad0:	e000      	b.n	8003ad4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ad2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	22ff      	movs	r2, #255	@ 0xff
 8003ad8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003adc:	f001 f8a6 	bl	8004c2c <vPortExitCritical>
}
 8003ae0:	bf00      	nop
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003af0:	f001 f86a 	bl	8004bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d102      	bne.n	8003b02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003afc:	2301      	movs	r3, #1
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	e001      	b.n	8003b06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b06:	f001 f891 	bl	8004c2c <vPortExitCritical>

	return xReturn;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b1c:	f001 f854 	bl	8004bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d102      	bne.n	8003b32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	e001      	b.n	8003b36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003b32:	2300      	movs	r3, #0
 8003b34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b36:	f001 f879 	bl	8004c2c <vPortExitCritical>

	return xReturn;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08e      	sub	sp, #56	@ 0x38
 8003b48:	af04      	add	r7, sp, #16
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10b      	bne.n	8003b70 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b5c:	f383 8811 	msr	BASEPRI, r3
 8003b60:	f3bf 8f6f 	isb	sy
 8003b64:	f3bf 8f4f 	dsb	sy
 8003b68:	623b      	str	r3, [r7, #32]
}
 8003b6a:	bf00      	nop
 8003b6c:	bf00      	nop
 8003b6e:	e7fd      	b.n	8003b6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10b      	bne.n	8003b8e <xTaskCreateStatic+0x4a>
	__asm volatile
 8003b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b7a:	f383 8811 	msr	BASEPRI, r3
 8003b7e:	f3bf 8f6f 	isb	sy
 8003b82:	f3bf 8f4f 	dsb	sy
 8003b86:	61fb      	str	r3, [r7, #28]
}
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
 8003b8c:	e7fd      	b.n	8003b8a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003b8e:	23a0      	movs	r3, #160	@ 0xa0
 8003b90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b96:	d00b      	beq.n	8003bb0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b9c:	f383 8811 	msr	BASEPRI, r3
 8003ba0:	f3bf 8f6f 	isb	sy
 8003ba4:	f3bf 8f4f 	dsb	sy
 8003ba8:	61bb      	str	r3, [r7, #24]
}
 8003baa:	bf00      	nop
 8003bac:	bf00      	nop
 8003bae:	e7fd      	b.n	8003bac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003bb0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d01e      	beq.n	8003bf6 <xTaskCreateStatic+0xb2>
 8003bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d01b      	beq.n	8003bf6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bc6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	9303      	str	r3, [sp, #12]
 8003bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd6:	9302      	str	r3, [sp, #8]
 8003bd8:	f107 0314 	add.w	r3, r7, #20
 8003bdc:	9301      	str	r3, [sp, #4]
 8003bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	68b9      	ldr	r1, [r7, #8]
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f851 	bl	8003c90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003bf0:	f000 f8ee 	bl	8003dd0 <prvAddNewTaskToReadyList>
 8003bf4:	e001      	b.n	8003bfa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003bfa:	697b      	ldr	r3, [r7, #20]
	}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3728      	adds	r7, #40	@ 0x28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08c      	sub	sp, #48	@ 0x30
 8003c08:	af04      	add	r7, sp, #16
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c14:	88fb      	ldrh	r3, [r7, #6]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f001 f8b5 	bl	8004d88 <pvPortMalloc>
 8003c1e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00e      	beq.n	8003c44 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c26:	20a0      	movs	r0, #160	@ 0xa0
 8003c28:	f001 f8ae 	bl	8004d88 <pvPortMalloc>
 8003c2c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c3a:	e005      	b.n	8003c48 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c3c:	6978      	ldr	r0, [r7, #20]
 8003c3e:	f001 f971 	bl	8004f24 <vPortFree>
 8003c42:	e001      	b.n	8003c48 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d017      	beq.n	8003c7e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003c56:	88fa      	ldrh	r2, [r7, #6]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	9303      	str	r3, [sp, #12]
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	9302      	str	r3, [sp, #8]
 8003c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c62:	9301      	str	r3, [sp, #4]
 8003c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	68b9      	ldr	r1, [r7, #8]
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 f80f 	bl	8003c90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c72:	69f8      	ldr	r0, [r7, #28]
 8003c74:	f000 f8ac 	bl	8003dd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	61bb      	str	r3, [r7, #24]
 8003c7c:	e002      	b.n	8003c84 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003c7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c82:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003c84:	69bb      	ldr	r3, [r7, #24]
	}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3720      	adds	r7, #32
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b088      	sub	sp, #32
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
 8003c9c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	f023 0307 	bic.w	r3, r3, #7
 8003cb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00b      	beq.n	8003cda <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc6:	f383 8811 	msr	BASEPRI, r3
 8003cca:	f3bf 8f6f 	isb	sy
 8003cce:	f3bf 8f4f 	dsb	sy
 8003cd2:	617b      	str	r3, [r7, #20]
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	e7fd      	b.n	8003cd6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d01f      	beq.n	8003d20 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61fb      	str	r3, [r7, #28]
 8003ce4:	e012      	b.n	8003d0c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	4413      	add	r3, r2
 8003cec:	7819      	ldrb	r1, [r3, #0]
 8003cee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	3334      	adds	r3, #52	@ 0x34
 8003cf6:	460a      	mov	r2, r1
 8003cf8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	4413      	add	r3, r2
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d006      	beq.n	8003d14 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b0f      	cmp	r3, #15
 8003d10:	d9e9      	bls.n	8003ce6 <prvInitialiseNewTask+0x56>
 8003d12:	e000      	b.n	8003d16 <prvInitialiseNewTask+0x86>
			{
				break;
 8003d14:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d1e:	e003      	b.n	8003d28 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2a:	2b06      	cmp	r3, #6
 8003d2c:	d901      	bls.n	8003d32 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d2e:	2306      	movs	r3, #6
 8003d30:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d36:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d3c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d40:	2200      	movs	r2, #0
 8003d42:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d46:	3304      	adds	r3, #4
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7ff faae 	bl	80032aa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d50:	3318      	adds	r3, #24
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff faa9 	bl	80032aa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d60:	f1c3 0207 	rsb	r2, r3, #7
 8003d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d6c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d70:	2200      	movs	r2, #0
 8003d72:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d80:	334c      	adds	r3, #76	@ 0x4c
 8003d82:	224c      	movs	r2, #76	@ 0x4c
 8003d84:	2100      	movs	r1, #0
 8003d86:	4618      	mov	r0, r3
 8003d88:	f002 f925 	bl	8005fd6 <memset>
 8003d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8e:	4a0d      	ldr	r2, [pc, #52]	@ (8003dc4 <prvInitialiseNewTask+0x134>)
 8003d90:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d94:	4a0c      	ldr	r2, [pc, #48]	@ (8003dc8 <prvInitialiseNewTask+0x138>)
 8003d96:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003dcc <prvInitialiseNewTask+0x13c>)
 8003d9c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	68f9      	ldr	r1, [r7, #12]
 8003da2:	69b8      	ldr	r0, [r7, #24]
 8003da4:	f000 fde0 	bl	8004968 <pxPortInitialiseStack>
 8003da8:	4602      	mov	r2, r0
 8003daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003db8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dba:	bf00      	nop
 8003dbc:	3720      	adds	r7, #32
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	20004288 	.word	0x20004288
 8003dc8:	200042f0 	.word	0x200042f0
 8003dcc:	20004358 	.word	0x20004358

08003dd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003dd8:	f000 fef6 	bl	8004bc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8003e88 <prvAddNewTaskToReadyList+0xb8>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3301      	adds	r3, #1
 8003de2:	4a29      	ldr	r2, [pc, #164]	@ (8003e88 <prvAddNewTaskToReadyList+0xb8>)
 8003de4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003de6:	4b29      	ldr	r3, [pc, #164]	@ (8003e8c <prvAddNewTaskToReadyList+0xbc>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d109      	bne.n	8003e02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003dee:	4a27      	ldr	r2, [pc, #156]	@ (8003e8c <prvAddNewTaskToReadyList+0xbc>)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003df4:	4b24      	ldr	r3, [pc, #144]	@ (8003e88 <prvAddNewTaskToReadyList+0xb8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d110      	bne.n	8003e1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003dfc:	f000 fbe4 	bl	80045c8 <prvInitialiseTaskLists>
 8003e00:	e00d      	b.n	8003e1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e02:	4b23      	ldr	r3, [pc, #140]	@ (8003e90 <prvAddNewTaskToReadyList+0xc0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d109      	bne.n	8003e1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e0a:	4b20      	ldr	r3, [pc, #128]	@ (8003e8c <prvAddNewTaskToReadyList+0xbc>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d802      	bhi.n	8003e1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e18:	4a1c      	ldr	r2, [pc, #112]	@ (8003e8c <prvAddNewTaskToReadyList+0xbc>)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003e94 <prvAddNewTaskToReadyList+0xc4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	3301      	adds	r3, #1
 8003e24:	4a1b      	ldr	r2, [pc, #108]	@ (8003e94 <prvAddNewTaskToReadyList+0xc4>)
 8003e26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	4b19      	ldr	r3, [pc, #100]	@ (8003e98 <prvAddNewTaskToReadyList+0xc8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	4a18      	ldr	r2, [pc, #96]	@ (8003e98 <prvAddNewTaskToReadyList+0xc8>)
 8003e38:	6013      	str	r3, [r2, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e3e:	4613      	mov	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4413      	add	r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4a15      	ldr	r2, [pc, #84]	@ (8003e9c <prvAddNewTaskToReadyList+0xcc>)
 8003e48:	441a      	add	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4610      	mov	r0, r2
 8003e52:	f7ff fa37 	bl	80032c4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e56:	f000 fee9 	bl	8004c2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <prvAddNewTaskToReadyList+0xc0>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00e      	beq.n	8003e80 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e62:	4b0a      	ldr	r3, [pc, #40]	@ (8003e8c <prvAddNewTaskToReadyList+0xbc>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d207      	bcs.n	8003e80 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea0 <prvAddNewTaskToReadyList+0xd0>)
 8003e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e76:	601a      	str	r2, [r3, #0]
 8003e78:	f3bf 8f4f 	dsb	sy
 8003e7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e80:	bf00      	nop
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	20000634 	.word	0x20000634
 8003e8c:	20000534 	.word	0x20000534
 8003e90:	20000640 	.word	0x20000640
 8003e94:	20000650 	.word	0x20000650
 8003e98:	2000063c 	.word	0x2000063c
 8003e9c:	20000538 	.word	0x20000538
 8003ea0:	e000ed04 	.word	0xe000ed04

08003ea4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d018      	beq.n	8003ee8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003eb6:	4b14      	ldr	r3, [pc, #80]	@ (8003f08 <vTaskDelay+0x64>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00b      	beq.n	8003ed6 <vTaskDelay+0x32>
	__asm volatile
 8003ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec2:	f383 8811 	msr	BASEPRI, r3
 8003ec6:	f3bf 8f6f 	isb	sy
 8003eca:	f3bf 8f4f 	dsb	sy
 8003ece:	60bb      	str	r3, [r7, #8]
}
 8003ed0:	bf00      	nop
 8003ed2:	bf00      	nop
 8003ed4:	e7fd      	b.n	8003ed2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003ed6:	f000 f885 	bl	8003fe4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003eda:	2100      	movs	r1, #0
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f000 fcdd 	bl	800489c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003ee2:	f000 f88d 	bl	8004000 <xTaskResumeAll>
 8003ee6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d107      	bne.n	8003efe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003eee:	4b07      	ldr	r3, [pc, #28]	@ (8003f0c <vTaskDelay+0x68>)
 8003ef0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003efe:	bf00      	nop
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	2000065c 	.word	0x2000065c
 8003f0c:	e000ed04 	.word	0xe000ed04

08003f10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b08a      	sub	sp, #40	@ 0x28
 8003f14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f16:	2300      	movs	r3, #0
 8003f18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f1e:	463a      	mov	r2, r7
 8003f20:	1d39      	adds	r1, r7, #4
 8003f22:	f107 0308 	add.w	r3, r7, #8
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fd f814 	bl	8000f54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f2c:	6839      	ldr	r1, [r7, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	9202      	str	r2, [sp, #8]
 8003f34:	9301      	str	r3, [sp, #4]
 8003f36:	2300      	movs	r3, #0
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	460a      	mov	r2, r1
 8003f3e:	4921      	ldr	r1, [pc, #132]	@ (8003fc4 <vTaskStartScheduler+0xb4>)
 8003f40:	4821      	ldr	r0, [pc, #132]	@ (8003fc8 <vTaskStartScheduler+0xb8>)
 8003f42:	f7ff fdff 	bl	8003b44 <xTaskCreateStatic>
 8003f46:	4603      	mov	r3, r0
 8003f48:	4a20      	ldr	r2, [pc, #128]	@ (8003fcc <vTaskStartScheduler+0xbc>)
 8003f4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003fcc <vTaskStartScheduler+0xbc>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f54:	2301      	movs	r3, #1
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	e001      	b.n	8003f5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d11b      	bne.n	8003f9c <vTaskStartScheduler+0x8c>
	__asm volatile
 8003f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f68:	f383 8811 	msr	BASEPRI, r3
 8003f6c:	f3bf 8f6f 	isb	sy
 8003f70:	f3bf 8f4f 	dsb	sy
 8003f74:	613b      	str	r3, [r7, #16]
}
 8003f76:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003f78:	4b15      	ldr	r3, [pc, #84]	@ (8003fd0 <vTaskStartScheduler+0xc0>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	334c      	adds	r3, #76	@ 0x4c
 8003f7e:	4a15      	ldr	r2, [pc, #84]	@ (8003fd4 <vTaskStartScheduler+0xc4>)
 8003f80:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f82:	4b15      	ldr	r3, [pc, #84]	@ (8003fd8 <vTaskStartScheduler+0xc8>)
 8003f84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f88:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f8a:	4b14      	ldr	r3, [pc, #80]	@ (8003fdc <vTaskStartScheduler+0xcc>)
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f90:	4b13      	ldr	r3, [pc, #76]	@ (8003fe0 <vTaskStartScheduler+0xd0>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f96:	f000 fd73 	bl	8004a80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f9a:	e00f      	b.n	8003fbc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fa2:	d10b      	bne.n	8003fbc <vTaskStartScheduler+0xac>
	__asm volatile
 8003fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa8:	f383 8811 	msr	BASEPRI, r3
 8003fac:	f3bf 8f6f 	isb	sy
 8003fb0:	f3bf 8f4f 	dsb	sy
 8003fb4:	60fb      	str	r3, [r7, #12]
}
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
 8003fba:	e7fd      	b.n	8003fb8 <vTaskStartScheduler+0xa8>
}
 8003fbc:	bf00      	nop
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	08008308 	.word	0x08008308
 8003fc8:	08004599 	.word	0x08004599
 8003fcc:	20000658 	.word	0x20000658
 8003fd0:	20000534 	.word	0x20000534
 8003fd4:	20000188 	.word	0x20000188
 8003fd8:	20000654 	.word	0x20000654
 8003fdc:	20000640 	.word	0x20000640
 8003fe0:	20000638 	.word	0x20000638

08003fe4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003fe8:	4b04      	ldr	r3, [pc, #16]	@ (8003ffc <vTaskSuspendAll+0x18>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	3301      	adds	r3, #1
 8003fee:	4a03      	ldr	r2, [pc, #12]	@ (8003ffc <vTaskSuspendAll+0x18>)
 8003ff0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003ff2:	bf00      	nop
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	2000065c 	.word	0x2000065c

08004000 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004006:	2300      	movs	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800400a:	2300      	movs	r3, #0
 800400c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800400e:	4b42      	ldr	r3, [pc, #264]	@ (8004118 <xTaskResumeAll+0x118>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10b      	bne.n	800402e <xTaskResumeAll+0x2e>
	__asm volatile
 8004016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800401a:	f383 8811 	msr	BASEPRI, r3
 800401e:	f3bf 8f6f 	isb	sy
 8004022:	f3bf 8f4f 	dsb	sy
 8004026:	603b      	str	r3, [r7, #0]
}
 8004028:	bf00      	nop
 800402a:	bf00      	nop
 800402c:	e7fd      	b.n	800402a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800402e:	f000 fdcb 	bl	8004bc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004032:	4b39      	ldr	r3, [pc, #228]	@ (8004118 <xTaskResumeAll+0x118>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3b01      	subs	r3, #1
 8004038:	4a37      	ldr	r2, [pc, #220]	@ (8004118 <xTaskResumeAll+0x118>)
 800403a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800403c:	4b36      	ldr	r3, [pc, #216]	@ (8004118 <xTaskResumeAll+0x118>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d161      	bne.n	8004108 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004044:	4b35      	ldr	r3, [pc, #212]	@ (800411c <xTaskResumeAll+0x11c>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d05d      	beq.n	8004108 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800404c:	e02e      	b.n	80040ac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800404e:	4b34      	ldr	r3, [pc, #208]	@ (8004120 <xTaskResumeAll+0x120>)
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	3318      	adds	r3, #24
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff f98f 	bl	800337e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	3304      	adds	r3, #4
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff f98a 	bl	800337e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406e:	2201      	movs	r2, #1
 8004070:	409a      	lsls	r2, r3
 8004072:	4b2c      	ldr	r3, [pc, #176]	@ (8004124 <xTaskResumeAll+0x124>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4313      	orrs	r3, r2
 8004078:	4a2a      	ldr	r2, [pc, #168]	@ (8004124 <xTaskResumeAll+0x124>)
 800407a:	6013      	str	r3, [r2, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004080:	4613      	mov	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4413      	add	r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	4a27      	ldr	r2, [pc, #156]	@ (8004128 <xTaskResumeAll+0x128>)
 800408a:	441a      	add	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	3304      	adds	r3, #4
 8004090:	4619      	mov	r1, r3
 8004092:	4610      	mov	r0, r2
 8004094:	f7ff f916 	bl	80032c4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800409c:	4b23      	ldr	r3, [pc, #140]	@ (800412c <xTaskResumeAll+0x12c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d302      	bcc.n	80040ac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80040a6:	4b22      	ldr	r3, [pc, #136]	@ (8004130 <xTaskResumeAll+0x130>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040ac:	4b1c      	ldr	r3, [pc, #112]	@ (8004120 <xTaskResumeAll+0x120>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1cc      	bne.n	800404e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80040ba:	f000 fb29 	bl	8004710 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040be:	4b1d      	ldr	r3, [pc, #116]	@ (8004134 <xTaskResumeAll+0x134>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d010      	beq.n	80040ec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80040ca:	f000 f837 	bl	800413c <xTaskIncrementTick>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80040d4:	4b16      	ldr	r3, [pc, #88]	@ (8004130 <xTaskResumeAll+0x130>)
 80040d6:	2201      	movs	r2, #1
 80040d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	3b01      	subs	r3, #1
 80040de:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d1f1      	bne.n	80040ca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80040e6:	4b13      	ldr	r3, [pc, #76]	@ (8004134 <xTaskResumeAll+0x134>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80040ec:	4b10      	ldr	r3, [pc, #64]	@ (8004130 <xTaskResumeAll+0x130>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d009      	beq.n	8004108 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80040f4:	2301      	movs	r3, #1
 80040f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80040f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004138 <xTaskResumeAll+0x138>)
 80040fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	f3bf 8f4f 	dsb	sy
 8004104:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004108:	f000 fd90 	bl	8004c2c <vPortExitCritical>

	return xAlreadyYielded;
 800410c:	68bb      	ldr	r3, [r7, #8]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	2000065c 	.word	0x2000065c
 800411c:	20000634 	.word	0x20000634
 8004120:	200005f4 	.word	0x200005f4
 8004124:	2000063c 	.word	0x2000063c
 8004128:	20000538 	.word	0x20000538
 800412c:	20000534 	.word	0x20000534
 8004130:	20000648 	.word	0x20000648
 8004134:	20000644 	.word	0x20000644
 8004138:	e000ed04 	.word	0xe000ed04

0800413c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004146:	4b4f      	ldr	r3, [pc, #316]	@ (8004284 <xTaskIncrementTick+0x148>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	f040 808f 	bne.w	800426e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004150:	4b4d      	ldr	r3, [pc, #308]	@ (8004288 <xTaskIncrementTick+0x14c>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3301      	adds	r3, #1
 8004156:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004158:	4a4b      	ldr	r2, [pc, #300]	@ (8004288 <xTaskIncrementTick+0x14c>)
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d121      	bne.n	80041a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004164:	4b49      	ldr	r3, [pc, #292]	@ (800428c <xTaskIncrementTick+0x150>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00b      	beq.n	8004186 <xTaskIncrementTick+0x4a>
	__asm volatile
 800416e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	603b      	str	r3, [r7, #0]
}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	e7fd      	b.n	8004182 <xTaskIncrementTick+0x46>
 8004186:	4b41      	ldr	r3, [pc, #260]	@ (800428c <xTaskIncrementTick+0x150>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	4b40      	ldr	r3, [pc, #256]	@ (8004290 <xTaskIncrementTick+0x154>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a3e      	ldr	r2, [pc, #248]	@ (800428c <xTaskIncrementTick+0x150>)
 8004192:	6013      	str	r3, [r2, #0]
 8004194:	4a3e      	ldr	r2, [pc, #248]	@ (8004290 <xTaskIncrementTick+0x154>)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	4b3e      	ldr	r3, [pc, #248]	@ (8004294 <xTaskIncrementTick+0x158>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	3301      	adds	r3, #1
 80041a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004294 <xTaskIncrementTick+0x158>)
 80041a2:	6013      	str	r3, [r2, #0]
 80041a4:	f000 fab4 	bl	8004710 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80041a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004298 <xTaskIncrementTick+0x15c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d348      	bcc.n	8004244 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041b2:	4b36      	ldr	r3, [pc, #216]	@ (800428c <xTaskIncrementTick+0x150>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d104      	bne.n	80041c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041bc:	4b36      	ldr	r3, [pc, #216]	@ (8004298 <xTaskIncrementTick+0x15c>)
 80041be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80041c2:	601a      	str	r2, [r3, #0]
					break;
 80041c4:	e03e      	b.n	8004244 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041c6:	4b31      	ldr	r3, [pc, #196]	@ (800428c <xTaskIncrementTick+0x150>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d203      	bcs.n	80041e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80041de:	4a2e      	ldr	r2, [pc, #184]	@ (8004298 <xTaskIncrementTick+0x15c>)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80041e4:	e02e      	b.n	8004244 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	3304      	adds	r3, #4
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff f8c7 	bl	800337e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d004      	beq.n	8004202 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	3318      	adds	r3, #24
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff f8be 	bl	800337e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004206:	2201      	movs	r2, #1
 8004208:	409a      	lsls	r2, r3
 800420a:	4b24      	ldr	r3, [pc, #144]	@ (800429c <xTaskIncrementTick+0x160>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4313      	orrs	r3, r2
 8004210:	4a22      	ldr	r2, [pc, #136]	@ (800429c <xTaskIncrementTick+0x160>)
 8004212:	6013      	str	r3, [r2, #0]
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004218:	4613      	mov	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4a1f      	ldr	r2, [pc, #124]	@ (80042a0 <xTaskIncrementTick+0x164>)
 8004222:	441a      	add	r2, r3
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	3304      	adds	r3, #4
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f7ff f84a 	bl	80032c4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004234:	4b1b      	ldr	r3, [pc, #108]	@ (80042a4 <xTaskIncrementTick+0x168>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800423a:	429a      	cmp	r2, r3
 800423c:	d3b9      	bcc.n	80041b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800423e:	2301      	movs	r3, #1
 8004240:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004242:	e7b6      	b.n	80041b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004244:	4b17      	ldr	r3, [pc, #92]	@ (80042a4 <xTaskIncrementTick+0x168>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800424a:	4915      	ldr	r1, [pc, #84]	@ (80042a0 <xTaskIncrementTick+0x164>)
 800424c:	4613      	mov	r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d901      	bls.n	8004260 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800425c:	2301      	movs	r3, #1
 800425e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004260:	4b11      	ldr	r3, [pc, #68]	@ (80042a8 <xTaskIncrementTick+0x16c>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004268:	2301      	movs	r3, #1
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	e004      	b.n	8004278 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800426e:	4b0f      	ldr	r3, [pc, #60]	@ (80042ac <xTaskIncrementTick+0x170>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	3301      	adds	r3, #1
 8004274:	4a0d      	ldr	r2, [pc, #52]	@ (80042ac <xTaskIncrementTick+0x170>)
 8004276:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004278:	697b      	ldr	r3, [r7, #20]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	2000065c 	.word	0x2000065c
 8004288:	20000638 	.word	0x20000638
 800428c:	200005ec 	.word	0x200005ec
 8004290:	200005f0 	.word	0x200005f0
 8004294:	2000064c 	.word	0x2000064c
 8004298:	20000654 	.word	0x20000654
 800429c:	2000063c 	.word	0x2000063c
 80042a0:	20000538 	.word	0x20000538
 80042a4:	20000534 	.word	0x20000534
 80042a8:	20000648 	.word	0x20000648
 80042ac:	20000644 	.word	0x20000644

080042b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80042b6:	4b2a      	ldr	r3, [pc, #168]	@ (8004360 <vTaskSwitchContext+0xb0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80042be:	4b29      	ldr	r3, [pc, #164]	@ (8004364 <vTaskSwitchContext+0xb4>)
 80042c0:	2201      	movs	r2, #1
 80042c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80042c4:	e045      	b.n	8004352 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80042c6:	4b27      	ldr	r3, [pc, #156]	@ (8004364 <vTaskSwitchContext+0xb4>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042cc:	4b26      	ldr	r3, [pc, #152]	@ (8004368 <vTaskSwitchContext+0xb8>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	fab3 f383 	clz	r3, r3
 80042d8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80042da:	7afb      	ldrb	r3, [r7, #11]
 80042dc:	f1c3 031f 	rsb	r3, r3, #31
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	4922      	ldr	r1, [pc, #136]	@ (800436c <vTaskSwitchContext+0xbc>)
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	4613      	mov	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	440b      	add	r3, r1
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10b      	bne.n	800430e <vTaskSwitchContext+0x5e>
	__asm volatile
 80042f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	607b      	str	r3, [r7, #4]
}
 8004308:	bf00      	nop
 800430a:	bf00      	nop
 800430c:	e7fd      	b.n	800430a <vTaskSwitchContext+0x5a>
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	4613      	mov	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4a14      	ldr	r2, [pc, #80]	@ (800436c <vTaskSwitchContext+0xbc>)
 800431a:	4413      	add	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	605a      	str	r2, [r3, #4]
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	3308      	adds	r3, #8
 8004330:	429a      	cmp	r2, r3
 8004332:	d104      	bne.n	800433e <vTaskSwitchContext+0x8e>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	685a      	ldr	r2, [r3, #4]
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	605a      	str	r2, [r3, #4]
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	4a0a      	ldr	r2, [pc, #40]	@ (8004370 <vTaskSwitchContext+0xc0>)
 8004346:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004348:	4b09      	ldr	r3, [pc, #36]	@ (8004370 <vTaskSwitchContext+0xc0>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	334c      	adds	r3, #76	@ 0x4c
 800434e:	4a09      	ldr	r2, [pc, #36]	@ (8004374 <vTaskSwitchContext+0xc4>)
 8004350:	6013      	str	r3, [r2, #0]
}
 8004352:	bf00      	nop
 8004354:	371c      	adds	r7, #28
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	2000065c 	.word	0x2000065c
 8004364:	20000648 	.word	0x20000648
 8004368:	2000063c 	.word	0x2000063c
 800436c:	20000538 	.word	0x20000538
 8004370:	20000534 	.word	0x20000534
 8004374:	20000188 	.word	0x20000188

08004378 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10b      	bne.n	80043a0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800438c:	f383 8811 	msr	BASEPRI, r3
 8004390:	f3bf 8f6f 	isb	sy
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	60fb      	str	r3, [r7, #12]
}
 800439a:	bf00      	nop
 800439c:	bf00      	nop
 800439e:	e7fd      	b.n	800439c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043a0:	4b07      	ldr	r3, [pc, #28]	@ (80043c0 <vTaskPlaceOnEventList+0x48>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3318      	adds	r3, #24
 80043a6:	4619      	mov	r1, r3
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f7fe ffaf 	bl	800330c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043ae:	2101      	movs	r1, #1
 80043b0:	6838      	ldr	r0, [r7, #0]
 80043b2:	f000 fa73 	bl	800489c <prvAddCurrentTaskToDelayedList>
}
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000534 	.word	0x20000534

080043c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10b      	bne.n	80043f2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80043da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043de:	f383 8811 	msr	BASEPRI, r3
 80043e2:	f3bf 8f6f 	isb	sy
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	60fb      	str	r3, [r7, #12]
}
 80043ec:	bf00      	nop
 80043ee:	bf00      	nop
 80043f0:	e7fd      	b.n	80043ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	3318      	adds	r3, #24
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fe ffc1 	bl	800337e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004474 <xTaskRemoveFromEventList+0xb0>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d11c      	bne.n	800443e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	3304      	adds	r3, #4
 8004408:	4618      	mov	r0, r3
 800440a:	f7fe ffb8 	bl	800337e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004412:	2201      	movs	r2, #1
 8004414:	409a      	lsls	r2, r3
 8004416:	4b18      	ldr	r3, [pc, #96]	@ (8004478 <xTaskRemoveFromEventList+0xb4>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4313      	orrs	r3, r2
 800441c:	4a16      	ldr	r2, [pc, #88]	@ (8004478 <xTaskRemoveFromEventList+0xb4>)
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004424:	4613      	mov	r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4a13      	ldr	r2, [pc, #76]	@ (800447c <xTaskRemoveFromEventList+0xb8>)
 800442e:	441a      	add	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	3304      	adds	r3, #4
 8004434:	4619      	mov	r1, r3
 8004436:	4610      	mov	r0, r2
 8004438:	f7fe ff44 	bl	80032c4 <vListInsertEnd>
 800443c:	e005      	b.n	800444a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	3318      	adds	r3, #24
 8004442:	4619      	mov	r1, r3
 8004444:	480e      	ldr	r0, [pc, #56]	@ (8004480 <xTaskRemoveFromEventList+0xbc>)
 8004446:	f7fe ff3d 	bl	80032c4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800444e:	4b0d      	ldr	r3, [pc, #52]	@ (8004484 <xTaskRemoveFromEventList+0xc0>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004454:	429a      	cmp	r2, r3
 8004456:	d905      	bls.n	8004464 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004458:	2301      	movs	r3, #1
 800445a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800445c:	4b0a      	ldr	r3, [pc, #40]	@ (8004488 <xTaskRemoveFromEventList+0xc4>)
 800445e:	2201      	movs	r2, #1
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	e001      	b.n	8004468 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004468:	697b      	ldr	r3, [r7, #20]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	2000065c 	.word	0x2000065c
 8004478:	2000063c 	.word	0x2000063c
 800447c:	20000538 	.word	0x20000538
 8004480:	200005f4 	.word	0x200005f4
 8004484:	20000534 	.word	0x20000534
 8004488:	20000648 	.word	0x20000648

0800448c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004494:	4b06      	ldr	r3, [pc, #24]	@ (80044b0 <vTaskInternalSetTimeOutState+0x24>)
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800449c:	4b05      	ldr	r3, [pc, #20]	@ (80044b4 <vTaskInternalSetTimeOutState+0x28>)
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	605a      	str	r2, [r3, #4]
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	2000064c 	.word	0x2000064c
 80044b4:	20000638 	.word	0x20000638

080044b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	613b      	str	r3, [r7, #16]
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10b      	bne.n	80044fe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80044e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ea:	f383 8811 	msr	BASEPRI, r3
 80044ee:	f3bf 8f6f 	isb	sy
 80044f2:	f3bf 8f4f 	dsb	sy
 80044f6:	60fb      	str	r3, [r7, #12]
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	e7fd      	b.n	80044fa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80044fe:	f000 fb63 	bl	8004bc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004502:	4b1d      	ldr	r3, [pc, #116]	@ (8004578 <xTaskCheckForTimeOut+0xc0>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800451a:	d102      	bne.n	8004522 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800451c:	2300      	movs	r3, #0
 800451e:	61fb      	str	r3, [r7, #28]
 8004520:	e023      	b.n	800456a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	4b15      	ldr	r3, [pc, #84]	@ (800457c <xTaskCheckForTimeOut+0xc4>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d007      	beq.n	800453e <xTaskCheckForTimeOut+0x86>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	429a      	cmp	r2, r3
 8004536:	d302      	bcc.n	800453e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004538:	2301      	movs	r3, #1
 800453a:	61fb      	str	r3, [r7, #28]
 800453c:	e015      	b.n	800456a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	429a      	cmp	r2, r3
 8004546:	d20b      	bcs.n	8004560 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	1ad2      	subs	r2, r2, r3
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f7ff ff99 	bl	800448c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800455a:	2300      	movs	r3, #0
 800455c:	61fb      	str	r3, [r7, #28]
 800455e:	e004      	b.n	800456a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2200      	movs	r2, #0
 8004564:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004566:	2301      	movs	r3, #1
 8004568:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800456a:	f000 fb5f 	bl	8004c2c <vPortExitCritical>

	return xReturn;
 800456e:	69fb      	ldr	r3, [r7, #28]
}
 8004570:	4618      	mov	r0, r3
 8004572:	3720      	adds	r7, #32
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	20000638 	.word	0x20000638
 800457c:	2000064c 	.word	0x2000064c

08004580 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004580:	b480      	push	{r7}
 8004582:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004584:	4b03      	ldr	r3, [pc, #12]	@ (8004594 <vTaskMissedYield+0x14>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]
}
 800458a:	bf00      	nop
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	20000648 	.word	0x20000648

08004598 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80045a0:	f000 f852 	bl	8004648 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80045a4:	4b06      	ldr	r3, [pc, #24]	@ (80045c0 <prvIdleTask+0x28>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d9f9      	bls.n	80045a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80045ac:	4b05      	ldr	r3, [pc, #20]	@ (80045c4 <prvIdleTask+0x2c>)
 80045ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	f3bf 8f4f 	dsb	sy
 80045b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80045bc:	e7f0      	b.n	80045a0 <prvIdleTask+0x8>
 80045be:	bf00      	nop
 80045c0:	20000538 	.word	0x20000538
 80045c4:	e000ed04 	.word	0xe000ed04

080045c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80045ce:	2300      	movs	r3, #0
 80045d0:	607b      	str	r3, [r7, #4]
 80045d2:	e00c      	b.n	80045ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	4613      	mov	r3, r2
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	4413      	add	r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4a12      	ldr	r2, [pc, #72]	@ (8004628 <prvInitialiseTaskLists+0x60>)
 80045e0:	4413      	add	r3, r2
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fe fe41 	bl	800326a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	3301      	adds	r3, #1
 80045ec:	607b      	str	r3, [r7, #4]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b06      	cmp	r3, #6
 80045f2:	d9ef      	bls.n	80045d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80045f4:	480d      	ldr	r0, [pc, #52]	@ (800462c <prvInitialiseTaskLists+0x64>)
 80045f6:	f7fe fe38 	bl	800326a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80045fa:	480d      	ldr	r0, [pc, #52]	@ (8004630 <prvInitialiseTaskLists+0x68>)
 80045fc:	f7fe fe35 	bl	800326a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004600:	480c      	ldr	r0, [pc, #48]	@ (8004634 <prvInitialiseTaskLists+0x6c>)
 8004602:	f7fe fe32 	bl	800326a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004606:	480c      	ldr	r0, [pc, #48]	@ (8004638 <prvInitialiseTaskLists+0x70>)
 8004608:	f7fe fe2f 	bl	800326a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800460c:	480b      	ldr	r0, [pc, #44]	@ (800463c <prvInitialiseTaskLists+0x74>)
 800460e:	f7fe fe2c 	bl	800326a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004612:	4b0b      	ldr	r3, [pc, #44]	@ (8004640 <prvInitialiseTaskLists+0x78>)
 8004614:	4a05      	ldr	r2, [pc, #20]	@ (800462c <prvInitialiseTaskLists+0x64>)
 8004616:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004618:	4b0a      	ldr	r3, [pc, #40]	@ (8004644 <prvInitialiseTaskLists+0x7c>)
 800461a:	4a05      	ldr	r2, [pc, #20]	@ (8004630 <prvInitialiseTaskLists+0x68>)
 800461c:	601a      	str	r2, [r3, #0]
}
 800461e:	bf00      	nop
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	20000538 	.word	0x20000538
 800462c:	200005c4 	.word	0x200005c4
 8004630:	200005d8 	.word	0x200005d8
 8004634:	200005f4 	.word	0x200005f4
 8004638:	20000608 	.word	0x20000608
 800463c:	20000620 	.word	0x20000620
 8004640:	200005ec 	.word	0x200005ec
 8004644:	200005f0 	.word	0x200005f0

08004648 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800464e:	e019      	b.n	8004684 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004650:	f000 faba 	bl	8004bc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004654:	4b10      	ldr	r3, [pc, #64]	@ (8004698 <prvCheckTasksWaitingTermination+0x50>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3304      	adds	r3, #4
 8004660:	4618      	mov	r0, r3
 8004662:	f7fe fe8c 	bl	800337e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004666:	4b0d      	ldr	r3, [pc, #52]	@ (800469c <prvCheckTasksWaitingTermination+0x54>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3b01      	subs	r3, #1
 800466c:	4a0b      	ldr	r2, [pc, #44]	@ (800469c <prvCheckTasksWaitingTermination+0x54>)
 800466e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004670:	4b0b      	ldr	r3, [pc, #44]	@ (80046a0 <prvCheckTasksWaitingTermination+0x58>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	3b01      	subs	r3, #1
 8004676:	4a0a      	ldr	r2, [pc, #40]	@ (80046a0 <prvCheckTasksWaitingTermination+0x58>)
 8004678:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800467a:	f000 fad7 	bl	8004c2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f810 	bl	80046a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004684:	4b06      	ldr	r3, [pc, #24]	@ (80046a0 <prvCheckTasksWaitingTermination+0x58>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1e1      	bne.n	8004650 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800468c:	bf00      	nop
 800468e:	bf00      	nop
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000608 	.word	0x20000608
 800469c:	20000634 	.word	0x20000634
 80046a0:	2000061c 	.word	0x2000061c

080046a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	334c      	adds	r3, #76	@ 0x4c
 80046b0:	4618      	mov	r0, r3
 80046b2:	f001 fd2d 	bl	8006110 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d108      	bne.n	80046d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 fc2d 	bl	8004f24 <vPortFree>
				vPortFree( pxTCB );
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fc2a 	bl	8004f24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80046d0:	e019      	b.n	8004706 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d103      	bne.n	80046e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fc21 	bl	8004f24 <vPortFree>
	}
 80046e2:	e010      	b.n	8004706 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d00b      	beq.n	8004706 <prvDeleteTCB+0x62>
	__asm volatile
 80046ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f2:	f383 8811 	msr	BASEPRI, r3
 80046f6:	f3bf 8f6f 	isb	sy
 80046fa:	f3bf 8f4f 	dsb	sy
 80046fe:	60fb      	str	r3, [r7, #12]
}
 8004700:	bf00      	nop
 8004702:	bf00      	nop
 8004704:	e7fd      	b.n	8004702 <prvDeleteTCB+0x5e>
	}
 8004706:	bf00      	nop
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
	...

08004710 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004716:	4b0c      	ldr	r3, [pc, #48]	@ (8004748 <prvResetNextTaskUnblockTime+0x38>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d104      	bne.n	800472a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004720:	4b0a      	ldr	r3, [pc, #40]	@ (800474c <prvResetNextTaskUnblockTime+0x3c>)
 8004722:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004726:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004728:	e008      	b.n	800473c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800472a:	4b07      	ldr	r3, [pc, #28]	@ (8004748 <prvResetNextTaskUnblockTime+0x38>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	4a04      	ldr	r2, [pc, #16]	@ (800474c <prvResetNextTaskUnblockTime+0x3c>)
 800473a:	6013      	str	r3, [r2, #0]
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	200005ec 	.word	0x200005ec
 800474c:	20000654 	.word	0x20000654

08004750 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004756:	4b0b      	ldr	r3, [pc, #44]	@ (8004784 <xTaskGetSchedulerState+0x34>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d102      	bne.n	8004764 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800475e:	2301      	movs	r3, #1
 8004760:	607b      	str	r3, [r7, #4]
 8004762:	e008      	b.n	8004776 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004764:	4b08      	ldr	r3, [pc, #32]	@ (8004788 <xTaskGetSchedulerState+0x38>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d102      	bne.n	8004772 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800476c:	2302      	movs	r3, #2
 800476e:	607b      	str	r3, [r7, #4]
 8004770:	e001      	b.n	8004776 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004772:	2300      	movs	r3, #0
 8004774:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004776:	687b      	ldr	r3, [r7, #4]
	}
 8004778:	4618      	mov	r0, r3
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	20000640 	.word	0x20000640
 8004788:	2000065c 	.word	0x2000065c

0800478c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004798:	2300      	movs	r3, #0
 800479a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d070      	beq.n	8004884 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80047a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <xTaskPriorityDisinherit+0x104>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d00b      	beq.n	80047c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80047ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b0:	f383 8811 	msr	BASEPRI, r3
 80047b4:	f3bf 8f6f 	isb	sy
 80047b8:	f3bf 8f4f 	dsb	sy
 80047bc:	60fb      	str	r3, [r7, #12]
}
 80047be:	bf00      	nop
 80047c0:	bf00      	nop
 80047c2:	e7fd      	b.n	80047c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10b      	bne.n	80047e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80047cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d0:	f383 8811 	msr	BASEPRI, r3
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	60bb      	str	r3, [r7, #8]
}
 80047de:	bf00      	nop
 80047e0:	bf00      	nop
 80047e2:	e7fd      	b.n	80047e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047e8:	1e5a      	subs	r2, r3, #1
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d044      	beq.n	8004884 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d140      	bne.n	8004884 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	3304      	adds	r3, #4
 8004806:	4618      	mov	r0, r3
 8004808:	f7fe fdb9 	bl	800337e <uxListRemove>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d115      	bne.n	800483e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004816:	491f      	ldr	r1, [pc, #124]	@ (8004894 <xTaskPriorityDisinherit+0x108>)
 8004818:	4613      	mov	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	440b      	add	r3, r1
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10a      	bne.n	800483e <xTaskPriorityDisinherit+0xb2>
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482c:	2201      	movs	r2, #1
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	43da      	mvns	r2, r3
 8004834:	4b18      	ldr	r3, [pc, #96]	@ (8004898 <xTaskPriorityDisinherit+0x10c>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4013      	ands	r3, r2
 800483a:	4a17      	ldr	r2, [pc, #92]	@ (8004898 <xTaskPriorityDisinherit+0x10c>)
 800483c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484a:	f1c3 0207 	rsb	r2, r3, #7
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	2201      	movs	r2, #1
 8004858:	409a      	lsls	r2, r3
 800485a:	4b0f      	ldr	r3, [pc, #60]	@ (8004898 <xTaskPriorityDisinherit+0x10c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4313      	orrs	r3, r2
 8004860:	4a0d      	ldr	r2, [pc, #52]	@ (8004898 <xTaskPriorityDisinherit+0x10c>)
 8004862:	6013      	str	r3, [r2, #0]
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004868:	4613      	mov	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4413      	add	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	4a08      	ldr	r2, [pc, #32]	@ (8004894 <xTaskPriorityDisinherit+0x108>)
 8004872:	441a      	add	r2, r3
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	3304      	adds	r3, #4
 8004878:	4619      	mov	r1, r3
 800487a:	4610      	mov	r0, r2
 800487c:	f7fe fd22 	bl	80032c4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004880:	2301      	movs	r3, #1
 8004882:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004884:	697b      	ldr	r3, [r7, #20]
	}
 8004886:	4618      	mov	r0, r3
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	20000534 	.word	0x20000534
 8004894:	20000538 	.word	0x20000538
 8004898:	2000063c 	.word	0x2000063c

0800489c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80048a6:	4b29      	ldr	r3, [pc, #164]	@ (800494c <prvAddCurrentTaskToDelayedList+0xb0>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048ac:	4b28      	ldr	r3, [pc, #160]	@ (8004950 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3304      	adds	r3, #4
 80048b2:	4618      	mov	r0, r3
 80048b4:	f7fe fd63 	bl	800337e <uxListRemove>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10b      	bne.n	80048d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80048be:	4b24      	ldr	r3, [pc, #144]	@ (8004950 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c4:	2201      	movs	r2, #1
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43da      	mvns	r2, r3
 80048cc:	4b21      	ldr	r3, [pc, #132]	@ (8004954 <prvAddCurrentTaskToDelayedList+0xb8>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4013      	ands	r3, r2
 80048d2:	4a20      	ldr	r2, [pc, #128]	@ (8004954 <prvAddCurrentTaskToDelayedList+0xb8>)
 80048d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048dc:	d10a      	bne.n	80048f4 <prvAddCurrentTaskToDelayedList+0x58>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d007      	beq.n	80048f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004950 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4619      	mov	r1, r3
 80048ec:	481a      	ldr	r0, [pc, #104]	@ (8004958 <prvAddCurrentTaskToDelayedList+0xbc>)
 80048ee:	f7fe fce9 	bl	80032c4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80048f2:	e026      	b.n	8004942 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80048fc:	4b14      	ldr	r3, [pc, #80]	@ (8004950 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	429a      	cmp	r2, r3
 800490a:	d209      	bcs.n	8004920 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800490c:	4b13      	ldr	r3, [pc, #76]	@ (800495c <prvAddCurrentTaskToDelayedList+0xc0>)
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	4b0f      	ldr	r3, [pc, #60]	@ (8004950 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	3304      	adds	r3, #4
 8004916:	4619      	mov	r1, r3
 8004918:	4610      	mov	r0, r2
 800491a:	f7fe fcf7 	bl	800330c <vListInsert>
}
 800491e:	e010      	b.n	8004942 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004920:	4b0f      	ldr	r3, [pc, #60]	@ (8004960 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	4b0a      	ldr	r3, [pc, #40]	@ (8004950 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3304      	adds	r3, #4
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fe fced 	bl	800330c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004932:	4b0c      	ldr	r3, [pc, #48]	@ (8004964 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	429a      	cmp	r2, r3
 800493a:	d202      	bcs.n	8004942 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800493c:	4a09      	ldr	r2, [pc, #36]	@ (8004964 <prvAddCurrentTaskToDelayedList+0xc8>)
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	6013      	str	r3, [r2, #0]
}
 8004942:	bf00      	nop
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20000638 	.word	0x20000638
 8004950:	20000534 	.word	0x20000534
 8004954:	2000063c 	.word	0x2000063c
 8004958:	20000620 	.word	0x20000620
 800495c:	200005f0 	.word	0x200005f0
 8004960:	200005ec 	.word	0x200005ec
 8004964:	20000654 	.word	0x20000654

08004968 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	3b04      	subs	r3, #4
 8004978:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004980:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	3b04      	subs	r3, #4
 8004986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f023 0201 	bic.w	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3b04      	subs	r3, #4
 8004996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004998:	4a0c      	ldr	r2, [pc, #48]	@ (80049cc <pxPortInitialiseStack+0x64>)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	3b14      	subs	r3, #20
 80049a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	3b04      	subs	r3, #4
 80049ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f06f 0202 	mvn.w	r2, #2
 80049b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	3b20      	subs	r3, #32
 80049bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80049be:	68fb      	ldr	r3, [r7, #12]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	080049d1 	.word	0x080049d1

080049d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80049d6:	2300      	movs	r3, #0
 80049d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80049da:	4b13      	ldr	r3, [pc, #76]	@ (8004a28 <prvTaskExitError+0x58>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049e2:	d00b      	beq.n	80049fc <prvTaskExitError+0x2c>
	__asm volatile
 80049e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e8:	f383 8811 	msr	BASEPRI, r3
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f3bf 8f4f 	dsb	sy
 80049f4:	60fb      	str	r3, [r7, #12]
}
 80049f6:	bf00      	nop
 80049f8:	bf00      	nop
 80049fa:	e7fd      	b.n	80049f8 <prvTaskExitError+0x28>
	__asm volatile
 80049fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a00:	f383 8811 	msr	BASEPRI, r3
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	60bb      	str	r3, [r7, #8]
}
 8004a0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004a10:	bf00      	nop
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0fc      	beq.n	8004a12 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004a18:	bf00      	nop
 8004a1a:	bf00      	nop
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	2000000c 	.word	0x2000000c
 8004a2c:	00000000 	.word	0x00000000

08004a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004a30:	4b07      	ldr	r3, [pc, #28]	@ (8004a50 <pxCurrentTCBConst2>)
 8004a32:	6819      	ldr	r1, [r3, #0]
 8004a34:	6808      	ldr	r0, [r1, #0]
 8004a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3a:	f380 8809 	msr	PSP, r0
 8004a3e:	f3bf 8f6f 	isb	sy
 8004a42:	f04f 0000 	mov.w	r0, #0
 8004a46:	f380 8811 	msr	BASEPRI, r0
 8004a4a:	4770      	bx	lr
 8004a4c:	f3af 8000 	nop.w

08004a50 <pxCurrentTCBConst2>:
 8004a50:	20000534 	.word	0x20000534
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop

08004a58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004a58:	4808      	ldr	r0, [pc, #32]	@ (8004a7c <prvPortStartFirstTask+0x24>)
 8004a5a:	6800      	ldr	r0, [r0, #0]
 8004a5c:	6800      	ldr	r0, [r0, #0]
 8004a5e:	f380 8808 	msr	MSP, r0
 8004a62:	f04f 0000 	mov.w	r0, #0
 8004a66:	f380 8814 	msr	CONTROL, r0
 8004a6a:	b662      	cpsie	i
 8004a6c:	b661      	cpsie	f
 8004a6e:	f3bf 8f4f 	dsb	sy
 8004a72:	f3bf 8f6f 	isb	sy
 8004a76:	df00      	svc	0
 8004a78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004a7a:	bf00      	nop
 8004a7c:	e000ed08 	.word	0xe000ed08

08004a80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b086      	sub	sp, #24
 8004a84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004a86:	4b47      	ldr	r3, [pc, #284]	@ (8004ba4 <xPortStartScheduler+0x124>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a47      	ldr	r2, [pc, #284]	@ (8004ba8 <xPortStartScheduler+0x128>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d10b      	bne.n	8004aa8 <xPortStartScheduler+0x28>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	60fb      	str	r3, [r7, #12]
}
 8004aa2:	bf00      	nop
 8004aa4:	bf00      	nop
 8004aa6:	e7fd      	b.n	8004aa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004aa8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ba4 <xPortStartScheduler+0x124>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a3f      	ldr	r2, [pc, #252]	@ (8004bac <xPortStartScheduler+0x12c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d10b      	bne.n	8004aca <xPortStartScheduler+0x4a>
	__asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	613b      	str	r3, [r7, #16]
}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	e7fd      	b.n	8004ac6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004aca:	4b39      	ldr	r3, [pc, #228]	@ (8004bb0 <xPortStartScheduler+0x130>)
 8004acc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	22ff      	movs	r2, #255	@ 0xff
 8004ada:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ae4:	78fb      	ldrb	r3, [r7, #3]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	4b31      	ldr	r3, [pc, #196]	@ (8004bb4 <xPortStartScheduler+0x134>)
 8004af0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004af2:	4b31      	ldr	r3, [pc, #196]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004af4:	2207      	movs	r2, #7
 8004af6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004af8:	e009      	b.n	8004b0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004afa:	4b2f      	ldr	r3, [pc, #188]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	4a2d      	ldr	r2, [pc, #180]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004b02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b0e:	78fb      	ldrb	r3, [r7, #3]
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b16:	2b80      	cmp	r3, #128	@ 0x80
 8004b18:	d0ef      	beq.n	8004afa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b1a:	4b27      	ldr	r3, [pc, #156]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f1c3 0307 	rsb	r3, r3, #7
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d00b      	beq.n	8004b3e <xPortStartScheduler+0xbe>
	__asm volatile
 8004b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2a:	f383 8811 	msr	BASEPRI, r3
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f3bf 8f4f 	dsb	sy
 8004b36:	60bb      	str	r3, [r7, #8]
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	e7fd      	b.n	8004b3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	021b      	lsls	r3, r3, #8
 8004b44:	4a1c      	ldr	r2, [pc, #112]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004b46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004b48:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004b50:	4a19      	ldr	r2, [pc, #100]	@ (8004bb8 <xPortStartScheduler+0x138>)
 8004b52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	b2da      	uxtb	r2, r3
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004b5c:	4b17      	ldr	r3, [pc, #92]	@ (8004bbc <xPortStartScheduler+0x13c>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a16      	ldr	r2, [pc, #88]	@ (8004bbc <xPortStartScheduler+0x13c>)
 8004b62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004b68:	4b14      	ldr	r3, [pc, #80]	@ (8004bbc <xPortStartScheduler+0x13c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a13      	ldr	r2, [pc, #76]	@ (8004bbc <xPortStartScheduler+0x13c>)
 8004b6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004b72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004b74:	f000 f8da 	bl	8004d2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004b78:	4b11      	ldr	r3, [pc, #68]	@ (8004bc0 <xPortStartScheduler+0x140>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004b7e:	f000 f8f9 	bl	8004d74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004b82:	4b10      	ldr	r3, [pc, #64]	@ (8004bc4 <xPortStartScheduler+0x144>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a0f      	ldr	r2, [pc, #60]	@ (8004bc4 <xPortStartScheduler+0x144>)
 8004b88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004b8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004b8e:	f7ff ff63 	bl	8004a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004b92:	f7ff fb8d 	bl	80042b0 <vTaskSwitchContext>
	prvTaskExitError();
 8004b96:	f7ff ff1b 	bl	80049d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	e000ed00 	.word	0xe000ed00
 8004ba8:	410fc271 	.word	0x410fc271
 8004bac:	410fc270 	.word	0x410fc270
 8004bb0:	e000e400 	.word	0xe000e400
 8004bb4:	20000660 	.word	0x20000660
 8004bb8:	20000664 	.word	0x20000664
 8004bbc:	e000ed20 	.word	0xe000ed20
 8004bc0:	2000000c 	.word	0x2000000c
 8004bc4:	e000ef34 	.word	0xe000ef34

08004bc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8004bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd2:	f383 8811 	msr	BASEPRI, r3
 8004bd6:	f3bf 8f6f 	isb	sy
 8004bda:	f3bf 8f4f 	dsb	sy
 8004bde:	607b      	str	r3, [r7, #4]
}
 8004be0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004be2:	4b10      	ldr	r3, [pc, #64]	@ (8004c24 <vPortEnterCritical+0x5c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	3301      	adds	r3, #1
 8004be8:	4a0e      	ldr	r2, [pc, #56]	@ (8004c24 <vPortEnterCritical+0x5c>)
 8004bea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004bec:	4b0d      	ldr	r3, [pc, #52]	@ (8004c24 <vPortEnterCritical+0x5c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d110      	bne.n	8004c16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8004c28 <vPortEnterCritical+0x60>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00b      	beq.n	8004c16 <vPortEnterCritical+0x4e>
	__asm volatile
 8004bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c02:	f383 8811 	msr	BASEPRI, r3
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	f3bf 8f4f 	dsb	sy
 8004c0e:	603b      	str	r3, [r7, #0]
}
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
 8004c14:	e7fd      	b.n	8004c12 <vPortEnterCritical+0x4a>
	}
}
 8004c16:	bf00      	nop
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	2000000c 	.word	0x2000000c
 8004c28:	e000ed04 	.word	0xe000ed04

08004c2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004c32:	4b12      	ldr	r3, [pc, #72]	@ (8004c7c <vPortExitCritical+0x50>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10b      	bne.n	8004c52 <vPortExitCritical+0x26>
	__asm volatile
 8004c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3e:	f383 8811 	msr	BASEPRI, r3
 8004c42:	f3bf 8f6f 	isb	sy
 8004c46:	f3bf 8f4f 	dsb	sy
 8004c4a:	607b      	str	r3, [r7, #4]
}
 8004c4c:	bf00      	nop
 8004c4e:	bf00      	nop
 8004c50:	e7fd      	b.n	8004c4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004c52:	4b0a      	ldr	r3, [pc, #40]	@ (8004c7c <vPortExitCritical+0x50>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	3b01      	subs	r3, #1
 8004c58:	4a08      	ldr	r2, [pc, #32]	@ (8004c7c <vPortExitCritical+0x50>)
 8004c5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004c5c:	4b07      	ldr	r3, [pc, #28]	@ (8004c7c <vPortExitCritical+0x50>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d105      	bne.n	8004c70 <vPortExitCritical+0x44>
 8004c64:	2300      	movs	r3, #0
 8004c66:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004c6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	2000000c 	.word	0x2000000c

08004c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004c80:	f3ef 8009 	mrs	r0, PSP
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	4b15      	ldr	r3, [pc, #84]	@ (8004ce0 <pxCurrentTCBConst>)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	f01e 0f10 	tst.w	lr, #16
 8004c90:	bf08      	it	eq
 8004c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c9a:	6010      	str	r0, [r2, #0]
 8004c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ca0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004ca4:	f380 8811 	msr	BASEPRI, r0
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f7ff fafe 	bl	80042b0 <vTaskSwitchContext>
 8004cb4:	f04f 0000 	mov.w	r0, #0
 8004cb8:	f380 8811 	msr	BASEPRI, r0
 8004cbc:	bc09      	pop	{r0, r3}
 8004cbe:	6819      	ldr	r1, [r3, #0]
 8004cc0:	6808      	ldr	r0, [r1, #0]
 8004cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc6:	f01e 0f10 	tst.w	lr, #16
 8004cca:	bf08      	it	eq
 8004ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004cd0:	f380 8809 	msr	PSP, r0
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	f3af 8000 	nop.w

08004ce0 <pxCurrentTCBConst>:
 8004ce0:	20000534 	.word	0x20000534
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop

08004ce8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	607b      	str	r3, [r7, #4]
}
 8004d00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d02:	f7ff fa1b 	bl	800413c <xTaskIncrementTick>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d0c:	4b06      	ldr	r3, [pc, #24]	@ (8004d28 <xPortSysTickHandler+0x40>)
 8004d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	2300      	movs	r3, #0
 8004d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	f383 8811 	msr	BASEPRI, r3
}
 8004d1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004d20:	bf00      	nop
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	e000ed04 	.word	0xe000ed04

08004d2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d30:	4b0b      	ldr	r3, [pc, #44]	@ (8004d60 <vPortSetupTimerInterrupt+0x34>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d36:	4b0b      	ldr	r3, [pc, #44]	@ (8004d64 <vPortSetupTimerInterrupt+0x38>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d68 <vPortSetupTimerInterrupt+0x3c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a0a      	ldr	r2, [pc, #40]	@ (8004d6c <vPortSetupTimerInterrupt+0x40>)
 8004d42:	fba2 2303 	umull	r2, r3, r2, r3
 8004d46:	099b      	lsrs	r3, r3, #6
 8004d48:	4a09      	ldr	r2, [pc, #36]	@ (8004d70 <vPortSetupTimerInterrupt+0x44>)
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004d4e:	4b04      	ldr	r3, [pc, #16]	@ (8004d60 <vPortSetupTimerInterrupt+0x34>)
 8004d50:	2207      	movs	r2, #7
 8004d52:	601a      	str	r2, [r3, #0]
}
 8004d54:	bf00      	nop
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	e000e010 	.word	0xe000e010
 8004d64:	e000e018 	.word	0xe000e018
 8004d68:	20000000 	.word	0x20000000
 8004d6c:	10624dd3 	.word	0x10624dd3
 8004d70:	e000e014 	.word	0xe000e014

08004d74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004d74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004d84 <vPortEnableVFP+0x10>
 8004d78:	6801      	ldr	r1, [r0, #0]
 8004d7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004d7e:	6001      	str	r1, [r0, #0]
 8004d80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004d82:	bf00      	nop
 8004d84:	e000ed88 	.word	0xe000ed88

08004d88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	@ 0x28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d90:	2300      	movs	r3, #0
 8004d92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d94:	f7ff f926 	bl	8003fe4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d98:	4b5c      	ldr	r3, [pc, #368]	@ (8004f0c <pvPortMalloc+0x184>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004da0:	f000 f924 	bl	8004fec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004da4:	4b5a      	ldr	r3, [pc, #360]	@ (8004f10 <pvPortMalloc+0x188>)
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f040 8095 	bne.w	8004edc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01e      	beq.n	8004df6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004db8:	2208      	movs	r2, #8
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f003 0307 	and.w	r3, r3, #7
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d015      	beq.n	8004df6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f023 0307 	bic.w	r3, r3, #7
 8004dd0:	3308      	adds	r3, #8
 8004dd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00b      	beq.n	8004df6 <pvPortMalloc+0x6e>
	__asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	617b      	str	r3, [r7, #20]
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	e7fd      	b.n	8004df2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d06f      	beq.n	8004edc <pvPortMalloc+0x154>
 8004dfc:	4b45      	ldr	r3, [pc, #276]	@ (8004f14 <pvPortMalloc+0x18c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d86a      	bhi.n	8004edc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004e06:	4b44      	ldr	r3, [pc, #272]	@ (8004f18 <pvPortMalloc+0x190>)
 8004e08:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004e0a:	4b43      	ldr	r3, [pc, #268]	@ (8004f18 <pvPortMalloc+0x190>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e10:	e004      	b.n	8004e1c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e14:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d903      	bls.n	8004e2e <pvPortMalloc+0xa6>
 8004e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f1      	bne.n	8004e12 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004e2e:	4b37      	ldr	r3, [pc, #220]	@ (8004f0c <pvPortMalloc+0x184>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d051      	beq.n	8004edc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2208      	movs	r2, #8
 8004e3e:	4413      	add	r3, r2
 8004e40:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	6a3b      	ldr	r3, [r7, #32]
 8004e48:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	1ad2      	subs	r2, r2, r3
 8004e52:	2308      	movs	r3, #8
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d920      	bls.n	8004e9c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4413      	add	r3, r2
 8004e60:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	f003 0307 	and.w	r3, r3, #7
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00b      	beq.n	8004e84 <pvPortMalloc+0xfc>
	__asm volatile
 8004e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e70:	f383 8811 	msr	BASEPRI, r3
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	613b      	str	r3, [r7, #16]
}
 8004e7e:	bf00      	nop
 8004e80:	bf00      	nop
 8004e82:	e7fd      	b.n	8004e80 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	1ad2      	subs	r2, r2, r3
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e96:	69b8      	ldr	r0, [r7, #24]
 8004e98:	f000 f90a 	bl	80050b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8004f14 <pvPortMalloc+0x18c>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8004f14 <pvPortMalloc+0x18c>)
 8004ea8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8004f14 <pvPortMalloc+0x18c>)
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	4b1b      	ldr	r3, [pc, #108]	@ (8004f1c <pvPortMalloc+0x194>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d203      	bcs.n	8004ebe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004eb6:	4b17      	ldr	r3, [pc, #92]	@ (8004f14 <pvPortMalloc+0x18c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a18      	ldr	r2, [pc, #96]	@ (8004f1c <pvPortMalloc+0x194>)
 8004ebc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	4b13      	ldr	r3, [pc, #76]	@ (8004f10 <pvPortMalloc+0x188>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004ed2:	4b13      	ldr	r3, [pc, #76]	@ (8004f20 <pvPortMalloc+0x198>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	4a11      	ldr	r2, [pc, #68]	@ (8004f20 <pvPortMalloc+0x198>)
 8004eda:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004edc:	f7ff f890 	bl	8004000 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00b      	beq.n	8004f02 <pvPortMalloc+0x17a>
	__asm volatile
 8004eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eee:	f383 8811 	msr	BASEPRI, r3
 8004ef2:	f3bf 8f6f 	isb	sy
 8004ef6:	f3bf 8f4f 	dsb	sy
 8004efa:	60fb      	str	r3, [r7, #12]
}
 8004efc:	bf00      	nop
 8004efe:	bf00      	nop
 8004f00:	e7fd      	b.n	8004efe <pvPortMalloc+0x176>
	return pvReturn;
 8004f02:	69fb      	ldr	r3, [r7, #28]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3728      	adds	r7, #40	@ 0x28
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	20004270 	.word	0x20004270
 8004f10:	20004284 	.word	0x20004284
 8004f14:	20004274 	.word	0x20004274
 8004f18:	20004268 	.word	0x20004268
 8004f1c:	20004278 	.word	0x20004278
 8004f20:	2000427c 	.word	0x2000427c

08004f24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b086      	sub	sp, #24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d04f      	beq.n	8004fd6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004f36:	2308      	movs	r3, #8
 8004f38:	425b      	negs	r3, r3
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	4b25      	ldr	r3, [pc, #148]	@ (8004fe0 <vPortFree+0xbc>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10b      	bne.n	8004f6a <vPortFree+0x46>
	__asm volatile
 8004f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f56:	f383 8811 	msr	BASEPRI, r3
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	60fb      	str	r3, [r7, #12]
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop
 8004f68:	e7fd      	b.n	8004f66 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <vPortFree+0x66>
	__asm volatile
 8004f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f76:	f383 8811 	msr	BASEPRI, r3
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	f3bf 8f4f 	dsb	sy
 8004f82:	60bb      	str	r3, [r7, #8]
}
 8004f84:	bf00      	nop
 8004f86:	bf00      	nop
 8004f88:	e7fd      	b.n	8004f86 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	685a      	ldr	r2, [r3, #4]
 8004f8e:	4b14      	ldr	r3, [pc, #80]	@ (8004fe0 <vPortFree+0xbc>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4013      	ands	r3, r2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d01e      	beq.n	8004fd6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d11a      	bne.n	8004fd6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8004fe0 <vPortFree+0xbc>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	43db      	mvns	r3, r3
 8004faa:	401a      	ands	r2, r3
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004fb0:	f7ff f818 	bl	8003fe4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe4 <vPortFree+0xc0>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	4a09      	ldr	r2, [pc, #36]	@ (8004fe4 <vPortFree+0xc0>)
 8004fc0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004fc2:	6938      	ldr	r0, [r7, #16]
 8004fc4:	f000 f874 	bl	80050b0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004fc8:	4b07      	ldr	r3, [pc, #28]	@ (8004fe8 <vPortFree+0xc4>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	4a06      	ldr	r2, [pc, #24]	@ (8004fe8 <vPortFree+0xc4>)
 8004fd0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004fd2:	f7ff f815 	bl	8004000 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004fd6:	bf00      	nop
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20004284 	.word	0x20004284
 8004fe4:	20004274 	.word	0x20004274
 8004fe8:	20004280 	.word	0x20004280

08004fec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ff2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004ff6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004ff8:	4b27      	ldr	r3, [pc, #156]	@ (8005098 <prvHeapInit+0xac>)
 8004ffa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00c      	beq.n	8005020 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	3307      	adds	r3, #7
 800500a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f023 0307 	bic.w	r3, r3, #7
 8005012:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	4a1f      	ldr	r2, [pc, #124]	@ (8005098 <prvHeapInit+0xac>)
 800501c:	4413      	add	r3, r2
 800501e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005024:	4a1d      	ldr	r2, [pc, #116]	@ (800509c <prvHeapInit+0xb0>)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800502a:	4b1c      	ldr	r3, [pc, #112]	@ (800509c <prvHeapInit+0xb0>)
 800502c:	2200      	movs	r2, #0
 800502e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	4413      	add	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005038:	2208      	movs	r2, #8
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	1a9b      	subs	r3, r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 0307 	bic.w	r3, r3, #7
 8005046:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4a15      	ldr	r2, [pc, #84]	@ (80050a0 <prvHeapInit+0xb4>)
 800504c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800504e:	4b14      	ldr	r3, [pc, #80]	@ (80050a0 <prvHeapInit+0xb4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005056:	4b12      	ldr	r3, [pc, #72]	@ (80050a0 <prvHeapInit+0xb4>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2200      	movs	r2, #0
 800505c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	1ad2      	subs	r2, r2, r3
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800506c:	4b0c      	ldr	r3, [pc, #48]	@ (80050a0 <prvHeapInit+0xb4>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	4a0a      	ldr	r2, [pc, #40]	@ (80050a4 <prvHeapInit+0xb8>)
 800507a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	4a09      	ldr	r2, [pc, #36]	@ (80050a8 <prvHeapInit+0xbc>)
 8005082:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005084:	4b09      	ldr	r3, [pc, #36]	@ (80050ac <prvHeapInit+0xc0>)
 8005086:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800508a:	601a      	str	r2, [r3, #0]
}
 800508c:	bf00      	nop
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	20000668 	.word	0x20000668
 800509c:	20004268 	.word	0x20004268
 80050a0:	20004270 	.word	0x20004270
 80050a4:	20004278 	.word	0x20004278
 80050a8:	20004274 	.word	0x20004274
 80050ac:	20004284 	.word	0x20004284

080050b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80050b8:	4b28      	ldr	r3, [pc, #160]	@ (800515c <prvInsertBlockIntoFreeList+0xac>)
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	e002      	b.n	80050c4 <prvInsertBlockIntoFreeList+0x14>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d8f7      	bhi.n	80050be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	4413      	add	r3, r2
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d108      	bne.n	80050f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	441a      	add	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	441a      	add	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d118      	bne.n	8005138 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <prvInsertBlockIntoFreeList+0xb0>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	429a      	cmp	r2, r3
 8005110:	d00d      	beq.n	800512e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	441a      	add	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	e008      	b.n	8005140 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800512e:	4b0c      	ldr	r3, [pc, #48]	@ (8005160 <prvInsertBlockIntoFreeList+0xb0>)
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	e003      	b.n	8005140 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	429a      	cmp	r2, r3
 8005146:	d002      	beq.n	800514e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800514e:	bf00      	nop
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	20004268 	.word	0x20004268
 8005160:	20004270 	.word	0x20004270

08005164 <atof>:
 8005164:	2100      	movs	r1, #0
 8005166:	f000 be03 	b.w	8005d70 <strtod>

0800516a <sulp>:
 800516a:	b570      	push	{r4, r5, r6, lr}
 800516c:	4604      	mov	r4, r0
 800516e:	460d      	mov	r5, r1
 8005170:	ec45 4b10 	vmov	d0, r4, r5
 8005174:	4616      	mov	r6, r2
 8005176:	f002 f881 	bl	800727c <__ulp>
 800517a:	ec51 0b10 	vmov	r0, r1, d0
 800517e:	b17e      	cbz	r6, 80051a0 <sulp+0x36>
 8005180:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005184:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005188:	2b00      	cmp	r3, #0
 800518a:	dd09      	ble.n	80051a0 <sulp+0x36>
 800518c:	051b      	lsls	r3, r3, #20
 800518e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005192:	2400      	movs	r4, #0
 8005194:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005198:	4622      	mov	r2, r4
 800519a:	462b      	mov	r3, r5
 800519c:	f7fb fa2c 	bl	80005f8 <__aeabi_dmul>
 80051a0:	ec41 0b10 	vmov	d0, r0, r1
 80051a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080051a8 <_strtod_l>:
 80051a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ac:	b09f      	sub	sp, #124	@ 0x7c
 80051ae:	460c      	mov	r4, r1
 80051b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80051b2:	2200      	movs	r2, #0
 80051b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80051b6:	9005      	str	r0, [sp, #20]
 80051b8:	f04f 0a00 	mov.w	sl, #0
 80051bc:	f04f 0b00 	mov.w	fp, #0
 80051c0:	460a      	mov	r2, r1
 80051c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80051c4:	7811      	ldrb	r1, [r2, #0]
 80051c6:	292b      	cmp	r1, #43	@ 0x2b
 80051c8:	d04a      	beq.n	8005260 <_strtod_l+0xb8>
 80051ca:	d838      	bhi.n	800523e <_strtod_l+0x96>
 80051cc:	290d      	cmp	r1, #13
 80051ce:	d832      	bhi.n	8005236 <_strtod_l+0x8e>
 80051d0:	2908      	cmp	r1, #8
 80051d2:	d832      	bhi.n	800523a <_strtod_l+0x92>
 80051d4:	2900      	cmp	r1, #0
 80051d6:	d03b      	beq.n	8005250 <_strtod_l+0xa8>
 80051d8:	2200      	movs	r2, #0
 80051da:	920e      	str	r2, [sp, #56]	@ 0x38
 80051dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80051de:	782a      	ldrb	r2, [r5, #0]
 80051e0:	2a30      	cmp	r2, #48	@ 0x30
 80051e2:	f040 80b2 	bne.w	800534a <_strtod_l+0x1a2>
 80051e6:	786a      	ldrb	r2, [r5, #1]
 80051e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80051ec:	2a58      	cmp	r2, #88	@ 0x58
 80051ee:	d16e      	bne.n	80052ce <_strtod_l+0x126>
 80051f0:	9302      	str	r3, [sp, #8]
 80051f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051f4:	9301      	str	r3, [sp, #4]
 80051f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	4a8f      	ldr	r2, [pc, #572]	@ (8005438 <_strtod_l+0x290>)
 80051fc:	9805      	ldr	r0, [sp, #20]
 80051fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005200:	a919      	add	r1, sp, #100	@ 0x64
 8005202:	f001 f935 	bl	8006470 <__gethex>
 8005206:	f010 060f 	ands.w	r6, r0, #15
 800520a:	4604      	mov	r4, r0
 800520c:	d005      	beq.n	800521a <_strtod_l+0x72>
 800520e:	2e06      	cmp	r6, #6
 8005210:	d128      	bne.n	8005264 <_strtod_l+0xbc>
 8005212:	3501      	adds	r5, #1
 8005214:	2300      	movs	r3, #0
 8005216:	9519      	str	r5, [sp, #100]	@ 0x64
 8005218:	930e      	str	r3, [sp, #56]	@ 0x38
 800521a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800521c:	2b00      	cmp	r3, #0
 800521e:	f040 858e 	bne.w	8005d3e <_strtod_l+0xb96>
 8005222:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005224:	b1cb      	cbz	r3, 800525a <_strtod_l+0xb2>
 8005226:	4652      	mov	r2, sl
 8005228:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800522c:	ec43 2b10 	vmov	d0, r2, r3
 8005230:	b01f      	add	sp, #124	@ 0x7c
 8005232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005236:	2920      	cmp	r1, #32
 8005238:	d1ce      	bne.n	80051d8 <_strtod_l+0x30>
 800523a:	3201      	adds	r2, #1
 800523c:	e7c1      	b.n	80051c2 <_strtod_l+0x1a>
 800523e:	292d      	cmp	r1, #45	@ 0x2d
 8005240:	d1ca      	bne.n	80051d8 <_strtod_l+0x30>
 8005242:	2101      	movs	r1, #1
 8005244:	910e      	str	r1, [sp, #56]	@ 0x38
 8005246:	1c51      	adds	r1, r2, #1
 8005248:	9119      	str	r1, [sp, #100]	@ 0x64
 800524a:	7852      	ldrb	r2, [r2, #1]
 800524c:	2a00      	cmp	r2, #0
 800524e:	d1c5      	bne.n	80051dc <_strtod_l+0x34>
 8005250:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005252:	9419      	str	r4, [sp, #100]	@ 0x64
 8005254:	2b00      	cmp	r3, #0
 8005256:	f040 8570 	bne.w	8005d3a <_strtod_l+0xb92>
 800525a:	4652      	mov	r2, sl
 800525c:	465b      	mov	r3, fp
 800525e:	e7e5      	b.n	800522c <_strtod_l+0x84>
 8005260:	2100      	movs	r1, #0
 8005262:	e7ef      	b.n	8005244 <_strtod_l+0x9c>
 8005264:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005266:	b13a      	cbz	r2, 8005278 <_strtod_l+0xd0>
 8005268:	2135      	movs	r1, #53	@ 0x35
 800526a:	a81c      	add	r0, sp, #112	@ 0x70
 800526c:	f002 f900 	bl	8007470 <__copybits>
 8005270:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005272:	9805      	ldr	r0, [sp, #20]
 8005274:	f001 fcd6 	bl	8006c24 <_Bfree>
 8005278:	3e01      	subs	r6, #1
 800527a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800527c:	2e04      	cmp	r6, #4
 800527e:	d806      	bhi.n	800528e <_strtod_l+0xe6>
 8005280:	e8df f006 	tbb	[pc, r6]
 8005284:	201d0314 	.word	0x201d0314
 8005288:	14          	.byte	0x14
 8005289:	00          	.byte	0x00
 800528a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800528e:	05e1      	lsls	r1, r4, #23
 8005290:	bf48      	it	mi
 8005292:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005296:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800529a:	0d1b      	lsrs	r3, r3, #20
 800529c:	051b      	lsls	r3, r3, #20
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1bb      	bne.n	800521a <_strtod_l+0x72>
 80052a2:	f000 ffc9 	bl	8006238 <__errno>
 80052a6:	2322      	movs	r3, #34	@ 0x22
 80052a8:	6003      	str	r3, [r0, #0]
 80052aa:	e7b6      	b.n	800521a <_strtod_l+0x72>
 80052ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80052b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80052b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80052b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80052bc:	e7e7      	b.n	800528e <_strtod_l+0xe6>
 80052be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005440 <_strtod_l+0x298>
 80052c2:	e7e4      	b.n	800528e <_strtod_l+0xe6>
 80052c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80052c8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80052cc:	e7df      	b.n	800528e <_strtod_l+0xe6>
 80052ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80052d4:	785b      	ldrb	r3, [r3, #1]
 80052d6:	2b30      	cmp	r3, #48	@ 0x30
 80052d8:	d0f9      	beq.n	80052ce <_strtod_l+0x126>
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d09d      	beq.n	800521a <_strtod_l+0x72>
 80052de:	2301      	movs	r3, #1
 80052e0:	2700      	movs	r7, #0
 80052e2:	9308      	str	r3, [sp, #32]
 80052e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80052e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80052ea:	46b9      	mov	r9, r7
 80052ec:	220a      	movs	r2, #10
 80052ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80052f0:	7805      	ldrb	r5, [r0, #0]
 80052f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80052f6:	b2d9      	uxtb	r1, r3
 80052f8:	2909      	cmp	r1, #9
 80052fa:	d928      	bls.n	800534e <_strtod_l+0x1a6>
 80052fc:	494f      	ldr	r1, [pc, #316]	@ (800543c <_strtod_l+0x294>)
 80052fe:	2201      	movs	r2, #1
 8005300:	f000 fe71 	bl	8005fe6 <strncmp>
 8005304:	2800      	cmp	r0, #0
 8005306:	d032      	beq.n	800536e <_strtod_l+0x1c6>
 8005308:	2000      	movs	r0, #0
 800530a:	462a      	mov	r2, r5
 800530c:	900a      	str	r0, [sp, #40]	@ 0x28
 800530e:	464d      	mov	r5, r9
 8005310:	4603      	mov	r3, r0
 8005312:	2a65      	cmp	r2, #101	@ 0x65
 8005314:	d001      	beq.n	800531a <_strtod_l+0x172>
 8005316:	2a45      	cmp	r2, #69	@ 0x45
 8005318:	d114      	bne.n	8005344 <_strtod_l+0x19c>
 800531a:	b91d      	cbnz	r5, 8005324 <_strtod_l+0x17c>
 800531c:	9a08      	ldr	r2, [sp, #32]
 800531e:	4302      	orrs	r2, r0
 8005320:	d096      	beq.n	8005250 <_strtod_l+0xa8>
 8005322:	2500      	movs	r5, #0
 8005324:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005326:	1c62      	adds	r2, r4, #1
 8005328:	9219      	str	r2, [sp, #100]	@ 0x64
 800532a:	7862      	ldrb	r2, [r4, #1]
 800532c:	2a2b      	cmp	r2, #43	@ 0x2b
 800532e:	d07a      	beq.n	8005426 <_strtod_l+0x27e>
 8005330:	2a2d      	cmp	r2, #45	@ 0x2d
 8005332:	d07e      	beq.n	8005432 <_strtod_l+0x28a>
 8005334:	f04f 0c00 	mov.w	ip, #0
 8005338:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800533c:	2909      	cmp	r1, #9
 800533e:	f240 8085 	bls.w	800544c <_strtod_l+0x2a4>
 8005342:	9419      	str	r4, [sp, #100]	@ 0x64
 8005344:	f04f 0800 	mov.w	r8, #0
 8005348:	e0a5      	b.n	8005496 <_strtod_l+0x2ee>
 800534a:	2300      	movs	r3, #0
 800534c:	e7c8      	b.n	80052e0 <_strtod_l+0x138>
 800534e:	f1b9 0f08 	cmp.w	r9, #8
 8005352:	bfd8      	it	le
 8005354:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8005356:	f100 0001 	add.w	r0, r0, #1
 800535a:	bfda      	itte	le
 800535c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005360:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8005362:	fb02 3707 	mlagt	r7, r2, r7, r3
 8005366:	f109 0901 	add.w	r9, r9, #1
 800536a:	9019      	str	r0, [sp, #100]	@ 0x64
 800536c:	e7bf      	b.n	80052ee <_strtod_l+0x146>
 800536e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	9219      	str	r2, [sp, #100]	@ 0x64
 8005374:	785a      	ldrb	r2, [r3, #1]
 8005376:	f1b9 0f00 	cmp.w	r9, #0
 800537a:	d03b      	beq.n	80053f4 <_strtod_l+0x24c>
 800537c:	900a      	str	r0, [sp, #40]	@ 0x28
 800537e:	464d      	mov	r5, r9
 8005380:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005384:	2b09      	cmp	r3, #9
 8005386:	d912      	bls.n	80053ae <_strtod_l+0x206>
 8005388:	2301      	movs	r3, #1
 800538a:	e7c2      	b.n	8005312 <_strtod_l+0x16a>
 800538c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800538e:	1c5a      	adds	r2, r3, #1
 8005390:	9219      	str	r2, [sp, #100]	@ 0x64
 8005392:	785a      	ldrb	r2, [r3, #1]
 8005394:	3001      	adds	r0, #1
 8005396:	2a30      	cmp	r2, #48	@ 0x30
 8005398:	d0f8      	beq.n	800538c <_strtod_l+0x1e4>
 800539a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800539e:	2b08      	cmp	r3, #8
 80053a0:	f200 84d2 	bhi.w	8005d48 <_strtod_l+0xba0>
 80053a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80053a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80053a8:	2000      	movs	r0, #0
 80053aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80053ac:	4605      	mov	r5, r0
 80053ae:	3a30      	subs	r2, #48	@ 0x30
 80053b0:	f100 0301 	add.w	r3, r0, #1
 80053b4:	d018      	beq.n	80053e8 <_strtod_l+0x240>
 80053b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053b8:	4419      	add	r1, r3
 80053ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80053bc:	462e      	mov	r6, r5
 80053be:	f04f 0e0a 	mov.w	lr, #10
 80053c2:	1c71      	adds	r1, r6, #1
 80053c4:	eba1 0c05 	sub.w	ip, r1, r5
 80053c8:	4563      	cmp	r3, ip
 80053ca:	dc15      	bgt.n	80053f8 <_strtod_l+0x250>
 80053cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80053d0:	182b      	adds	r3, r5, r0
 80053d2:	2b08      	cmp	r3, #8
 80053d4:	f105 0501 	add.w	r5, r5, #1
 80053d8:	4405      	add	r5, r0
 80053da:	dc1a      	bgt.n	8005412 <_strtod_l+0x26a>
 80053dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80053de:	230a      	movs	r3, #10
 80053e0:	fb03 2301 	mla	r3, r3, r1, r2
 80053e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053e6:	2300      	movs	r3, #0
 80053e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80053ea:	1c51      	adds	r1, r2, #1
 80053ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80053ee:	7852      	ldrb	r2, [r2, #1]
 80053f0:	4618      	mov	r0, r3
 80053f2:	e7c5      	b.n	8005380 <_strtod_l+0x1d8>
 80053f4:	4648      	mov	r0, r9
 80053f6:	e7ce      	b.n	8005396 <_strtod_l+0x1ee>
 80053f8:	2e08      	cmp	r6, #8
 80053fa:	dc05      	bgt.n	8005408 <_strtod_l+0x260>
 80053fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80053fe:	fb0e f606 	mul.w	r6, lr, r6
 8005402:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005404:	460e      	mov	r6, r1
 8005406:	e7dc      	b.n	80053c2 <_strtod_l+0x21a>
 8005408:	2910      	cmp	r1, #16
 800540a:	bfd8      	it	le
 800540c:	fb0e f707 	mulle.w	r7, lr, r7
 8005410:	e7f8      	b.n	8005404 <_strtod_l+0x25c>
 8005412:	2b0f      	cmp	r3, #15
 8005414:	bfdc      	itt	le
 8005416:	230a      	movle	r3, #10
 8005418:	fb03 2707 	mlale	r7, r3, r7, r2
 800541c:	e7e3      	b.n	80053e6 <_strtod_l+0x23e>
 800541e:	2300      	movs	r3, #0
 8005420:	930a      	str	r3, [sp, #40]	@ 0x28
 8005422:	2301      	movs	r3, #1
 8005424:	e77a      	b.n	800531c <_strtod_l+0x174>
 8005426:	f04f 0c00 	mov.w	ip, #0
 800542a:	1ca2      	adds	r2, r4, #2
 800542c:	9219      	str	r2, [sp, #100]	@ 0x64
 800542e:	78a2      	ldrb	r2, [r4, #2]
 8005430:	e782      	b.n	8005338 <_strtod_l+0x190>
 8005432:	f04f 0c01 	mov.w	ip, #1
 8005436:	e7f8      	b.n	800542a <_strtod_l+0x282>
 8005438:	080084fc 	.word	0x080084fc
 800543c:	08008328 	.word	0x08008328
 8005440:	7ff00000 	.word	0x7ff00000
 8005444:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005446:	1c51      	adds	r1, r2, #1
 8005448:	9119      	str	r1, [sp, #100]	@ 0x64
 800544a:	7852      	ldrb	r2, [r2, #1]
 800544c:	2a30      	cmp	r2, #48	@ 0x30
 800544e:	d0f9      	beq.n	8005444 <_strtod_l+0x29c>
 8005450:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005454:	2908      	cmp	r1, #8
 8005456:	f63f af75 	bhi.w	8005344 <_strtod_l+0x19c>
 800545a:	3a30      	subs	r2, #48	@ 0x30
 800545c:	9209      	str	r2, [sp, #36]	@ 0x24
 800545e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005460:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005462:	f04f 080a 	mov.w	r8, #10
 8005466:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005468:	1c56      	adds	r6, r2, #1
 800546a:	9619      	str	r6, [sp, #100]	@ 0x64
 800546c:	7852      	ldrb	r2, [r2, #1]
 800546e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005472:	f1be 0f09 	cmp.w	lr, #9
 8005476:	d939      	bls.n	80054ec <_strtod_l+0x344>
 8005478:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800547a:	1a76      	subs	r6, r6, r1
 800547c:	2e08      	cmp	r6, #8
 800547e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005482:	dc03      	bgt.n	800548c <_strtod_l+0x2e4>
 8005484:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005486:	4588      	cmp	r8, r1
 8005488:	bfa8      	it	ge
 800548a:	4688      	movge	r8, r1
 800548c:	f1bc 0f00 	cmp.w	ip, #0
 8005490:	d001      	beq.n	8005496 <_strtod_l+0x2ee>
 8005492:	f1c8 0800 	rsb	r8, r8, #0
 8005496:	2d00      	cmp	r5, #0
 8005498:	d14e      	bne.n	8005538 <_strtod_l+0x390>
 800549a:	9908      	ldr	r1, [sp, #32]
 800549c:	4308      	orrs	r0, r1
 800549e:	f47f aebc 	bne.w	800521a <_strtod_l+0x72>
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f47f aed4 	bne.w	8005250 <_strtod_l+0xa8>
 80054a8:	2a69      	cmp	r2, #105	@ 0x69
 80054aa:	d028      	beq.n	80054fe <_strtod_l+0x356>
 80054ac:	dc25      	bgt.n	80054fa <_strtod_l+0x352>
 80054ae:	2a49      	cmp	r2, #73	@ 0x49
 80054b0:	d025      	beq.n	80054fe <_strtod_l+0x356>
 80054b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80054b4:	f47f aecc 	bne.w	8005250 <_strtod_l+0xa8>
 80054b8:	499a      	ldr	r1, [pc, #616]	@ (8005724 <_strtod_l+0x57c>)
 80054ba:	a819      	add	r0, sp, #100	@ 0x64
 80054bc:	f001 f9fa 	bl	80068b4 <__match>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	f43f aec5 	beq.w	8005250 <_strtod_l+0xa8>
 80054c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	2b28      	cmp	r3, #40	@ 0x28
 80054cc:	d12e      	bne.n	800552c <_strtod_l+0x384>
 80054ce:	4996      	ldr	r1, [pc, #600]	@ (8005728 <_strtod_l+0x580>)
 80054d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80054d2:	a819      	add	r0, sp, #100	@ 0x64
 80054d4:	f001 fa02 	bl	80068dc <__hexnan>
 80054d8:	2805      	cmp	r0, #5
 80054da:	d127      	bne.n	800552c <_strtod_l+0x384>
 80054dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80054de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80054e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80054e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80054ea:	e696      	b.n	800521a <_strtod_l+0x72>
 80054ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80054ee:	fb08 2101 	mla	r1, r8, r1, r2
 80054f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80054f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80054f8:	e7b5      	b.n	8005466 <_strtod_l+0x2be>
 80054fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80054fc:	e7da      	b.n	80054b4 <_strtod_l+0x30c>
 80054fe:	498b      	ldr	r1, [pc, #556]	@ (800572c <_strtod_l+0x584>)
 8005500:	a819      	add	r0, sp, #100	@ 0x64
 8005502:	f001 f9d7 	bl	80068b4 <__match>
 8005506:	2800      	cmp	r0, #0
 8005508:	f43f aea2 	beq.w	8005250 <_strtod_l+0xa8>
 800550c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800550e:	4988      	ldr	r1, [pc, #544]	@ (8005730 <_strtod_l+0x588>)
 8005510:	3b01      	subs	r3, #1
 8005512:	a819      	add	r0, sp, #100	@ 0x64
 8005514:	9319      	str	r3, [sp, #100]	@ 0x64
 8005516:	f001 f9cd 	bl	80068b4 <__match>
 800551a:	b910      	cbnz	r0, 8005522 <_strtod_l+0x37a>
 800551c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800551e:	3301      	adds	r3, #1
 8005520:	9319      	str	r3, [sp, #100]	@ 0x64
 8005522:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005740 <_strtod_l+0x598>
 8005526:	f04f 0a00 	mov.w	sl, #0
 800552a:	e676      	b.n	800521a <_strtod_l+0x72>
 800552c:	4881      	ldr	r0, [pc, #516]	@ (8005734 <_strtod_l+0x58c>)
 800552e:	f000 fec7 	bl	80062c0 <nan>
 8005532:	ec5b ab10 	vmov	sl, fp, d0
 8005536:	e670      	b.n	800521a <_strtod_l+0x72>
 8005538:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800553a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800553c:	eba8 0303 	sub.w	r3, r8, r3
 8005540:	f1b9 0f00 	cmp.w	r9, #0
 8005544:	bf08      	it	eq
 8005546:	46a9      	moveq	r9, r5
 8005548:	2d10      	cmp	r5, #16
 800554a:	9309      	str	r3, [sp, #36]	@ 0x24
 800554c:	462c      	mov	r4, r5
 800554e:	bfa8      	it	ge
 8005550:	2410      	movge	r4, #16
 8005552:	f7fa ffd7 	bl	8000504 <__aeabi_ui2d>
 8005556:	2d09      	cmp	r5, #9
 8005558:	4682      	mov	sl, r0
 800555a:	468b      	mov	fp, r1
 800555c:	dc13      	bgt.n	8005586 <_strtod_l+0x3de>
 800555e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005560:	2b00      	cmp	r3, #0
 8005562:	f43f ae5a 	beq.w	800521a <_strtod_l+0x72>
 8005566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005568:	dd78      	ble.n	800565c <_strtod_l+0x4b4>
 800556a:	2b16      	cmp	r3, #22
 800556c:	dc5f      	bgt.n	800562e <_strtod_l+0x486>
 800556e:	4972      	ldr	r1, [pc, #456]	@ (8005738 <_strtod_l+0x590>)
 8005570:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005578:	4652      	mov	r2, sl
 800557a:	465b      	mov	r3, fp
 800557c:	f7fb f83c 	bl	80005f8 <__aeabi_dmul>
 8005580:	4682      	mov	sl, r0
 8005582:	468b      	mov	fp, r1
 8005584:	e649      	b.n	800521a <_strtod_l+0x72>
 8005586:	4b6c      	ldr	r3, [pc, #432]	@ (8005738 <_strtod_l+0x590>)
 8005588:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800558c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005590:	f7fb f832 	bl	80005f8 <__aeabi_dmul>
 8005594:	4682      	mov	sl, r0
 8005596:	4638      	mov	r0, r7
 8005598:	468b      	mov	fp, r1
 800559a:	f7fa ffb3 	bl	8000504 <__aeabi_ui2d>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	4650      	mov	r0, sl
 80055a4:	4659      	mov	r1, fp
 80055a6:	f7fa fe71 	bl	800028c <__adddf3>
 80055aa:	2d0f      	cmp	r5, #15
 80055ac:	4682      	mov	sl, r0
 80055ae:	468b      	mov	fp, r1
 80055b0:	ddd5      	ble.n	800555e <_strtod_l+0x3b6>
 80055b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055b4:	1b2c      	subs	r4, r5, r4
 80055b6:	441c      	add	r4, r3
 80055b8:	2c00      	cmp	r4, #0
 80055ba:	f340 8093 	ble.w	80056e4 <_strtod_l+0x53c>
 80055be:	f014 030f 	ands.w	r3, r4, #15
 80055c2:	d00a      	beq.n	80055da <_strtod_l+0x432>
 80055c4:	495c      	ldr	r1, [pc, #368]	@ (8005738 <_strtod_l+0x590>)
 80055c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80055ca:	4652      	mov	r2, sl
 80055cc:	465b      	mov	r3, fp
 80055ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055d2:	f7fb f811 	bl	80005f8 <__aeabi_dmul>
 80055d6:	4682      	mov	sl, r0
 80055d8:	468b      	mov	fp, r1
 80055da:	f034 040f 	bics.w	r4, r4, #15
 80055de:	d073      	beq.n	80056c8 <_strtod_l+0x520>
 80055e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80055e4:	dd49      	ble.n	800567a <_strtod_l+0x4d2>
 80055e6:	2400      	movs	r4, #0
 80055e8:	46a0      	mov	r8, r4
 80055ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80055ec:	46a1      	mov	r9, r4
 80055ee:	9a05      	ldr	r2, [sp, #20]
 80055f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005740 <_strtod_l+0x598>
 80055f4:	2322      	movs	r3, #34	@ 0x22
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	f04f 0a00 	mov.w	sl, #0
 80055fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f43f ae0b 	beq.w	800521a <_strtod_l+0x72>
 8005604:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005606:	9805      	ldr	r0, [sp, #20]
 8005608:	f001 fb0c 	bl	8006c24 <_Bfree>
 800560c:	9805      	ldr	r0, [sp, #20]
 800560e:	4649      	mov	r1, r9
 8005610:	f001 fb08 	bl	8006c24 <_Bfree>
 8005614:	9805      	ldr	r0, [sp, #20]
 8005616:	4641      	mov	r1, r8
 8005618:	f001 fb04 	bl	8006c24 <_Bfree>
 800561c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800561e:	9805      	ldr	r0, [sp, #20]
 8005620:	f001 fb00 	bl	8006c24 <_Bfree>
 8005624:	9805      	ldr	r0, [sp, #20]
 8005626:	4621      	mov	r1, r4
 8005628:	f001 fafc 	bl	8006c24 <_Bfree>
 800562c:	e5f5      	b.n	800521a <_strtod_l+0x72>
 800562e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005630:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005634:	4293      	cmp	r3, r2
 8005636:	dbbc      	blt.n	80055b2 <_strtod_l+0x40a>
 8005638:	4c3f      	ldr	r4, [pc, #252]	@ (8005738 <_strtod_l+0x590>)
 800563a:	f1c5 050f 	rsb	r5, r5, #15
 800563e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005642:	4652      	mov	r2, sl
 8005644:	465b      	mov	r3, fp
 8005646:	e9d1 0100 	ldrd	r0, r1, [r1]
 800564a:	f7fa ffd5 	bl	80005f8 <__aeabi_dmul>
 800564e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005650:	1b5d      	subs	r5, r3, r5
 8005652:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005656:	e9d4 2300 	ldrd	r2, r3, [r4]
 800565a:	e78f      	b.n	800557c <_strtod_l+0x3d4>
 800565c:	3316      	adds	r3, #22
 800565e:	dba8      	blt.n	80055b2 <_strtod_l+0x40a>
 8005660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005662:	eba3 0808 	sub.w	r8, r3, r8
 8005666:	4b34      	ldr	r3, [pc, #208]	@ (8005738 <_strtod_l+0x590>)
 8005668:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800566c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005670:	4650      	mov	r0, sl
 8005672:	4659      	mov	r1, fp
 8005674:	f7fb f8ea 	bl	800084c <__aeabi_ddiv>
 8005678:	e782      	b.n	8005580 <_strtod_l+0x3d8>
 800567a:	2300      	movs	r3, #0
 800567c:	4f2f      	ldr	r7, [pc, #188]	@ (800573c <_strtod_l+0x594>)
 800567e:	1124      	asrs	r4, r4, #4
 8005680:	4650      	mov	r0, sl
 8005682:	4659      	mov	r1, fp
 8005684:	461e      	mov	r6, r3
 8005686:	2c01      	cmp	r4, #1
 8005688:	dc21      	bgt.n	80056ce <_strtod_l+0x526>
 800568a:	b10b      	cbz	r3, 8005690 <_strtod_l+0x4e8>
 800568c:	4682      	mov	sl, r0
 800568e:	468b      	mov	fp, r1
 8005690:	492a      	ldr	r1, [pc, #168]	@ (800573c <_strtod_l+0x594>)
 8005692:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005696:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800569a:	4652      	mov	r2, sl
 800569c:	465b      	mov	r3, fp
 800569e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056a2:	f7fa ffa9 	bl	80005f8 <__aeabi_dmul>
 80056a6:	4b26      	ldr	r3, [pc, #152]	@ (8005740 <_strtod_l+0x598>)
 80056a8:	460a      	mov	r2, r1
 80056aa:	400b      	ands	r3, r1
 80056ac:	4925      	ldr	r1, [pc, #148]	@ (8005744 <_strtod_l+0x59c>)
 80056ae:	428b      	cmp	r3, r1
 80056b0:	4682      	mov	sl, r0
 80056b2:	d898      	bhi.n	80055e6 <_strtod_l+0x43e>
 80056b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80056b8:	428b      	cmp	r3, r1
 80056ba:	bf86      	itte	hi
 80056bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005748 <_strtod_l+0x5a0>
 80056c0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80056c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80056c8:	2300      	movs	r3, #0
 80056ca:	9308      	str	r3, [sp, #32]
 80056cc:	e076      	b.n	80057bc <_strtod_l+0x614>
 80056ce:	07e2      	lsls	r2, r4, #31
 80056d0:	d504      	bpl.n	80056dc <_strtod_l+0x534>
 80056d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056d6:	f7fa ff8f 	bl	80005f8 <__aeabi_dmul>
 80056da:	2301      	movs	r3, #1
 80056dc:	3601      	adds	r6, #1
 80056de:	1064      	asrs	r4, r4, #1
 80056e0:	3708      	adds	r7, #8
 80056e2:	e7d0      	b.n	8005686 <_strtod_l+0x4de>
 80056e4:	d0f0      	beq.n	80056c8 <_strtod_l+0x520>
 80056e6:	4264      	negs	r4, r4
 80056e8:	f014 020f 	ands.w	r2, r4, #15
 80056ec:	d00a      	beq.n	8005704 <_strtod_l+0x55c>
 80056ee:	4b12      	ldr	r3, [pc, #72]	@ (8005738 <_strtod_l+0x590>)
 80056f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056f4:	4650      	mov	r0, sl
 80056f6:	4659      	mov	r1, fp
 80056f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056fc:	f7fb f8a6 	bl	800084c <__aeabi_ddiv>
 8005700:	4682      	mov	sl, r0
 8005702:	468b      	mov	fp, r1
 8005704:	1124      	asrs	r4, r4, #4
 8005706:	d0df      	beq.n	80056c8 <_strtod_l+0x520>
 8005708:	2c1f      	cmp	r4, #31
 800570a:	dd1f      	ble.n	800574c <_strtod_l+0x5a4>
 800570c:	2400      	movs	r4, #0
 800570e:	46a0      	mov	r8, r4
 8005710:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005712:	46a1      	mov	r9, r4
 8005714:	9a05      	ldr	r2, [sp, #20]
 8005716:	2322      	movs	r3, #34	@ 0x22
 8005718:	f04f 0a00 	mov.w	sl, #0
 800571c:	f04f 0b00 	mov.w	fp, #0
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	e76b      	b.n	80055fc <_strtod_l+0x454>
 8005724:	08008333 	.word	0x08008333
 8005728:	080084e8 	.word	0x080084e8
 800572c:	0800832a 	.word	0x0800832a
 8005730:	0800832d 	.word	0x0800832d
 8005734:	080083ea 	.word	0x080083ea
 8005738:	08008570 	.word	0x08008570
 800573c:	08008548 	.word	0x08008548
 8005740:	7ff00000 	.word	0x7ff00000
 8005744:	7ca00000 	.word	0x7ca00000
 8005748:	7fefffff 	.word	0x7fefffff
 800574c:	f014 0310 	ands.w	r3, r4, #16
 8005750:	bf18      	it	ne
 8005752:	236a      	movne	r3, #106	@ 0x6a
 8005754:	4ea9      	ldr	r6, [pc, #676]	@ (80059fc <_strtod_l+0x854>)
 8005756:	9308      	str	r3, [sp, #32]
 8005758:	4650      	mov	r0, sl
 800575a:	4659      	mov	r1, fp
 800575c:	2300      	movs	r3, #0
 800575e:	07e7      	lsls	r7, r4, #31
 8005760:	d504      	bpl.n	800576c <_strtod_l+0x5c4>
 8005762:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005766:	f7fa ff47 	bl	80005f8 <__aeabi_dmul>
 800576a:	2301      	movs	r3, #1
 800576c:	1064      	asrs	r4, r4, #1
 800576e:	f106 0608 	add.w	r6, r6, #8
 8005772:	d1f4      	bne.n	800575e <_strtod_l+0x5b6>
 8005774:	b10b      	cbz	r3, 800577a <_strtod_l+0x5d2>
 8005776:	4682      	mov	sl, r0
 8005778:	468b      	mov	fp, r1
 800577a:	9b08      	ldr	r3, [sp, #32]
 800577c:	b1b3      	cbz	r3, 80057ac <_strtod_l+0x604>
 800577e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005782:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005786:	2b00      	cmp	r3, #0
 8005788:	4659      	mov	r1, fp
 800578a:	dd0f      	ble.n	80057ac <_strtod_l+0x604>
 800578c:	2b1f      	cmp	r3, #31
 800578e:	dd56      	ble.n	800583e <_strtod_l+0x696>
 8005790:	2b34      	cmp	r3, #52	@ 0x34
 8005792:	bfde      	ittt	le
 8005794:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8005798:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800579c:	4093      	lslle	r3, r2
 800579e:	f04f 0a00 	mov.w	sl, #0
 80057a2:	bfcc      	ite	gt
 80057a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80057a8:	ea03 0b01 	andle.w	fp, r3, r1
 80057ac:	2200      	movs	r2, #0
 80057ae:	2300      	movs	r3, #0
 80057b0:	4650      	mov	r0, sl
 80057b2:	4659      	mov	r1, fp
 80057b4:	f7fb f988 	bl	8000ac8 <__aeabi_dcmpeq>
 80057b8:	2800      	cmp	r0, #0
 80057ba:	d1a7      	bne.n	800570c <_strtod_l+0x564>
 80057bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80057c2:	9805      	ldr	r0, [sp, #20]
 80057c4:	462b      	mov	r3, r5
 80057c6:	464a      	mov	r2, r9
 80057c8:	f001 fa94 	bl	8006cf4 <__s2b>
 80057cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80057ce:	2800      	cmp	r0, #0
 80057d0:	f43f af09 	beq.w	80055e6 <_strtod_l+0x43e>
 80057d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057d8:	2a00      	cmp	r2, #0
 80057da:	eba3 0308 	sub.w	r3, r3, r8
 80057de:	bfa8      	it	ge
 80057e0:	2300      	movge	r3, #0
 80057e2:	9312      	str	r3, [sp, #72]	@ 0x48
 80057e4:	2400      	movs	r4, #0
 80057e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80057ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80057ec:	46a0      	mov	r8, r4
 80057ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057f0:	9805      	ldr	r0, [sp, #20]
 80057f2:	6859      	ldr	r1, [r3, #4]
 80057f4:	f001 f9d6 	bl	8006ba4 <_Balloc>
 80057f8:	4681      	mov	r9, r0
 80057fa:	2800      	cmp	r0, #0
 80057fc:	f43f aef7 	beq.w	80055ee <_strtod_l+0x446>
 8005800:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	3202      	adds	r2, #2
 8005806:	f103 010c 	add.w	r1, r3, #12
 800580a:	0092      	lsls	r2, r2, #2
 800580c:	300c      	adds	r0, #12
 800580e:	f000 fd48 	bl	80062a2 <memcpy>
 8005812:	ec4b ab10 	vmov	d0, sl, fp
 8005816:	9805      	ldr	r0, [sp, #20]
 8005818:	aa1c      	add	r2, sp, #112	@ 0x70
 800581a:	a91b      	add	r1, sp, #108	@ 0x6c
 800581c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005820:	f001 fd9c 	bl	800735c <__d2b>
 8005824:	901a      	str	r0, [sp, #104]	@ 0x68
 8005826:	2800      	cmp	r0, #0
 8005828:	f43f aee1 	beq.w	80055ee <_strtod_l+0x446>
 800582c:	9805      	ldr	r0, [sp, #20]
 800582e:	2101      	movs	r1, #1
 8005830:	f001 faf6 	bl	8006e20 <__i2b>
 8005834:	4680      	mov	r8, r0
 8005836:	b948      	cbnz	r0, 800584c <_strtod_l+0x6a4>
 8005838:	f04f 0800 	mov.w	r8, #0
 800583c:	e6d7      	b.n	80055ee <_strtod_l+0x446>
 800583e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005842:	fa02 f303 	lsl.w	r3, r2, r3
 8005846:	ea03 0a0a 	and.w	sl, r3, sl
 800584a:	e7af      	b.n	80057ac <_strtod_l+0x604>
 800584c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800584e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005850:	2d00      	cmp	r5, #0
 8005852:	bfab      	itete	ge
 8005854:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005856:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005858:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800585a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800585c:	bfac      	ite	ge
 800585e:	18ef      	addge	r7, r5, r3
 8005860:	1b5e      	sublt	r6, r3, r5
 8005862:	9b08      	ldr	r3, [sp, #32]
 8005864:	1aed      	subs	r5, r5, r3
 8005866:	4415      	add	r5, r2
 8005868:	4b65      	ldr	r3, [pc, #404]	@ (8005a00 <_strtod_l+0x858>)
 800586a:	3d01      	subs	r5, #1
 800586c:	429d      	cmp	r5, r3
 800586e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005872:	da50      	bge.n	8005916 <_strtod_l+0x76e>
 8005874:	1b5b      	subs	r3, r3, r5
 8005876:	2b1f      	cmp	r3, #31
 8005878:	eba2 0203 	sub.w	r2, r2, r3
 800587c:	f04f 0101 	mov.w	r1, #1
 8005880:	dc3d      	bgt.n	80058fe <_strtod_l+0x756>
 8005882:	fa01 f303 	lsl.w	r3, r1, r3
 8005886:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005888:	2300      	movs	r3, #0
 800588a:	9310      	str	r3, [sp, #64]	@ 0x40
 800588c:	18bd      	adds	r5, r7, r2
 800588e:	9b08      	ldr	r3, [sp, #32]
 8005890:	42af      	cmp	r7, r5
 8005892:	4416      	add	r6, r2
 8005894:	441e      	add	r6, r3
 8005896:	463b      	mov	r3, r7
 8005898:	bfa8      	it	ge
 800589a:	462b      	movge	r3, r5
 800589c:	42b3      	cmp	r3, r6
 800589e:	bfa8      	it	ge
 80058a0:	4633      	movge	r3, r6
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	bfc2      	ittt	gt
 80058a6:	1aed      	subgt	r5, r5, r3
 80058a8:	1af6      	subgt	r6, r6, r3
 80058aa:	1aff      	subgt	r7, r7, r3
 80058ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	dd16      	ble.n	80058e0 <_strtod_l+0x738>
 80058b2:	4641      	mov	r1, r8
 80058b4:	9805      	ldr	r0, [sp, #20]
 80058b6:	461a      	mov	r2, r3
 80058b8:	f001 fb6a 	bl	8006f90 <__pow5mult>
 80058bc:	4680      	mov	r8, r0
 80058be:	2800      	cmp	r0, #0
 80058c0:	d0ba      	beq.n	8005838 <_strtod_l+0x690>
 80058c2:	4601      	mov	r1, r0
 80058c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80058c6:	9805      	ldr	r0, [sp, #20]
 80058c8:	f001 fac0 	bl	8006e4c <__multiply>
 80058cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80058ce:	2800      	cmp	r0, #0
 80058d0:	f43f ae8d 	beq.w	80055ee <_strtod_l+0x446>
 80058d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80058d6:	9805      	ldr	r0, [sp, #20]
 80058d8:	f001 f9a4 	bl	8006c24 <_Bfree>
 80058dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058de:	931a      	str	r3, [sp, #104]	@ 0x68
 80058e0:	2d00      	cmp	r5, #0
 80058e2:	dc1d      	bgt.n	8005920 <_strtod_l+0x778>
 80058e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	dd23      	ble.n	8005932 <_strtod_l+0x78a>
 80058ea:	4649      	mov	r1, r9
 80058ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80058ee:	9805      	ldr	r0, [sp, #20]
 80058f0:	f001 fb4e 	bl	8006f90 <__pow5mult>
 80058f4:	4681      	mov	r9, r0
 80058f6:	b9e0      	cbnz	r0, 8005932 <_strtod_l+0x78a>
 80058f8:	f04f 0900 	mov.w	r9, #0
 80058fc:	e677      	b.n	80055ee <_strtod_l+0x446>
 80058fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005902:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005906:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800590a:	35e2      	adds	r5, #226	@ 0xe2
 800590c:	fa01 f305 	lsl.w	r3, r1, r5
 8005910:	9310      	str	r3, [sp, #64]	@ 0x40
 8005912:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005914:	e7ba      	b.n	800588c <_strtod_l+0x6e4>
 8005916:	2300      	movs	r3, #0
 8005918:	9310      	str	r3, [sp, #64]	@ 0x40
 800591a:	2301      	movs	r3, #1
 800591c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800591e:	e7b5      	b.n	800588c <_strtod_l+0x6e4>
 8005920:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005922:	9805      	ldr	r0, [sp, #20]
 8005924:	462a      	mov	r2, r5
 8005926:	f001 fb8d 	bl	8007044 <__lshift>
 800592a:	901a      	str	r0, [sp, #104]	@ 0x68
 800592c:	2800      	cmp	r0, #0
 800592e:	d1d9      	bne.n	80058e4 <_strtod_l+0x73c>
 8005930:	e65d      	b.n	80055ee <_strtod_l+0x446>
 8005932:	2e00      	cmp	r6, #0
 8005934:	dd07      	ble.n	8005946 <_strtod_l+0x79e>
 8005936:	4649      	mov	r1, r9
 8005938:	9805      	ldr	r0, [sp, #20]
 800593a:	4632      	mov	r2, r6
 800593c:	f001 fb82 	bl	8007044 <__lshift>
 8005940:	4681      	mov	r9, r0
 8005942:	2800      	cmp	r0, #0
 8005944:	d0d8      	beq.n	80058f8 <_strtod_l+0x750>
 8005946:	2f00      	cmp	r7, #0
 8005948:	dd08      	ble.n	800595c <_strtod_l+0x7b4>
 800594a:	4641      	mov	r1, r8
 800594c:	9805      	ldr	r0, [sp, #20]
 800594e:	463a      	mov	r2, r7
 8005950:	f001 fb78 	bl	8007044 <__lshift>
 8005954:	4680      	mov	r8, r0
 8005956:	2800      	cmp	r0, #0
 8005958:	f43f ae49 	beq.w	80055ee <_strtod_l+0x446>
 800595c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800595e:	9805      	ldr	r0, [sp, #20]
 8005960:	464a      	mov	r2, r9
 8005962:	f001 fbf7 	bl	8007154 <__mdiff>
 8005966:	4604      	mov	r4, r0
 8005968:	2800      	cmp	r0, #0
 800596a:	f43f ae40 	beq.w	80055ee <_strtod_l+0x446>
 800596e:	68c3      	ldr	r3, [r0, #12]
 8005970:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005972:	2300      	movs	r3, #0
 8005974:	60c3      	str	r3, [r0, #12]
 8005976:	4641      	mov	r1, r8
 8005978:	f001 fbd0 	bl	800711c <__mcmp>
 800597c:	2800      	cmp	r0, #0
 800597e:	da45      	bge.n	8005a0c <_strtod_l+0x864>
 8005980:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005982:	ea53 030a 	orrs.w	r3, r3, sl
 8005986:	d16b      	bne.n	8005a60 <_strtod_l+0x8b8>
 8005988:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800598c:	2b00      	cmp	r3, #0
 800598e:	d167      	bne.n	8005a60 <_strtod_l+0x8b8>
 8005990:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005994:	0d1b      	lsrs	r3, r3, #20
 8005996:	051b      	lsls	r3, r3, #20
 8005998:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800599c:	d960      	bls.n	8005a60 <_strtod_l+0x8b8>
 800599e:	6963      	ldr	r3, [r4, #20]
 80059a0:	b913      	cbnz	r3, 80059a8 <_strtod_l+0x800>
 80059a2:	6923      	ldr	r3, [r4, #16]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	dd5b      	ble.n	8005a60 <_strtod_l+0x8b8>
 80059a8:	4621      	mov	r1, r4
 80059aa:	2201      	movs	r2, #1
 80059ac:	9805      	ldr	r0, [sp, #20]
 80059ae:	f001 fb49 	bl	8007044 <__lshift>
 80059b2:	4641      	mov	r1, r8
 80059b4:	4604      	mov	r4, r0
 80059b6:	f001 fbb1 	bl	800711c <__mcmp>
 80059ba:	2800      	cmp	r0, #0
 80059bc:	dd50      	ble.n	8005a60 <_strtod_l+0x8b8>
 80059be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80059c2:	9a08      	ldr	r2, [sp, #32]
 80059c4:	0d1b      	lsrs	r3, r3, #20
 80059c6:	051b      	lsls	r3, r3, #20
 80059c8:	2a00      	cmp	r2, #0
 80059ca:	d06a      	beq.n	8005aa2 <_strtod_l+0x8fa>
 80059cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80059d0:	d867      	bhi.n	8005aa2 <_strtod_l+0x8fa>
 80059d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80059d6:	f67f ae9d 	bls.w	8005714 <_strtod_l+0x56c>
 80059da:	4b0a      	ldr	r3, [pc, #40]	@ (8005a04 <_strtod_l+0x85c>)
 80059dc:	4650      	mov	r0, sl
 80059de:	4659      	mov	r1, fp
 80059e0:	2200      	movs	r2, #0
 80059e2:	f7fa fe09 	bl	80005f8 <__aeabi_dmul>
 80059e6:	4b08      	ldr	r3, [pc, #32]	@ (8005a08 <_strtod_l+0x860>)
 80059e8:	400b      	ands	r3, r1
 80059ea:	4682      	mov	sl, r0
 80059ec:	468b      	mov	fp, r1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f47f ae08 	bne.w	8005604 <_strtod_l+0x45c>
 80059f4:	9a05      	ldr	r2, [sp, #20]
 80059f6:	2322      	movs	r3, #34	@ 0x22
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	e603      	b.n	8005604 <_strtod_l+0x45c>
 80059fc:	08008510 	.word	0x08008510
 8005a00:	fffffc02 	.word	0xfffffc02
 8005a04:	39500000 	.word	0x39500000
 8005a08:	7ff00000 	.word	0x7ff00000
 8005a0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005a10:	d165      	bne.n	8005ade <_strtod_l+0x936>
 8005a12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005a14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005a18:	b35a      	cbz	r2, 8005a72 <_strtod_l+0x8ca>
 8005a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8005c98 <_strtod_l+0xaf0>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d12b      	bne.n	8005a78 <_strtod_l+0x8d0>
 8005a20:	9b08      	ldr	r3, [sp, #32]
 8005a22:	4651      	mov	r1, sl
 8005a24:	b303      	cbz	r3, 8005a68 <_strtod_l+0x8c0>
 8005a26:	4b9d      	ldr	r3, [pc, #628]	@ (8005c9c <_strtod_l+0xaf4>)
 8005a28:	465a      	mov	r2, fp
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005a30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a34:	d81b      	bhi.n	8005a6e <_strtod_l+0x8c6>
 8005a36:	0d1b      	lsrs	r3, r3, #20
 8005a38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a40:	4299      	cmp	r1, r3
 8005a42:	d119      	bne.n	8005a78 <_strtod_l+0x8d0>
 8005a44:	4b96      	ldr	r3, [pc, #600]	@ (8005ca0 <_strtod_l+0xaf8>)
 8005a46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d102      	bne.n	8005a52 <_strtod_l+0x8aa>
 8005a4c:	3101      	adds	r1, #1
 8005a4e:	f43f adce 	beq.w	80055ee <_strtod_l+0x446>
 8005a52:	4b92      	ldr	r3, [pc, #584]	@ (8005c9c <_strtod_l+0xaf4>)
 8005a54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a56:	401a      	ands	r2, r3
 8005a58:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005a5c:	f04f 0a00 	mov.w	sl, #0
 8005a60:	9b08      	ldr	r3, [sp, #32]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1b9      	bne.n	80059da <_strtod_l+0x832>
 8005a66:	e5cd      	b.n	8005604 <_strtod_l+0x45c>
 8005a68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a6c:	e7e8      	b.n	8005a40 <_strtod_l+0x898>
 8005a6e:	4613      	mov	r3, r2
 8005a70:	e7e6      	b.n	8005a40 <_strtod_l+0x898>
 8005a72:	ea53 030a 	orrs.w	r3, r3, sl
 8005a76:	d0a2      	beq.n	80059be <_strtod_l+0x816>
 8005a78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a7a:	b1db      	cbz	r3, 8005ab4 <_strtod_l+0x90c>
 8005a7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a7e:	4213      	tst	r3, r2
 8005a80:	d0ee      	beq.n	8005a60 <_strtod_l+0x8b8>
 8005a82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a84:	9a08      	ldr	r2, [sp, #32]
 8005a86:	4650      	mov	r0, sl
 8005a88:	4659      	mov	r1, fp
 8005a8a:	b1bb      	cbz	r3, 8005abc <_strtod_l+0x914>
 8005a8c:	f7ff fb6d 	bl	800516a <sulp>
 8005a90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a94:	ec53 2b10 	vmov	r2, r3, d0
 8005a98:	f7fa fbf8 	bl	800028c <__adddf3>
 8005a9c:	4682      	mov	sl, r0
 8005a9e:	468b      	mov	fp, r1
 8005aa0:	e7de      	b.n	8005a60 <_strtod_l+0x8b8>
 8005aa2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005aa6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005aaa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005aae:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005ab2:	e7d5      	b.n	8005a60 <_strtod_l+0x8b8>
 8005ab4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ab6:	ea13 0f0a 	tst.w	r3, sl
 8005aba:	e7e1      	b.n	8005a80 <_strtod_l+0x8d8>
 8005abc:	f7ff fb55 	bl	800516a <sulp>
 8005ac0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ac4:	ec53 2b10 	vmov	r2, r3, d0
 8005ac8:	f7fa fbde 	bl	8000288 <__aeabi_dsub>
 8005acc:	2200      	movs	r2, #0
 8005ace:	2300      	movs	r3, #0
 8005ad0:	4682      	mov	sl, r0
 8005ad2:	468b      	mov	fp, r1
 8005ad4:	f7fa fff8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	d0c1      	beq.n	8005a60 <_strtod_l+0x8b8>
 8005adc:	e61a      	b.n	8005714 <_strtod_l+0x56c>
 8005ade:	4641      	mov	r1, r8
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	f001 fc93 	bl	800740c <__ratio>
 8005ae6:	ec57 6b10 	vmov	r6, r7, d0
 8005aea:	2200      	movs	r2, #0
 8005aec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005af0:	4630      	mov	r0, r6
 8005af2:	4639      	mov	r1, r7
 8005af4:	f7fa fffc 	bl	8000af0 <__aeabi_dcmple>
 8005af8:	2800      	cmp	r0, #0
 8005afa:	d06f      	beq.n	8005bdc <_strtod_l+0xa34>
 8005afc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d17a      	bne.n	8005bf8 <_strtod_l+0xa50>
 8005b02:	f1ba 0f00 	cmp.w	sl, #0
 8005b06:	d158      	bne.n	8005bba <_strtod_l+0xa12>
 8005b08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d15a      	bne.n	8005bc8 <_strtod_l+0xa20>
 8005b12:	4b64      	ldr	r3, [pc, #400]	@ (8005ca4 <_strtod_l+0xafc>)
 8005b14:	2200      	movs	r2, #0
 8005b16:	4630      	mov	r0, r6
 8005b18:	4639      	mov	r1, r7
 8005b1a:	f7fa ffdf 	bl	8000adc <__aeabi_dcmplt>
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d159      	bne.n	8005bd6 <_strtod_l+0xa2e>
 8005b22:	4630      	mov	r0, r6
 8005b24:	4639      	mov	r1, r7
 8005b26:	4b60      	ldr	r3, [pc, #384]	@ (8005ca8 <_strtod_l+0xb00>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f7fa fd65 	bl	80005f8 <__aeabi_dmul>
 8005b2e:	4606      	mov	r6, r0
 8005b30:	460f      	mov	r7, r1
 8005b32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005b36:	9606      	str	r6, [sp, #24]
 8005b38:	9307      	str	r3, [sp, #28]
 8005b3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b3e:	4d57      	ldr	r5, [pc, #348]	@ (8005c9c <_strtod_l+0xaf4>)
 8005b40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b46:	401d      	ands	r5, r3
 8005b48:	4b58      	ldr	r3, [pc, #352]	@ (8005cac <_strtod_l+0xb04>)
 8005b4a:	429d      	cmp	r5, r3
 8005b4c:	f040 80b2 	bne.w	8005cb4 <_strtod_l+0xb0c>
 8005b50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005b56:	ec4b ab10 	vmov	d0, sl, fp
 8005b5a:	f001 fb8f 	bl	800727c <__ulp>
 8005b5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b62:	ec51 0b10 	vmov	r0, r1, d0
 8005b66:	f7fa fd47 	bl	80005f8 <__aeabi_dmul>
 8005b6a:	4652      	mov	r2, sl
 8005b6c:	465b      	mov	r3, fp
 8005b6e:	f7fa fb8d 	bl	800028c <__adddf3>
 8005b72:	460b      	mov	r3, r1
 8005b74:	4949      	ldr	r1, [pc, #292]	@ (8005c9c <_strtod_l+0xaf4>)
 8005b76:	4a4e      	ldr	r2, [pc, #312]	@ (8005cb0 <_strtod_l+0xb08>)
 8005b78:	4019      	ands	r1, r3
 8005b7a:	4291      	cmp	r1, r2
 8005b7c:	4682      	mov	sl, r0
 8005b7e:	d942      	bls.n	8005c06 <_strtod_l+0xa5e>
 8005b80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b82:	4b47      	ldr	r3, [pc, #284]	@ (8005ca0 <_strtod_l+0xaf8>)
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d103      	bne.n	8005b90 <_strtod_l+0x9e8>
 8005b88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	f43f ad2f 	beq.w	80055ee <_strtod_l+0x446>
 8005b90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8005ca0 <_strtod_l+0xaf8>
 8005b94:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005b98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005b9a:	9805      	ldr	r0, [sp, #20]
 8005b9c:	f001 f842 	bl	8006c24 <_Bfree>
 8005ba0:	9805      	ldr	r0, [sp, #20]
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	f001 f83e 	bl	8006c24 <_Bfree>
 8005ba8:	9805      	ldr	r0, [sp, #20]
 8005baa:	4641      	mov	r1, r8
 8005bac:	f001 f83a 	bl	8006c24 <_Bfree>
 8005bb0:	9805      	ldr	r0, [sp, #20]
 8005bb2:	4621      	mov	r1, r4
 8005bb4:	f001 f836 	bl	8006c24 <_Bfree>
 8005bb8:	e619      	b.n	80057ee <_strtod_l+0x646>
 8005bba:	f1ba 0f01 	cmp.w	sl, #1
 8005bbe:	d103      	bne.n	8005bc8 <_strtod_l+0xa20>
 8005bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f43f ada6 	beq.w	8005714 <_strtod_l+0x56c>
 8005bc8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8005c78 <_strtod_l+0xad0>
 8005bcc:	4f35      	ldr	r7, [pc, #212]	@ (8005ca4 <_strtod_l+0xafc>)
 8005bce:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005bd2:	2600      	movs	r6, #0
 8005bd4:	e7b1      	b.n	8005b3a <_strtod_l+0x992>
 8005bd6:	4f34      	ldr	r7, [pc, #208]	@ (8005ca8 <_strtod_l+0xb00>)
 8005bd8:	2600      	movs	r6, #0
 8005bda:	e7aa      	b.n	8005b32 <_strtod_l+0x98a>
 8005bdc:	4b32      	ldr	r3, [pc, #200]	@ (8005ca8 <_strtod_l+0xb00>)
 8005bde:	4630      	mov	r0, r6
 8005be0:	4639      	mov	r1, r7
 8005be2:	2200      	movs	r2, #0
 8005be4:	f7fa fd08 	bl	80005f8 <__aeabi_dmul>
 8005be8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bea:	4606      	mov	r6, r0
 8005bec:	460f      	mov	r7, r1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d09f      	beq.n	8005b32 <_strtod_l+0x98a>
 8005bf2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005bf6:	e7a0      	b.n	8005b3a <_strtod_l+0x992>
 8005bf8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005c80 <_strtod_l+0xad8>
 8005bfc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005c00:	ec57 6b17 	vmov	r6, r7, d7
 8005c04:	e799      	b.n	8005b3a <_strtod_l+0x992>
 8005c06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005c0a:	9b08      	ldr	r3, [sp, #32]
 8005c0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d1c1      	bne.n	8005b98 <_strtod_l+0x9f0>
 8005c14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005c18:	0d1b      	lsrs	r3, r3, #20
 8005c1a:	051b      	lsls	r3, r3, #20
 8005c1c:	429d      	cmp	r5, r3
 8005c1e:	d1bb      	bne.n	8005b98 <_strtod_l+0x9f0>
 8005c20:	4630      	mov	r0, r6
 8005c22:	4639      	mov	r1, r7
 8005c24:	f7fa ffe2 	bl	8000bec <__aeabi_d2lz>
 8005c28:	f7fa fcb8 	bl	800059c <__aeabi_l2d>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	460b      	mov	r3, r1
 8005c30:	4630      	mov	r0, r6
 8005c32:	4639      	mov	r1, r7
 8005c34:	f7fa fb28 	bl	8000288 <__aeabi_dsub>
 8005c38:	460b      	mov	r3, r1
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005c40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c46:	ea46 060a 	orr.w	r6, r6, sl
 8005c4a:	431e      	orrs	r6, r3
 8005c4c:	d06f      	beq.n	8005d2e <_strtod_l+0xb86>
 8005c4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8005c88 <_strtod_l+0xae0>)
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f7fa ff42 	bl	8000adc <__aeabi_dcmplt>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	f47f acd3 	bne.w	8005604 <_strtod_l+0x45c>
 8005c5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8005c90 <_strtod_l+0xae8>)
 8005c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c68:	f7fa ff56 	bl	8000b18 <__aeabi_dcmpgt>
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	d093      	beq.n	8005b98 <_strtod_l+0x9f0>
 8005c70:	e4c8      	b.n	8005604 <_strtod_l+0x45c>
 8005c72:	bf00      	nop
 8005c74:	f3af 8000 	nop.w
 8005c78:	00000000 	.word	0x00000000
 8005c7c:	bff00000 	.word	0xbff00000
 8005c80:	00000000 	.word	0x00000000
 8005c84:	3ff00000 	.word	0x3ff00000
 8005c88:	94a03595 	.word	0x94a03595
 8005c8c:	3fdfffff 	.word	0x3fdfffff
 8005c90:	35afe535 	.word	0x35afe535
 8005c94:	3fe00000 	.word	0x3fe00000
 8005c98:	000fffff 	.word	0x000fffff
 8005c9c:	7ff00000 	.word	0x7ff00000
 8005ca0:	7fefffff 	.word	0x7fefffff
 8005ca4:	3ff00000 	.word	0x3ff00000
 8005ca8:	3fe00000 	.word	0x3fe00000
 8005cac:	7fe00000 	.word	0x7fe00000
 8005cb0:	7c9fffff 	.word	0x7c9fffff
 8005cb4:	9b08      	ldr	r3, [sp, #32]
 8005cb6:	b323      	cbz	r3, 8005d02 <_strtod_l+0xb5a>
 8005cb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005cbc:	d821      	bhi.n	8005d02 <_strtod_l+0xb5a>
 8005cbe:	a328      	add	r3, pc, #160	@ (adr r3, 8005d60 <_strtod_l+0xbb8>)
 8005cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	4639      	mov	r1, r7
 8005cc8:	f7fa ff12 	bl	8000af0 <__aeabi_dcmple>
 8005ccc:	b1a0      	cbz	r0, 8005cf8 <_strtod_l+0xb50>
 8005cce:	4639      	mov	r1, r7
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	f7fa ff53 	bl	8000b7c <__aeabi_d2uiz>
 8005cd6:	2801      	cmp	r0, #1
 8005cd8:	bf38      	it	cc
 8005cda:	2001      	movcc	r0, #1
 8005cdc:	f7fa fc12 	bl	8000504 <__aeabi_ui2d>
 8005ce0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ce2:	4606      	mov	r6, r0
 8005ce4:	460f      	mov	r7, r1
 8005ce6:	b9fb      	cbnz	r3, 8005d28 <_strtod_l+0xb80>
 8005ce8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005cec:	9014      	str	r0, [sp, #80]	@ 0x50
 8005cee:	9315      	str	r3, [sp, #84]	@ 0x54
 8005cf0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005cf4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005cf8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005cfa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005cfe:	1b5b      	subs	r3, r3, r5
 8005d00:	9311      	str	r3, [sp, #68]	@ 0x44
 8005d02:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005d06:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005d0a:	f001 fab7 	bl	800727c <__ulp>
 8005d0e:	4650      	mov	r0, sl
 8005d10:	ec53 2b10 	vmov	r2, r3, d0
 8005d14:	4659      	mov	r1, fp
 8005d16:	f7fa fc6f 	bl	80005f8 <__aeabi_dmul>
 8005d1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005d1e:	f7fa fab5 	bl	800028c <__adddf3>
 8005d22:	4682      	mov	sl, r0
 8005d24:	468b      	mov	fp, r1
 8005d26:	e770      	b.n	8005c0a <_strtod_l+0xa62>
 8005d28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005d2c:	e7e0      	b.n	8005cf0 <_strtod_l+0xb48>
 8005d2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8005d68 <_strtod_l+0xbc0>)
 8005d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d34:	f7fa fed2 	bl	8000adc <__aeabi_dcmplt>
 8005d38:	e798      	b.n	8005c6c <_strtod_l+0xac4>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d3e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005d40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	f7ff ba6d 	b.w	8005222 <_strtod_l+0x7a>
 8005d48:	2a65      	cmp	r2, #101	@ 0x65
 8005d4a:	f43f ab68 	beq.w	800541e <_strtod_l+0x276>
 8005d4e:	2a45      	cmp	r2, #69	@ 0x45
 8005d50:	f43f ab65 	beq.w	800541e <_strtod_l+0x276>
 8005d54:	2301      	movs	r3, #1
 8005d56:	f7ff bba0 	b.w	800549a <_strtod_l+0x2f2>
 8005d5a:	bf00      	nop
 8005d5c:	f3af 8000 	nop.w
 8005d60:	ffc00000 	.word	0xffc00000
 8005d64:	41dfffff 	.word	0x41dfffff
 8005d68:	94a03595 	.word	0x94a03595
 8005d6c:	3fcfffff 	.word	0x3fcfffff

08005d70 <strtod>:
 8005d70:	460a      	mov	r2, r1
 8005d72:	4601      	mov	r1, r0
 8005d74:	4802      	ldr	r0, [pc, #8]	@ (8005d80 <strtod+0x10>)
 8005d76:	4b03      	ldr	r3, [pc, #12]	@ (8005d84 <strtod+0x14>)
 8005d78:	6800      	ldr	r0, [r0, #0]
 8005d7a:	f7ff ba15 	b.w	80051a8 <_strtod_l>
 8005d7e:	bf00      	nop
 8005d80:	20000188 	.word	0x20000188
 8005d84:	2000001c 	.word	0x2000001c

08005d88 <std>:
 8005d88:	2300      	movs	r3, #0
 8005d8a:	b510      	push	{r4, lr}
 8005d8c:	4604      	mov	r4, r0
 8005d8e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d96:	6083      	str	r3, [r0, #8]
 8005d98:	8181      	strh	r1, [r0, #12]
 8005d9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d9c:	81c2      	strh	r2, [r0, #14]
 8005d9e:	6183      	str	r3, [r0, #24]
 8005da0:	4619      	mov	r1, r3
 8005da2:	2208      	movs	r2, #8
 8005da4:	305c      	adds	r0, #92	@ 0x5c
 8005da6:	f000 f916 	bl	8005fd6 <memset>
 8005daa:	4b0d      	ldr	r3, [pc, #52]	@ (8005de0 <std+0x58>)
 8005dac:	6263      	str	r3, [r4, #36]	@ 0x24
 8005dae:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <std+0x5c>)
 8005db0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005db2:	4b0d      	ldr	r3, [pc, #52]	@ (8005de8 <std+0x60>)
 8005db4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005db6:	4b0d      	ldr	r3, [pc, #52]	@ (8005dec <std+0x64>)
 8005db8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005dba:	4b0d      	ldr	r3, [pc, #52]	@ (8005df0 <std+0x68>)
 8005dbc:	6224      	str	r4, [r4, #32]
 8005dbe:	429c      	cmp	r4, r3
 8005dc0:	d006      	beq.n	8005dd0 <std+0x48>
 8005dc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005dc6:	4294      	cmp	r4, r2
 8005dc8:	d002      	beq.n	8005dd0 <std+0x48>
 8005dca:	33d0      	adds	r3, #208	@ 0xd0
 8005dcc:	429c      	cmp	r4, r3
 8005dce:	d105      	bne.n	8005ddc <std+0x54>
 8005dd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dd8:	f000 ba58 	b.w	800628c <__retarget_lock_init_recursive>
 8005ddc:	bd10      	pop	{r4, pc}
 8005dde:	bf00      	nop
 8005de0:	08005f51 	.word	0x08005f51
 8005de4:	08005f73 	.word	0x08005f73
 8005de8:	08005fab 	.word	0x08005fab
 8005dec:	08005fcf 	.word	0x08005fcf
 8005df0:	20004288 	.word	0x20004288

08005df4 <stdio_exit_handler>:
 8005df4:	4a02      	ldr	r2, [pc, #8]	@ (8005e00 <stdio_exit_handler+0xc>)
 8005df6:	4903      	ldr	r1, [pc, #12]	@ (8005e04 <stdio_exit_handler+0x10>)
 8005df8:	4803      	ldr	r0, [pc, #12]	@ (8005e08 <stdio_exit_handler+0x14>)
 8005dfa:	f000 b869 	b.w	8005ed0 <_fwalk_sglue>
 8005dfe:	bf00      	nop
 8005e00:	20000010 	.word	0x20000010
 8005e04:	08007be1 	.word	0x08007be1
 8005e08:	2000018c 	.word	0x2000018c

08005e0c <cleanup_stdio>:
 8005e0c:	6841      	ldr	r1, [r0, #4]
 8005e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e40 <cleanup_stdio+0x34>)
 8005e10:	4299      	cmp	r1, r3
 8005e12:	b510      	push	{r4, lr}
 8005e14:	4604      	mov	r4, r0
 8005e16:	d001      	beq.n	8005e1c <cleanup_stdio+0x10>
 8005e18:	f001 fee2 	bl	8007be0 <_fflush_r>
 8005e1c:	68a1      	ldr	r1, [r4, #8]
 8005e1e:	4b09      	ldr	r3, [pc, #36]	@ (8005e44 <cleanup_stdio+0x38>)
 8005e20:	4299      	cmp	r1, r3
 8005e22:	d002      	beq.n	8005e2a <cleanup_stdio+0x1e>
 8005e24:	4620      	mov	r0, r4
 8005e26:	f001 fedb 	bl	8007be0 <_fflush_r>
 8005e2a:	68e1      	ldr	r1, [r4, #12]
 8005e2c:	4b06      	ldr	r3, [pc, #24]	@ (8005e48 <cleanup_stdio+0x3c>)
 8005e2e:	4299      	cmp	r1, r3
 8005e30:	d004      	beq.n	8005e3c <cleanup_stdio+0x30>
 8005e32:	4620      	mov	r0, r4
 8005e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e38:	f001 bed2 	b.w	8007be0 <_fflush_r>
 8005e3c:	bd10      	pop	{r4, pc}
 8005e3e:	bf00      	nop
 8005e40:	20004288 	.word	0x20004288
 8005e44:	200042f0 	.word	0x200042f0
 8005e48:	20004358 	.word	0x20004358

08005e4c <global_stdio_init.part.0>:
 8005e4c:	b510      	push	{r4, lr}
 8005e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e7c <global_stdio_init.part.0+0x30>)
 8005e50:	4c0b      	ldr	r4, [pc, #44]	@ (8005e80 <global_stdio_init.part.0+0x34>)
 8005e52:	4a0c      	ldr	r2, [pc, #48]	@ (8005e84 <global_stdio_init.part.0+0x38>)
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	4620      	mov	r0, r4
 8005e58:	2200      	movs	r2, #0
 8005e5a:	2104      	movs	r1, #4
 8005e5c:	f7ff ff94 	bl	8005d88 <std>
 8005e60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e64:	2201      	movs	r2, #1
 8005e66:	2109      	movs	r1, #9
 8005e68:	f7ff ff8e 	bl	8005d88 <std>
 8005e6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e70:	2202      	movs	r2, #2
 8005e72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e76:	2112      	movs	r1, #18
 8005e78:	f7ff bf86 	b.w	8005d88 <std>
 8005e7c:	200043c0 	.word	0x200043c0
 8005e80:	20004288 	.word	0x20004288
 8005e84:	08005df5 	.word	0x08005df5

08005e88 <__sfp_lock_acquire>:
 8005e88:	4801      	ldr	r0, [pc, #4]	@ (8005e90 <__sfp_lock_acquire+0x8>)
 8005e8a:	f000 ba00 	b.w	800628e <__retarget_lock_acquire_recursive>
 8005e8e:	bf00      	nop
 8005e90:	200043c9 	.word	0x200043c9

08005e94 <__sfp_lock_release>:
 8005e94:	4801      	ldr	r0, [pc, #4]	@ (8005e9c <__sfp_lock_release+0x8>)
 8005e96:	f000 b9fb 	b.w	8006290 <__retarget_lock_release_recursive>
 8005e9a:	bf00      	nop
 8005e9c:	200043c9 	.word	0x200043c9

08005ea0 <__sinit>:
 8005ea0:	b510      	push	{r4, lr}
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	f7ff fff0 	bl	8005e88 <__sfp_lock_acquire>
 8005ea8:	6a23      	ldr	r3, [r4, #32]
 8005eaa:	b11b      	cbz	r3, 8005eb4 <__sinit+0x14>
 8005eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eb0:	f7ff bff0 	b.w	8005e94 <__sfp_lock_release>
 8005eb4:	4b04      	ldr	r3, [pc, #16]	@ (8005ec8 <__sinit+0x28>)
 8005eb6:	6223      	str	r3, [r4, #32]
 8005eb8:	4b04      	ldr	r3, [pc, #16]	@ (8005ecc <__sinit+0x2c>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1f5      	bne.n	8005eac <__sinit+0xc>
 8005ec0:	f7ff ffc4 	bl	8005e4c <global_stdio_init.part.0>
 8005ec4:	e7f2      	b.n	8005eac <__sinit+0xc>
 8005ec6:	bf00      	nop
 8005ec8:	08005e0d 	.word	0x08005e0d
 8005ecc:	200043c0 	.word	0x200043c0

08005ed0 <_fwalk_sglue>:
 8005ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	4688      	mov	r8, r1
 8005ed8:	4614      	mov	r4, r2
 8005eda:	2600      	movs	r6, #0
 8005edc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ee0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ee4:	d505      	bpl.n	8005ef2 <_fwalk_sglue+0x22>
 8005ee6:	6824      	ldr	r4, [r4, #0]
 8005ee8:	2c00      	cmp	r4, #0
 8005eea:	d1f7      	bne.n	8005edc <_fwalk_sglue+0xc>
 8005eec:	4630      	mov	r0, r6
 8005eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ef2:	89ab      	ldrh	r3, [r5, #12]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d907      	bls.n	8005f08 <_fwalk_sglue+0x38>
 8005ef8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005efc:	3301      	adds	r3, #1
 8005efe:	d003      	beq.n	8005f08 <_fwalk_sglue+0x38>
 8005f00:	4629      	mov	r1, r5
 8005f02:	4638      	mov	r0, r7
 8005f04:	47c0      	blx	r8
 8005f06:	4306      	orrs	r6, r0
 8005f08:	3568      	adds	r5, #104	@ 0x68
 8005f0a:	e7e9      	b.n	8005ee0 <_fwalk_sglue+0x10>

08005f0c <siprintf>:
 8005f0c:	b40e      	push	{r1, r2, r3}
 8005f0e:	b510      	push	{r4, lr}
 8005f10:	b09d      	sub	sp, #116	@ 0x74
 8005f12:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005f14:	9002      	str	r0, [sp, #8]
 8005f16:	9006      	str	r0, [sp, #24]
 8005f18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005f1c:	480a      	ldr	r0, [pc, #40]	@ (8005f48 <siprintf+0x3c>)
 8005f1e:	9107      	str	r1, [sp, #28]
 8005f20:	9104      	str	r1, [sp, #16]
 8005f22:	490a      	ldr	r1, [pc, #40]	@ (8005f4c <siprintf+0x40>)
 8005f24:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f28:	9105      	str	r1, [sp, #20]
 8005f2a:	2400      	movs	r4, #0
 8005f2c:	a902      	add	r1, sp, #8
 8005f2e:	6800      	ldr	r0, [r0, #0]
 8005f30:	9301      	str	r3, [sp, #4]
 8005f32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005f34:	f001 fb48 	bl	80075c8 <_svfiprintf_r>
 8005f38:	9b02      	ldr	r3, [sp, #8]
 8005f3a:	701c      	strb	r4, [r3, #0]
 8005f3c:	b01d      	add	sp, #116	@ 0x74
 8005f3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f42:	b003      	add	sp, #12
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	20000188 	.word	0x20000188
 8005f4c:	ffff0208 	.word	0xffff0208

08005f50 <__sread>:
 8005f50:	b510      	push	{r4, lr}
 8005f52:	460c      	mov	r4, r1
 8005f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f58:	f000 f94a 	bl	80061f0 <_read_r>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	bfab      	itete	ge
 8005f60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f62:	89a3      	ldrhlt	r3, [r4, #12]
 8005f64:	181b      	addge	r3, r3, r0
 8005f66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f6a:	bfac      	ite	ge
 8005f6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f6e:	81a3      	strhlt	r3, [r4, #12]
 8005f70:	bd10      	pop	{r4, pc}

08005f72 <__swrite>:
 8005f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f76:	461f      	mov	r7, r3
 8005f78:	898b      	ldrh	r3, [r1, #12]
 8005f7a:	05db      	lsls	r3, r3, #23
 8005f7c:	4605      	mov	r5, r0
 8005f7e:	460c      	mov	r4, r1
 8005f80:	4616      	mov	r6, r2
 8005f82:	d505      	bpl.n	8005f90 <__swrite+0x1e>
 8005f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f88:	2302      	movs	r3, #2
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f000 f91e 	bl	80061cc <_lseek_r>
 8005f90:	89a3      	ldrh	r3, [r4, #12]
 8005f92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f9a:	81a3      	strh	r3, [r4, #12]
 8005f9c:	4632      	mov	r2, r6
 8005f9e:	463b      	mov	r3, r7
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa6:	f000 b935 	b.w	8006214 <_write_r>

08005faa <__sseek>:
 8005faa:	b510      	push	{r4, lr}
 8005fac:	460c      	mov	r4, r1
 8005fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb2:	f000 f90b 	bl	80061cc <_lseek_r>
 8005fb6:	1c43      	adds	r3, r0, #1
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	bf15      	itete	ne
 8005fbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005fbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005fc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005fc6:	81a3      	strheq	r3, [r4, #12]
 8005fc8:	bf18      	it	ne
 8005fca:	81a3      	strhne	r3, [r4, #12]
 8005fcc:	bd10      	pop	{r4, pc}

08005fce <__sclose>:
 8005fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fd2:	f000 b88d 	b.w	80060f0 <_close_r>

08005fd6 <memset>:
 8005fd6:	4402      	add	r2, r0
 8005fd8:	4603      	mov	r3, r0
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d100      	bne.n	8005fe0 <memset+0xa>
 8005fde:	4770      	bx	lr
 8005fe0:	f803 1b01 	strb.w	r1, [r3], #1
 8005fe4:	e7f9      	b.n	8005fda <memset+0x4>

08005fe6 <strncmp>:
 8005fe6:	b510      	push	{r4, lr}
 8005fe8:	b16a      	cbz	r2, 8006006 <strncmp+0x20>
 8005fea:	3901      	subs	r1, #1
 8005fec:	1884      	adds	r4, r0, r2
 8005fee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ff2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d103      	bne.n	8006002 <strncmp+0x1c>
 8005ffa:	42a0      	cmp	r0, r4
 8005ffc:	d001      	beq.n	8006002 <strncmp+0x1c>
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	d1f5      	bne.n	8005fee <strncmp+0x8>
 8006002:	1ad0      	subs	r0, r2, r3
 8006004:	bd10      	pop	{r4, pc}
 8006006:	4610      	mov	r0, r2
 8006008:	e7fc      	b.n	8006004 <strncmp+0x1e>
	...

0800600c <strtok>:
 800600c:	4b16      	ldr	r3, [pc, #88]	@ (8006068 <strtok+0x5c>)
 800600e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006012:	681f      	ldr	r7, [r3, #0]
 8006014:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006016:	4605      	mov	r5, r0
 8006018:	460e      	mov	r6, r1
 800601a:	b9ec      	cbnz	r4, 8006058 <strtok+0x4c>
 800601c:	2050      	movs	r0, #80	@ 0x50
 800601e:	f000 fcf9 	bl	8006a14 <malloc>
 8006022:	4602      	mov	r2, r0
 8006024:	6478      	str	r0, [r7, #68]	@ 0x44
 8006026:	b920      	cbnz	r0, 8006032 <strtok+0x26>
 8006028:	4b10      	ldr	r3, [pc, #64]	@ (800606c <strtok+0x60>)
 800602a:	4811      	ldr	r0, [pc, #68]	@ (8006070 <strtok+0x64>)
 800602c:	215b      	movs	r1, #91	@ 0x5b
 800602e:	f000 f94f 	bl	80062d0 <__assert_func>
 8006032:	e9c0 4400 	strd	r4, r4, [r0]
 8006036:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800603a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800603e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006042:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006046:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800604a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800604e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006052:	6184      	str	r4, [r0, #24]
 8006054:	7704      	strb	r4, [r0, #28]
 8006056:	6244      	str	r4, [r0, #36]	@ 0x24
 8006058:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800605a:	4631      	mov	r1, r6
 800605c:	4628      	mov	r0, r5
 800605e:	2301      	movs	r3, #1
 8006060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006064:	f000 b806 	b.w	8006074 <__strtok_r>
 8006068:	20000188 	.word	0x20000188
 800606c:	08008336 	.word	0x08008336
 8006070:	0800834d 	.word	0x0800834d

08006074 <__strtok_r>:
 8006074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006076:	4604      	mov	r4, r0
 8006078:	b908      	cbnz	r0, 800607e <__strtok_r+0xa>
 800607a:	6814      	ldr	r4, [r2, #0]
 800607c:	b144      	cbz	r4, 8006090 <__strtok_r+0x1c>
 800607e:	4620      	mov	r0, r4
 8006080:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006084:	460f      	mov	r7, r1
 8006086:	f817 6b01 	ldrb.w	r6, [r7], #1
 800608a:	b91e      	cbnz	r6, 8006094 <__strtok_r+0x20>
 800608c:	b965      	cbnz	r5, 80060a8 <__strtok_r+0x34>
 800608e:	6015      	str	r5, [r2, #0]
 8006090:	2000      	movs	r0, #0
 8006092:	e005      	b.n	80060a0 <__strtok_r+0x2c>
 8006094:	42b5      	cmp	r5, r6
 8006096:	d1f6      	bne.n	8006086 <__strtok_r+0x12>
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1f0      	bne.n	800607e <__strtok_r+0xa>
 800609c:	6014      	str	r4, [r2, #0]
 800609e:	7003      	strb	r3, [r0, #0]
 80060a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060a2:	461c      	mov	r4, r3
 80060a4:	e00c      	b.n	80060c0 <__strtok_r+0x4c>
 80060a6:	b91d      	cbnz	r5, 80060b0 <__strtok_r+0x3c>
 80060a8:	4627      	mov	r7, r4
 80060aa:	f814 3b01 	ldrb.w	r3, [r4], #1
 80060ae:	460e      	mov	r6, r1
 80060b0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80060b4:	42ab      	cmp	r3, r5
 80060b6:	d1f6      	bne.n	80060a6 <__strtok_r+0x32>
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d0f2      	beq.n	80060a2 <__strtok_r+0x2e>
 80060bc:	2300      	movs	r3, #0
 80060be:	703b      	strb	r3, [r7, #0]
 80060c0:	6014      	str	r4, [r2, #0]
 80060c2:	e7ed      	b.n	80060a0 <__strtok_r+0x2c>

080060c4 <strstr>:
 80060c4:	780a      	ldrb	r2, [r1, #0]
 80060c6:	b570      	push	{r4, r5, r6, lr}
 80060c8:	b96a      	cbnz	r2, 80060e6 <strstr+0x22>
 80060ca:	bd70      	pop	{r4, r5, r6, pc}
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d109      	bne.n	80060e4 <strstr+0x20>
 80060d0:	460c      	mov	r4, r1
 80060d2:	4605      	mov	r5, r0
 80060d4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d0f6      	beq.n	80060ca <strstr+0x6>
 80060dc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80060e0:	429e      	cmp	r6, r3
 80060e2:	d0f7      	beq.n	80060d4 <strstr+0x10>
 80060e4:	3001      	adds	r0, #1
 80060e6:	7803      	ldrb	r3, [r0, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1ef      	bne.n	80060cc <strstr+0x8>
 80060ec:	4618      	mov	r0, r3
 80060ee:	e7ec      	b.n	80060ca <strstr+0x6>

080060f0 <_close_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	4d06      	ldr	r5, [pc, #24]	@ (800610c <_close_r+0x1c>)
 80060f4:	2300      	movs	r3, #0
 80060f6:	4604      	mov	r4, r0
 80060f8:	4608      	mov	r0, r1
 80060fa:	602b      	str	r3, [r5, #0]
 80060fc:	f7fb fb62 	bl	80017c4 <_close>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d102      	bne.n	800610a <_close_r+0x1a>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	b103      	cbz	r3, 800610a <_close_r+0x1a>
 8006108:	6023      	str	r3, [r4, #0]
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	200043c4 	.word	0x200043c4

08006110 <_reclaim_reent>:
 8006110:	4b2d      	ldr	r3, [pc, #180]	@ (80061c8 <_reclaim_reent+0xb8>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4283      	cmp	r3, r0
 8006116:	b570      	push	{r4, r5, r6, lr}
 8006118:	4604      	mov	r4, r0
 800611a:	d053      	beq.n	80061c4 <_reclaim_reent+0xb4>
 800611c:	69c3      	ldr	r3, [r0, #28]
 800611e:	b31b      	cbz	r3, 8006168 <_reclaim_reent+0x58>
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	b163      	cbz	r3, 800613e <_reclaim_reent+0x2e>
 8006124:	2500      	movs	r5, #0
 8006126:	69e3      	ldr	r3, [r4, #28]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	5959      	ldr	r1, [r3, r5]
 800612c:	b9b1      	cbnz	r1, 800615c <_reclaim_reent+0x4c>
 800612e:	3504      	adds	r5, #4
 8006130:	2d80      	cmp	r5, #128	@ 0x80
 8006132:	d1f8      	bne.n	8006126 <_reclaim_reent+0x16>
 8006134:	69e3      	ldr	r3, [r4, #28]
 8006136:	4620      	mov	r0, r4
 8006138:	68d9      	ldr	r1, [r3, #12]
 800613a:	f000 f8e7 	bl	800630c <_free_r>
 800613e:	69e3      	ldr	r3, [r4, #28]
 8006140:	6819      	ldr	r1, [r3, #0]
 8006142:	b111      	cbz	r1, 800614a <_reclaim_reent+0x3a>
 8006144:	4620      	mov	r0, r4
 8006146:	f000 f8e1 	bl	800630c <_free_r>
 800614a:	69e3      	ldr	r3, [r4, #28]
 800614c:	689d      	ldr	r5, [r3, #8]
 800614e:	b15d      	cbz	r5, 8006168 <_reclaim_reent+0x58>
 8006150:	4629      	mov	r1, r5
 8006152:	4620      	mov	r0, r4
 8006154:	682d      	ldr	r5, [r5, #0]
 8006156:	f000 f8d9 	bl	800630c <_free_r>
 800615a:	e7f8      	b.n	800614e <_reclaim_reent+0x3e>
 800615c:	680e      	ldr	r6, [r1, #0]
 800615e:	4620      	mov	r0, r4
 8006160:	f000 f8d4 	bl	800630c <_free_r>
 8006164:	4631      	mov	r1, r6
 8006166:	e7e1      	b.n	800612c <_reclaim_reent+0x1c>
 8006168:	6961      	ldr	r1, [r4, #20]
 800616a:	b111      	cbz	r1, 8006172 <_reclaim_reent+0x62>
 800616c:	4620      	mov	r0, r4
 800616e:	f000 f8cd 	bl	800630c <_free_r>
 8006172:	69e1      	ldr	r1, [r4, #28]
 8006174:	b111      	cbz	r1, 800617c <_reclaim_reent+0x6c>
 8006176:	4620      	mov	r0, r4
 8006178:	f000 f8c8 	bl	800630c <_free_r>
 800617c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800617e:	b111      	cbz	r1, 8006186 <_reclaim_reent+0x76>
 8006180:	4620      	mov	r0, r4
 8006182:	f000 f8c3 	bl	800630c <_free_r>
 8006186:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006188:	b111      	cbz	r1, 8006190 <_reclaim_reent+0x80>
 800618a:	4620      	mov	r0, r4
 800618c:	f000 f8be 	bl	800630c <_free_r>
 8006190:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006192:	b111      	cbz	r1, 800619a <_reclaim_reent+0x8a>
 8006194:	4620      	mov	r0, r4
 8006196:	f000 f8b9 	bl	800630c <_free_r>
 800619a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800619c:	b111      	cbz	r1, 80061a4 <_reclaim_reent+0x94>
 800619e:	4620      	mov	r0, r4
 80061a0:	f000 f8b4 	bl	800630c <_free_r>
 80061a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80061a6:	b111      	cbz	r1, 80061ae <_reclaim_reent+0x9e>
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 f8af 	bl	800630c <_free_r>
 80061ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061b0:	b111      	cbz	r1, 80061b8 <_reclaim_reent+0xa8>
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 f8aa 	bl	800630c <_free_r>
 80061b8:	6a23      	ldr	r3, [r4, #32]
 80061ba:	b11b      	cbz	r3, 80061c4 <_reclaim_reent+0xb4>
 80061bc:	4620      	mov	r0, r4
 80061be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80061c2:	4718      	bx	r3
 80061c4:	bd70      	pop	{r4, r5, r6, pc}
 80061c6:	bf00      	nop
 80061c8:	20000188 	.word	0x20000188

080061cc <_lseek_r>:
 80061cc:	b538      	push	{r3, r4, r5, lr}
 80061ce:	4d07      	ldr	r5, [pc, #28]	@ (80061ec <_lseek_r+0x20>)
 80061d0:	4604      	mov	r4, r0
 80061d2:	4608      	mov	r0, r1
 80061d4:	4611      	mov	r1, r2
 80061d6:	2200      	movs	r2, #0
 80061d8:	602a      	str	r2, [r5, #0]
 80061da:	461a      	mov	r2, r3
 80061dc:	f7fb fb19 	bl	8001812 <_lseek>
 80061e0:	1c43      	adds	r3, r0, #1
 80061e2:	d102      	bne.n	80061ea <_lseek_r+0x1e>
 80061e4:	682b      	ldr	r3, [r5, #0]
 80061e6:	b103      	cbz	r3, 80061ea <_lseek_r+0x1e>
 80061e8:	6023      	str	r3, [r4, #0]
 80061ea:	bd38      	pop	{r3, r4, r5, pc}
 80061ec:	200043c4 	.word	0x200043c4

080061f0 <_read_r>:
 80061f0:	b538      	push	{r3, r4, r5, lr}
 80061f2:	4d07      	ldr	r5, [pc, #28]	@ (8006210 <_read_r+0x20>)
 80061f4:	4604      	mov	r4, r0
 80061f6:	4608      	mov	r0, r1
 80061f8:	4611      	mov	r1, r2
 80061fa:	2200      	movs	r2, #0
 80061fc:	602a      	str	r2, [r5, #0]
 80061fe:	461a      	mov	r2, r3
 8006200:	f7fb faa7 	bl	8001752 <_read>
 8006204:	1c43      	adds	r3, r0, #1
 8006206:	d102      	bne.n	800620e <_read_r+0x1e>
 8006208:	682b      	ldr	r3, [r5, #0]
 800620a:	b103      	cbz	r3, 800620e <_read_r+0x1e>
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	bd38      	pop	{r3, r4, r5, pc}
 8006210:	200043c4 	.word	0x200043c4

08006214 <_write_r>:
 8006214:	b538      	push	{r3, r4, r5, lr}
 8006216:	4d07      	ldr	r5, [pc, #28]	@ (8006234 <_write_r+0x20>)
 8006218:	4604      	mov	r4, r0
 800621a:	4608      	mov	r0, r1
 800621c:	4611      	mov	r1, r2
 800621e:	2200      	movs	r2, #0
 8006220:	602a      	str	r2, [r5, #0]
 8006222:	461a      	mov	r2, r3
 8006224:	f7fb fab2 	bl	800178c <_write>
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d102      	bne.n	8006232 <_write_r+0x1e>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	b103      	cbz	r3, 8006232 <_write_r+0x1e>
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	bd38      	pop	{r3, r4, r5, pc}
 8006234:	200043c4 	.word	0x200043c4

08006238 <__errno>:
 8006238:	4b01      	ldr	r3, [pc, #4]	@ (8006240 <__errno+0x8>)
 800623a:	6818      	ldr	r0, [r3, #0]
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	20000188 	.word	0x20000188

08006244 <__libc_init_array>:
 8006244:	b570      	push	{r4, r5, r6, lr}
 8006246:	4d0d      	ldr	r5, [pc, #52]	@ (800627c <__libc_init_array+0x38>)
 8006248:	4c0d      	ldr	r4, [pc, #52]	@ (8006280 <__libc_init_array+0x3c>)
 800624a:	1b64      	subs	r4, r4, r5
 800624c:	10a4      	asrs	r4, r4, #2
 800624e:	2600      	movs	r6, #0
 8006250:	42a6      	cmp	r6, r4
 8006252:	d109      	bne.n	8006268 <__libc_init_array+0x24>
 8006254:	4d0b      	ldr	r5, [pc, #44]	@ (8006284 <__libc_init_array+0x40>)
 8006256:	4c0c      	ldr	r4, [pc, #48]	@ (8006288 <__libc_init_array+0x44>)
 8006258:	f002 f814 	bl	8008284 <_init>
 800625c:	1b64      	subs	r4, r4, r5
 800625e:	10a4      	asrs	r4, r4, #2
 8006260:	2600      	movs	r6, #0
 8006262:	42a6      	cmp	r6, r4
 8006264:	d105      	bne.n	8006272 <__libc_init_array+0x2e>
 8006266:	bd70      	pop	{r4, r5, r6, pc}
 8006268:	f855 3b04 	ldr.w	r3, [r5], #4
 800626c:	4798      	blx	r3
 800626e:	3601      	adds	r6, #1
 8006270:	e7ee      	b.n	8006250 <__libc_init_array+0xc>
 8006272:	f855 3b04 	ldr.w	r3, [r5], #4
 8006276:	4798      	blx	r3
 8006278:	3601      	adds	r6, #1
 800627a:	e7f2      	b.n	8006262 <__libc_init_array+0x1e>
 800627c:	08008744 	.word	0x08008744
 8006280:	08008744 	.word	0x08008744
 8006284:	08008744 	.word	0x08008744
 8006288:	08008748 	.word	0x08008748

0800628c <__retarget_lock_init_recursive>:
 800628c:	4770      	bx	lr

0800628e <__retarget_lock_acquire_recursive>:
 800628e:	4770      	bx	lr

08006290 <__retarget_lock_release_recursive>:
 8006290:	4770      	bx	lr

08006292 <strcpy>:
 8006292:	4603      	mov	r3, r0
 8006294:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006298:	f803 2b01 	strb.w	r2, [r3], #1
 800629c:	2a00      	cmp	r2, #0
 800629e:	d1f9      	bne.n	8006294 <strcpy+0x2>
 80062a0:	4770      	bx	lr

080062a2 <memcpy>:
 80062a2:	440a      	add	r2, r1
 80062a4:	4291      	cmp	r1, r2
 80062a6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80062aa:	d100      	bne.n	80062ae <memcpy+0xc>
 80062ac:	4770      	bx	lr
 80062ae:	b510      	push	{r4, lr}
 80062b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062b8:	4291      	cmp	r1, r2
 80062ba:	d1f9      	bne.n	80062b0 <memcpy+0xe>
 80062bc:	bd10      	pop	{r4, pc}
	...

080062c0 <nan>:
 80062c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80062c8 <nan+0x8>
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	00000000 	.word	0x00000000
 80062cc:	7ff80000 	.word	0x7ff80000

080062d0 <__assert_func>:
 80062d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062d2:	4614      	mov	r4, r2
 80062d4:	461a      	mov	r2, r3
 80062d6:	4b09      	ldr	r3, [pc, #36]	@ (80062fc <__assert_func+0x2c>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4605      	mov	r5, r0
 80062dc:	68d8      	ldr	r0, [r3, #12]
 80062de:	b14c      	cbz	r4, 80062f4 <__assert_func+0x24>
 80062e0:	4b07      	ldr	r3, [pc, #28]	@ (8006300 <__assert_func+0x30>)
 80062e2:	9100      	str	r1, [sp, #0]
 80062e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80062e8:	4906      	ldr	r1, [pc, #24]	@ (8006304 <__assert_func+0x34>)
 80062ea:	462b      	mov	r3, r5
 80062ec:	f001 fca0 	bl	8007c30 <fiprintf>
 80062f0:	f001 fcda 	bl	8007ca8 <abort>
 80062f4:	4b04      	ldr	r3, [pc, #16]	@ (8006308 <__assert_func+0x38>)
 80062f6:	461c      	mov	r4, r3
 80062f8:	e7f3      	b.n	80062e2 <__assert_func+0x12>
 80062fa:	bf00      	nop
 80062fc:	20000188 	.word	0x20000188
 8006300:	080083af 	.word	0x080083af
 8006304:	080083bc 	.word	0x080083bc
 8006308:	080083ea 	.word	0x080083ea

0800630c <_free_r>:
 800630c:	b538      	push	{r3, r4, r5, lr}
 800630e:	4605      	mov	r5, r0
 8006310:	2900      	cmp	r1, #0
 8006312:	d041      	beq.n	8006398 <_free_r+0x8c>
 8006314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006318:	1f0c      	subs	r4, r1, #4
 800631a:	2b00      	cmp	r3, #0
 800631c:	bfb8      	it	lt
 800631e:	18e4      	addlt	r4, r4, r3
 8006320:	f000 fc34 	bl	8006b8c <__malloc_lock>
 8006324:	4a1d      	ldr	r2, [pc, #116]	@ (800639c <_free_r+0x90>)
 8006326:	6813      	ldr	r3, [r2, #0]
 8006328:	b933      	cbnz	r3, 8006338 <_free_r+0x2c>
 800632a:	6063      	str	r3, [r4, #4]
 800632c:	6014      	str	r4, [r2, #0]
 800632e:	4628      	mov	r0, r5
 8006330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006334:	f000 bc30 	b.w	8006b98 <__malloc_unlock>
 8006338:	42a3      	cmp	r3, r4
 800633a:	d908      	bls.n	800634e <_free_r+0x42>
 800633c:	6820      	ldr	r0, [r4, #0]
 800633e:	1821      	adds	r1, r4, r0
 8006340:	428b      	cmp	r3, r1
 8006342:	bf01      	itttt	eq
 8006344:	6819      	ldreq	r1, [r3, #0]
 8006346:	685b      	ldreq	r3, [r3, #4]
 8006348:	1809      	addeq	r1, r1, r0
 800634a:	6021      	streq	r1, [r4, #0]
 800634c:	e7ed      	b.n	800632a <_free_r+0x1e>
 800634e:	461a      	mov	r2, r3
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	b10b      	cbz	r3, 8006358 <_free_r+0x4c>
 8006354:	42a3      	cmp	r3, r4
 8006356:	d9fa      	bls.n	800634e <_free_r+0x42>
 8006358:	6811      	ldr	r1, [r2, #0]
 800635a:	1850      	adds	r0, r2, r1
 800635c:	42a0      	cmp	r0, r4
 800635e:	d10b      	bne.n	8006378 <_free_r+0x6c>
 8006360:	6820      	ldr	r0, [r4, #0]
 8006362:	4401      	add	r1, r0
 8006364:	1850      	adds	r0, r2, r1
 8006366:	4283      	cmp	r3, r0
 8006368:	6011      	str	r1, [r2, #0]
 800636a:	d1e0      	bne.n	800632e <_free_r+0x22>
 800636c:	6818      	ldr	r0, [r3, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	6053      	str	r3, [r2, #4]
 8006372:	4408      	add	r0, r1
 8006374:	6010      	str	r0, [r2, #0]
 8006376:	e7da      	b.n	800632e <_free_r+0x22>
 8006378:	d902      	bls.n	8006380 <_free_r+0x74>
 800637a:	230c      	movs	r3, #12
 800637c:	602b      	str	r3, [r5, #0]
 800637e:	e7d6      	b.n	800632e <_free_r+0x22>
 8006380:	6820      	ldr	r0, [r4, #0]
 8006382:	1821      	adds	r1, r4, r0
 8006384:	428b      	cmp	r3, r1
 8006386:	bf04      	itt	eq
 8006388:	6819      	ldreq	r1, [r3, #0]
 800638a:	685b      	ldreq	r3, [r3, #4]
 800638c:	6063      	str	r3, [r4, #4]
 800638e:	bf04      	itt	eq
 8006390:	1809      	addeq	r1, r1, r0
 8006392:	6021      	streq	r1, [r4, #0]
 8006394:	6054      	str	r4, [r2, #4]
 8006396:	e7ca      	b.n	800632e <_free_r+0x22>
 8006398:	bd38      	pop	{r3, r4, r5, pc}
 800639a:	bf00      	nop
 800639c:	200043d0 	.word	0x200043d0

080063a0 <rshift>:
 80063a0:	6903      	ldr	r3, [r0, #16]
 80063a2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80063a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063aa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80063ae:	f100 0414 	add.w	r4, r0, #20
 80063b2:	dd45      	ble.n	8006440 <rshift+0xa0>
 80063b4:	f011 011f 	ands.w	r1, r1, #31
 80063b8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80063bc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80063c0:	d10c      	bne.n	80063dc <rshift+0x3c>
 80063c2:	f100 0710 	add.w	r7, r0, #16
 80063c6:	4629      	mov	r1, r5
 80063c8:	42b1      	cmp	r1, r6
 80063ca:	d334      	bcc.n	8006436 <rshift+0x96>
 80063cc:	1a9b      	subs	r3, r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	1eea      	subs	r2, r5, #3
 80063d2:	4296      	cmp	r6, r2
 80063d4:	bf38      	it	cc
 80063d6:	2300      	movcc	r3, #0
 80063d8:	4423      	add	r3, r4
 80063da:	e015      	b.n	8006408 <rshift+0x68>
 80063dc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80063e0:	f1c1 0820 	rsb	r8, r1, #32
 80063e4:	40cf      	lsrs	r7, r1
 80063e6:	f105 0e04 	add.w	lr, r5, #4
 80063ea:	46a1      	mov	r9, r4
 80063ec:	4576      	cmp	r6, lr
 80063ee:	46f4      	mov	ip, lr
 80063f0:	d815      	bhi.n	800641e <rshift+0x7e>
 80063f2:	1a9a      	subs	r2, r3, r2
 80063f4:	0092      	lsls	r2, r2, #2
 80063f6:	3a04      	subs	r2, #4
 80063f8:	3501      	adds	r5, #1
 80063fa:	42ae      	cmp	r6, r5
 80063fc:	bf38      	it	cc
 80063fe:	2200      	movcc	r2, #0
 8006400:	18a3      	adds	r3, r4, r2
 8006402:	50a7      	str	r7, [r4, r2]
 8006404:	b107      	cbz	r7, 8006408 <rshift+0x68>
 8006406:	3304      	adds	r3, #4
 8006408:	1b1a      	subs	r2, r3, r4
 800640a:	42a3      	cmp	r3, r4
 800640c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006410:	bf08      	it	eq
 8006412:	2300      	moveq	r3, #0
 8006414:	6102      	str	r2, [r0, #16]
 8006416:	bf08      	it	eq
 8006418:	6143      	streq	r3, [r0, #20]
 800641a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800641e:	f8dc c000 	ldr.w	ip, [ip]
 8006422:	fa0c fc08 	lsl.w	ip, ip, r8
 8006426:	ea4c 0707 	orr.w	r7, ip, r7
 800642a:	f849 7b04 	str.w	r7, [r9], #4
 800642e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006432:	40cf      	lsrs	r7, r1
 8006434:	e7da      	b.n	80063ec <rshift+0x4c>
 8006436:	f851 cb04 	ldr.w	ip, [r1], #4
 800643a:	f847 cf04 	str.w	ip, [r7, #4]!
 800643e:	e7c3      	b.n	80063c8 <rshift+0x28>
 8006440:	4623      	mov	r3, r4
 8006442:	e7e1      	b.n	8006408 <rshift+0x68>

08006444 <__hexdig_fun>:
 8006444:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006448:	2b09      	cmp	r3, #9
 800644a:	d802      	bhi.n	8006452 <__hexdig_fun+0xe>
 800644c:	3820      	subs	r0, #32
 800644e:	b2c0      	uxtb	r0, r0
 8006450:	4770      	bx	lr
 8006452:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006456:	2b05      	cmp	r3, #5
 8006458:	d801      	bhi.n	800645e <__hexdig_fun+0x1a>
 800645a:	3847      	subs	r0, #71	@ 0x47
 800645c:	e7f7      	b.n	800644e <__hexdig_fun+0xa>
 800645e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006462:	2b05      	cmp	r3, #5
 8006464:	d801      	bhi.n	800646a <__hexdig_fun+0x26>
 8006466:	3827      	subs	r0, #39	@ 0x27
 8006468:	e7f1      	b.n	800644e <__hexdig_fun+0xa>
 800646a:	2000      	movs	r0, #0
 800646c:	4770      	bx	lr
	...

08006470 <__gethex>:
 8006470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006474:	b085      	sub	sp, #20
 8006476:	468a      	mov	sl, r1
 8006478:	9302      	str	r3, [sp, #8]
 800647a:	680b      	ldr	r3, [r1, #0]
 800647c:	9001      	str	r0, [sp, #4]
 800647e:	4690      	mov	r8, r2
 8006480:	1c9c      	adds	r4, r3, #2
 8006482:	46a1      	mov	r9, r4
 8006484:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006488:	2830      	cmp	r0, #48	@ 0x30
 800648a:	d0fa      	beq.n	8006482 <__gethex+0x12>
 800648c:	eba9 0303 	sub.w	r3, r9, r3
 8006490:	f1a3 0b02 	sub.w	fp, r3, #2
 8006494:	f7ff ffd6 	bl	8006444 <__hexdig_fun>
 8006498:	4605      	mov	r5, r0
 800649a:	2800      	cmp	r0, #0
 800649c:	d168      	bne.n	8006570 <__gethex+0x100>
 800649e:	49a0      	ldr	r1, [pc, #640]	@ (8006720 <__gethex+0x2b0>)
 80064a0:	2201      	movs	r2, #1
 80064a2:	4648      	mov	r0, r9
 80064a4:	f7ff fd9f 	bl	8005fe6 <strncmp>
 80064a8:	4607      	mov	r7, r0
 80064aa:	2800      	cmp	r0, #0
 80064ac:	d167      	bne.n	800657e <__gethex+0x10e>
 80064ae:	f899 0001 	ldrb.w	r0, [r9, #1]
 80064b2:	4626      	mov	r6, r4
 80064b4:	f7ff ffc6 	bl	8006444 <__hexdig_fun>
 80064b8:	2800      	cmp	r0, #0
 80064ba:	d062      	beq.n	8006582 <__gethex+0x112>
 80064bc:	4623      	mov	r3, r4
 80064be:	7818      	ldrb	r0, [r3, #0]
 80064c0:	2830      	cmp	r0, #48	@ 0x30
 80064c2:	4699      	mov	r9, r3
 80064c4:	f103 0301 	add.w	r3, r3, #1
 80064c8:	d0f9      	beq.n	80064be <__gethex+0x4e>
 80064ca:	f7ff ffbb 	bl	8006444 <__hexdig_fun>
 80064ce:	fab0 f580 	clz	r5, r0
 80064d2:	096d      	lsrs	r5, r5, #5
 80064d4:	f04f 0b01 	mov.w	fp, #1
 80064d8:	464a      	mov	r2, r9
 80064da:	4616      	mov	r6, r2
 80064dc:	3201      	adds	r2, #1
 80064de:	7830      	ldrb	r0, [r6, #0]
 80064e0:	f7ff ffb0 	bl	8006444 <__hexdig_fun>
 80064e4:	2800      	cmp	r0, #0
 80064e6:	d1f8      	bne.n	80064da <__gethex+0x6a>
 80064e8:	498d      	ldr	r1, [pc, #564]	@ (8006720 <__gethex+0x2b0>)
 80064ea:	2201      	movs	r2, #1
 80064ec:	4630      	mov	r0, r6
 80064ee:	f7ff fd7a 	bl	8005fe6 <strncmp>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d13f      	bne.n	8006576 <__gethex+0x106>
 80064f6:	b944      	cbnz	r4, 800650a <__gethex+0x9a>
 80064f8:	1c74      	adds	r4, r6, #1
 80064fa:	4622      	mov	r2, r4
 80064fc:	4616      	mov	r6, r2
 80064fe:	3201      	adds	r2, #1
 8006500:	7830      	ldrb	r0, [r6, #0]
 8006502:	f7ff ff9f 	bl	8006444 <__hexdig_fun>
 8006506:	2800      	cmp	r0, #0
 8006508:	d1f8      	bne.n	80064fc <__gethex+0x8c>
 800650a:	1ba4      	subs	r4, r4, r6
 800650c:	00a7      	lsls	r7, r4, #2
 800650e:	7833      	ldrb	r3, [r6, #0]
 8006510:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006514:	2b50      	cmp	r3, #80	@ 0x50
 8006516:	d13e      	bne.n	8006596 <__gethex+0x126>
 8006518:	7873      	ldrb	r3, [r6, #1]
 800651a:	2b2b      	cmp	r3, #43	@ 0x2b
 800651c:	d033      	beq.n	8006586 <__gethex+0x116>
 800651e:	2b2d      	cmp	r3, #45	@ 0x2d
 8006520:	d034      	beq.n	800658c <__gethex+0x11c>
 8006522:	1c71      	adds	r1, r6, #1
 8006524:	2400      	movs	r4, #0
 8006526:	7808      	ldrb	r0, [r1, #0]
 8006528:	f7ff ff8c 	bl	8006444 <__hexdig_fun>
 800652c:	1e43      	subs	r3, r0, #1
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b18      	cmp	r3, #24
 8006532:	d830      	bhi.n	8006596 <__gethex+0x126>
 8006534:	f1a0 0210 	sub.w	r2, r0, #16
 8006538:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800653c:	f7ff ff82 	bl	8006444 <__hexdig_fun>
 8006540:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8006544:	fa5f fc8c 	uxtb.w	ip, ip
 8006548:	f1bc 0f18 	cmp.w	ip, #24
 800654c:	f04f 030a 	mov.w	r3, #10
 8006550:	d91e      	bls.n	8006590 <__gethex+0x120>
 8006552:	b104      	cbz	r4, 8006556 <__gethex+0xe6>
 8006554:	4252      	negs	r2, r2
 8006556:	4417      	add	r7, r2
 8006558:	f8ca 1000 	str.w	r1, [sl]
 800655c:	b1ed      	cbz	r5, 800659a <__gethex+0x12a>
 800655e:	f1bb 0f00 	cmp.w	fp, #0
 8006562:	bf0c      	ite	eq
 8006564:	2506      	moveq	r5, #6
 8006566:	2500      	movne	r5, #0
 8006568:	4628      	mov	r0, r5
 800656a:	b005      	add	sp, #20
 800656c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006570:	2500      	movs	r5, #0
 8006572:	462c      	mov	r4, r5
 8006574:	e7b0      	b.n	80064d8 <__gethex+0x68>
 8006576:	2c00      	cmp	r4, #0
 8006578:	d1c7      	bne.n	800650a <__gethex+0x9a>
 800657a:	4627      	mov	r7, r4
 800657c:	e7c7      	b.n	800650e <__gethex+0x9e>
 800657e:	464e      	mov	r6, r9
 8006580:	462f      	mov	r7, r5
 8006582:	2501      	movs	r5, #1
 8006584:	e7c3      	b.n	800650e <__gethex+0x9e>
 8006586:	2400      	movs	r4, #0
 8006588:	1cb1      	adds	r1, r6, #2
 800658a:	e7cc      	b.n	8006526 <__gethex+0xb6>
 800658c:	2401      	movs	r4, #1
 800658e:	e7fb      	b.n	8006588 <__gethex+0x118>
 8006590:	fb03 0002 	mla	r0, r3, r2, r0
 8006594:	e7ce      	b.n	8006534 <__gethex+0xc4>
 8006596:	4631      	mov	r1, r6
 8006598:	e7de      	b.n	8006558 <__gethex+0xe8>
 800659a:	eba6 0309 	sub.w	r3, r6, r9
 800659e:	3b01      	subs	r3, #1
 80065a0:	4629      	mov	r1, r5
 80065a2:	2b07      	cmp	r3, #7
 80065a4:	dc0a      	bgt.n	80065bc <__gethex+0x14c>
 80065a6:	9801      	ldr	r0, [sp, #4]
 80065a8:	f000 fafc 	bl	8006ba4 <_Balloc>
 80065ac:	4604      	mov	r4, r0
 80065ae:	b940      	cbnz	r0, 80065c2 <__gethex+0x152>
 80065b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006724 <__gethex+0x2b4>)
 80065b2:	4602      	mov	r2, r0
 80065b4:	21e4      	movs	r1, #228	@ 0xe4
 80065b6:	485c      	ldr	r0, [pc, #368]	@ (8006728 <__gethex+0x2b8>)
 80065b8:	f7ff fe8a 	bl	80062d0 <__assert_func>
 80065bc:	3101      	adds	r1, #1
 80065be:	105b      	asrs	r3, r3, #1
 80065c0:	e7ef      	b.n	80065a2 <__gethex+0x132>
 80065c2:	f100 0a14 	add.w	sl, r0, #20
 80065c6:	2300      	movs	r3, #0
 80065c8:	4655      	mov	r5, sl
 80065ca:	469b      	mov	fp, r3
 80065cc:	45b1      	cmp	r9, r6
 80065ce:	d337      	bcc.n	8006640 <__gethex+0x1d0>
 80065d0:	f845 bb04 	str.w	fp, [r5], #4
 80065d4:	eba5 050a 	sub.w	r5, r5, sl
 80065d8:	10ad      	asrs	r5, r5, #2
 80065da:	6125      	str	r5, [r4, #16]
 80065dc:	4658      	mov	r0, fp
 80065de:	f000 fbd3 	bl	8006d88 <__hi0bits>
 80065e2:	016d      	lsls	r5, r5, #5
 80065e4:	f8d8 6000 	ldr.w	r6, [r8]
 80065e8:	1a2d      	subs	r5, r5, r0
 80065ea:	42b5      	cmp	r5, r6
 80065ec:	dd54      	ble.n	8006698 <__gethex+0x228>
 80065ee:	1bad      	subs	r5, r5, r6
 80065f0:	4629      	mov	r1, r5
 80065f2:	4620      	mov	r0, r4
 80065f4:	f000 ff5f 	bl	80074b6 <__any_on>
 80065f8:	4681      	mov	r9, r0
 80065fa:	b178      	cbz	r0, 800661c <__gethex+0x1ac>
 80065fc:	1e6b      	subs	r3, r5, #1
 80065fe:	1159      	asrs	r1, r3, #5
 8006600:	f003 021f 	and.w	r2, r3, #31
 8006604:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006608:	f04f 0901 	mov.w	r9, #1
 800660c:	fa09 f202 	lsl.w	r2, r9, r2
 8006610:	420a      	tst	r2, r1
 8006612:	d003      	beq.n	800661c <__gethex+0x1ac>
 8006614:	454b      	cmp	r3, r9
 8006616:	dc36      	bgt.n	8006686 <__gethex+0x216>
 8006618:	f04f 0902 	mov.w	r9, #2
 800661c:	4629      	mov	r1, r5
 800661e:	4620      	mov	r0, r4
 8006620:	f7ff febe 	bl	80063a0 <rshift>
 8006624:	442f      	add	r7, r5
 8006626:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800662a:	42bb      	cmp	r3, r7
 800662c:	da42      	bge.n	80066b4 <__gethex+0x244>
 800662e:	9801      	ldr	r0, [sp, #4]
 8006630:	4621      	mov	r1, r4
 8006632:	f000 faf7 	bl	8006c24 <_Bfree>
 8006636:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006638:	2300      	movs	r3, #0
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	25a3      	movs	r5, #163	@ 0xa3
 800663e:	e793      	b.n	8006568 <__gethex+0xf8>
 8006640:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006644:	2a2e      	cmp	r2, #46	@ 0x2e
 8006646:	d012      	beq.n	800666e <__gethex+0x1fe>
 8006648:	2b20      	cmp	r3, #32
 800664a:	d104      	bne.n	8006656 <__gethex+0x1e6>
 800664c:	f845 bb04 	str.w	fp, [r5], #4
 8006650:	f04f 0b00 	mov.w	fp, #0
 8006654:	465b      	mov	r3, fp
 8006656:	7830      	ldrb	r0, [r6, #0]
 8006658:	9303      	str	r3, [sp, #12]
 800665a:	f7ff fef3 	bl	8006444 <__hexdig_fun>
 800665e:	9b03      	ldr	r3, [sp, #12]
 8006660:	f000 000f 	and.w	r0, r0, #15
 8006664:	4098      	lsls	r0, r3
 8006666:	ea4b 0b00 	orr.w	fp, fp, r0
 800666a:	3304      	adds	r3, #4
 800666c:	e7ae      	b.n	80065cc <__gethex+0x15c>
 800666e:	45b1      	cmp	r9, r6
 8006670:	d8ea      	bhi.n	8006648 <__gethex+0x1d8>
 8006672:	492b      	ldr	r1, [pc, #172]	@ (8006720 <__gethex+0x2b0>)
 8006674:	9303      	str	r3, [sp, #12]
 8006676:	2201      	movs	r2, #1
 8006678:	4630      	mov	r0, r6
 800667a:	f7ff fcb4 	bl	8005fe6 <strncmp>
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	2800      	cmp	r0, #0
 8006682:	d1e1      	bne.n	8006648 <__gethex+0x1d8>
 8006684:	e7a2      	b.n	80065cc <__gethex+0x15c>
 8006686:	1ea9      	subs	r1, r5, #2
 8006688:	4620      	mov	r0, r4
 800668a:	f000 ff14 	bl	80074b6 <__any_on>
 800668e:	2800      	cmp	r0, #0
 8006690:	d0c2      	beq.n	8006618 <__gethex+0x1a8>
 8006692:	f04f 0903 	mov.w	r9, #3
 8006696:	e7c1      	b.n	800661c <__gethex+0x1ac>
 8006698:	da09      	bge.n	80066ae <__gethex+0x23e>
 800669a:	1b75      	subs	r5, r6, r5
 800669c:	4621      	mov	r1, r4
 800669e:	9801      	ldr	r0, [sp, #4]
 80066a0:	462a      	mov	r2, r5
 80066a2:	f000 fccf 	bl	8007044 <__lshift>
 80066a6:	1b7f      	subs	r7, r7, r5
 80066a8:	4604      	mov	r4, r0
 80066aa:	f100 0a14 	add.w	sl, r0, #20
 80066ae:	f04f 0900 	mov.w	r9, #0
 80066b2:	e7b8      	b.n	8006626 <__gethex+0x1b6>
 80066b4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80066b8:	42bd      	cmp	r5, r7
 80066ba:	dd6f      	ble.n	800679c <__gethex+0x32c>
 80066bc:	1bed      	subs	r5, r5, r7
 80066be:	42ae      	cmp	r6, r5
 80066c0:	dc34      	bgt.n	800672c <__gethex+0x2bc>
 80066c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d022      	beq.n	8006710 <__gethex+0x2a0>
 80066ca:	2b03      	cmp	r3, #3
 80066cc:	d024      	beq.n	8006718 <__gethex+0x2a8>
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d115      	bne.n	80066fe <__gethex+0x28e>
 80066d2:	42ae      	cmp	r6, r5
 80066d4:	d113      	bne.n	80066fe <__gethex+0x28e>
 80066d6:	2e01      	cmp	r6, #1
 80066d8:	d10b      	bne.n	80066f2 <__gethex+0x282>
 80066da:	9a02      	ldr	r2, [sp, #8]
 80066dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80066e0:	6013      	str	r3, [r2, #0]
 80066e2:	2301      	movs	r3, #1
 80066e4:	6123      	str	r3, [r4, #16]
 80066e6:	f8ca 3000 	str.w	r3, [sl]
 80066ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066ec:	2562      	movs	r5, #98	@ 0x62
 80066ee:	601c      	str	r4, [r3, #0]
 80066f0:	e73a      	b.n	8006568 <__gethex+0xf8>
 80066f2:	1e71      	subs	r1, r6, #1
 80066f4:	4620      	mov	r0, r4
 80066f6:	f000 fede 	bl	80074b6 <__any_on>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	d1ed      	bne.n	80066da <__gethex+0x26a>
 80066fe:	9801      	ldr	r0, [sp, #4]
 8006700:	4621      	mov	r1, r4
 8006702:	f000 fa8f 	bl	8006c24 <_Bfree>
 8006706:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006708:	2300      	movs	r3, #0
 800670a:	6013      	str	r3, [r2, #0]
 800670c:	2550      	movs	r5, #80	@ 0x50
 800670e:	e72b      	b.n	8006568 <__gethex+0xf8>
 8006710:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1f3      	bne.n	80066fe <__gethex+0x28e>
 8006716:	e7e0      	b.n	80066da <__gethex+0x26a>
 8006718:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1dd      	bne.n	80066da <__gethex+0x26a>
 800671e:	e7ee      	b.n	80066fe <__gethex+0x28e>
 8006720:	08008328 	.word	0x08008328
 8006724:	080083eb 	.word	0x080083eb
 8006728:	080083fc 	.word	0x080083fc
 800672c:	1e6f      	subs	r7, r5, #1
 800672e:	f1b9 0f00 	cmp.w	r9, #0
 8006732:	d130      	bne.n	8006796 <__gethex+0x326>
 8006734:	b127      	cbz	r7, 8006740 <__gethex+0x2d0>
 8006736:	4639      	mov	r1, r7
 8006738:	4620      	mov	r0, r4
 800673a:	f000 febc 	bl	80074b6 <__any_on>
 800673e:	4681      	mov	r9, r0
 8006740:	117a      	asrs	r2, r7, #5
 8006742:	2301      	movs	r3, #1
 8006744:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006748:	f007 071f 	and.w	r7, r7, #31
 800674c:	40bb      	lsls	r3, r7
 800674e:	4213      	tst	r3, r2
 8006750:	4629      	mov	r1, r5
 8006752:	4620      	mov	r0, r4
 8006754:	bf18      	it	ne
 8006756:	f049 0902 	orrne.w	r9, r9, #2
 800675a:	f7ff fe21 	bl	80063a0 <rshift>
 800675e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006762:	1b76      	subs	r6, r6, r5
 8006764:	2502      	movs	r5, #2
 8006766:	f1b9 0f00 	cmp.w	r9, #0
 800676a:	d047      	beq.n	80067fc <__gethex+0x38c>
 800676c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006770:	2b02      	cmp	r3, #2
 8006772:	d015      	beq.n	80067a0 <__gethex+0x330>
 8006774:	2b03      	cmp	r3, #3
 8006776:	d017      	beq.n	80067a8 <__gethex+0x338>
 8006778:	2b01      	cmp	r3, #1
 800677a:	d109      	bne.n	8006790 <__gethex+0x320>
 800677c:	f019 0f02 	tst.w	r9, #2
 8006780:	d006      	beq.n	8006790 <__gethex+0x320>
 8006782:	f8da 3000 	ldr.w	r3, [sl]
 8006786:	ea49 0903 	orr.w	r9, r9, r3
 800678a:	f019 0f01 	tst.w	r9, #1
 800678e:	d10e      	bne.n	80067ae <__gethex+0x33e>
 8006790:	f045 0510 	orr.w	r5, r5, #16
 8006794:	e032      	b.n	80067fc <__gethex+0x38c>
 8006796:	f04f 0901 	mov.w	r9, #1
 800679a:	e7d1      	b.n	8006740 <__gethex+0x2d0>
 800679c:	2501      	movs	r5, #1
 800679e:	e7e2      	b.n	8006766 <__gethex+0x2f6>
 80067a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067a2:	f1c3 0301 	rsb	r3, r3, #1
 80067a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80067a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0f0      	beq.n	8006790 <__gethex+0x320>
 80067ae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80067b2:	f104 0314 	add.w	r3, r4, #20
 80067b6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80067ba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80067be:	f04f 0c00 	mov.w	ip, #0
 80067c2:	4618      	mov	r0, r3
 80067c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80067c8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80067cc:	d01b      	beq.n	8006806 <__gethex+0x396>
 80067ce:	3201      	adds	r2, #1
 80067d0:	6002      	str	r2, [r0, #0]
 80067d2:	2d02      	cmp	r5, #2
 80067d4:	f104 0314 	add.w	r3, r4, #20
 80067d8:	d13c      	bne.n	8006854 <__gethex+0x3e4>
 80067da:	f8d8 2000 	ldr.w	r2, [r8]
 80067de:	3a01      	subs	r2, #1
 80067e0:	42b2      	cmp	r2, r6
 80067e2:	d109      	bne.n	80067f8 <__gethex+0x388>
 80067e4:	1171      	asrs	r1, r6, #5
 80067e6:	2201      	movs	r2, #1
 80067e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80067ec:	f006 061f 	and.w	r6, r6, #31
 80067f0:	fa02 f606 	lsl.w	r6, r2, r6
 80067f4:	421e      	tst	r6, r3
 80067f6:	d13a      	bne.n	800686e <__gethex+0x3fe>
 80067f8:	f045 0520 	orr.w	r5, r5, #32
 80067fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067fe:	601c      	str	r4, [r3, #0]
 8006800:	9b02      	ldr	r3, [sp, #8]
 8006802:	601f      	str	r7, [r3, #0]
 8006804:	e6b0      	b.n	8006568 <__gethex+0xf8>
 8006806:	4299      	cmp	r1, r3
 8006808:	f843 cc04 	str.w	ip, [r3, #-4]
 800680c:	d8d9      	bhi.n	80067c2 <__gethex+0x352>
 800680e:	68a3      	ldr	r3, [r4, #8]
 8006810:	459b      	cmp	fp, r3
 8006812:	db17      	blt.n	8006844 <__gethex+0x3d4>
 8006814:	6861      	ldr	r1, [r4, #4]
 8006816:	9801      	ldr	r0, [sp, #4]
 8006818:	3101      	adds	r1, #1
 800681a:	f000 f9c3 	bl	8006ba4 <_Balloc>
 800681e:	4681      	mov	r9, r0
 8006820:	b918      	cbnz	r0, 800682a <__gethex+0x3ba>
 8006822:	4b1a      	ldr	r3, [pc, #104]	@ (800688c <__gethex+0x41c>)
 8006824:	4602      	mov	r2, r0
 8006826:	2184      	movs	r1, #132	@ 0x84
 8006828:	e6c5      	b.n	80065b6 <__gethex+0x146>
 800682a:	6922      	ldr	r2, [r4, #16]
 800682c:	3202      	adds	r2, #2
 800682e:	f104 010c 	add.w	r1, r4, #12
 8006832:	0092      	lsls	r2, r2, #2
 8006834:	300c      	adds	r0, #12
 8006836:	f7ff fd34 	bl	80062a2 <memcpy>
 800683a:	4621      	mov	r1, r4
 800683c:	9801      	ldr	r0, [sp, #4]
 800683e:	f000 f9f1 	bl	8006c24 <_Bfree>
 8006842:	464c      	mov	r4, r9
 8006844:	6923      	ldr	r3, [r4, #16]
 8006846:	1c5a      	adds	r2, r3, #1
 8006848:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800684c:	6122      	str	r2, [r4, #16]
 800684e:	2201      	movs	r2, #1
 8006850:	615a      	str	r2, [r3, #20]
 8006852:	e7be      	b.n	80067d2 <__gethex+0x362>
 8006854:	6922      	ldr	r2, [r4, #16]
 8006856:	455a      	cmp	r2, fp
 8006858:	dd0b      	ble.n	8006872 <__gethex+0x402>
 800685a:	2101      	movs	r1, #1
 800685c:	4620      	mov	r0, r4
 800685e:	f7ff fd9f 	bl	80063a0 <rshift>
 8006862:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006866:	3701      	adds	r7, #1
 8006868:	42bb      	cmp	r3, r7
 800686a:	f6ff aee0 	blt.w	800662e <__gethex+0x1be>
 800686e:	2501      	movs	r5, #1
 8006870:	e7c2      	b.n	80067f8 <__gethex+0x388>
 8006872:	f016 061f 	ands.w	r6, r6, #31
 8006876:	d0fa      	beq.n	800686e <__gethex+0x3fe>
 8006878:	4453      	add	r3, sl
 800687a:	f1c6 0620 	rsb	r6, r6, #32
 800687e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006882:	f000 fa81 	bl	8006d88 <__hi0bits>
 8006886:	42b0      	cmp	r0, r6
 8006888:	dbe7      	blt.n	800685a <__gethex+0x3ea>
 800688a:	e7f0      	b.n	800686e <__gethex+0x3fe>
 800688c:	080083eb 	.word	0x080083eb

08006890 <L_shift>:
 8006890:	f1c2 0208 	rsb	r2, r2, #8
 8006894:	0092      	lsls	r2, r2, #2
 8006896:	b570      	push	{r4, r5, r6, lr}
 8006898:	f1c2 0620 	rsb	r6, r2, #32
 800689c:	6843      	ldr	r3, [r0, #4]
 800689e:	6804      	ldr	r4, [r0, #0]
 80068a0:	fa03 f506 	lsl.w	r5, r3, r6
 80068a4:	432c      	orrs	r4, r5
 80068a6:	40d3      	lsrs	r3, r2
 80068a8:	6004      	str	r4, [r0, #0]
 80068aa:	f840 3f04 	str.w	r3, [r0, #4]!
 80068ae:	4288      	cmp	r0, r1
 80068b0:	d3f4      	bcc.n	800689c <L_shift+0xc>
 80068b2:	bd70      	pop	{r4, r5, r6, pc}

080068b4 <__match>:
 80068b4:	b530      	push	{r4, r5, lr}
 80068b6:	6803      	ldr	r3, [r0, #0]
 80068b8:	3301      	adds	r3, #1
 80068ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068be:	b914      	cbnz	r4, 80068c6 <__match+0x12>
 80068c0:	6003      	str	r3, [r0, #0]
 80068c2:	2001      	movs	r0, #1
 80068c4:	bd30      	pop	{r4, r5, pc}
 80068c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068ca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80068ce:	2d19      	cmp	r5, #25
 80068d0:	bf98      	it	ls
 80068d2:	3220      	addls	r2, #32
 80068d4:	42a2      	cmp	r2, r4
 80068d6:	d0f0      	beq.n	80068ba <__match+0x6>
 80068d8:	2000      	movs	r0, #0
 80068da:	e7f3      	b.n	80068c4 <__match+0x10>

080068dc <__hexnan>:
 80068dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e0:	680b      	ldr	r3, [r1, #0]
 80068e2:	6801      	ldr	r1, [r0, #0]
 80068e4:	115e      	asrs	r6, r3, #5
 80068e6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80068ea:	f013 031f 	ands.w	r3, r3, #31
 80068ee:	b087      	sub	sp, #28
 80068f0:	bf18      	it	ne
 80068f2:	3604      	addne	r6, #4
 80068f4:	2500      	movs	r5, #0
 80068f6:	1f37      	subs	r7, r6, #4
 80068f8:	4682      	mov	sl, r0
 80068fa:	4690      	mov	r8, r2
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	f846 5c04 	str.w	r5, [r6, #-4]
 8006902:	46b9      	mov	r9, r7
 8006904:	463c      	mov	r4, r7
 8006906:	9502      	str	r5, [sp, #8]
 8006908:	46ab      	mov	fp, r5
 800690a:	784a      	ldrb	r2, [r1, #1]
 800690c:	1c4b      	adds	r3, r1, #1
 800690e:	9303      	str	r3, [sp, #12]
 8006910:	b342      	cbz	r2, 8006964 <__hexnan+0x88>
 8006912:	4610      	mov	r0, r2
 8006914:	9105      	str	r1, [sp, #20]
 8006916:	9204      	str	r2, [sp, #16]
 8006918:	f7ff fd94 	bl	8006444 <__hexdig_fun>
 800691c:	2800      	cmp	r0, #0
 800691e:	d151      	bne.n	80069c4 <__hexnan+0xe8>
 8006920:	9a04      	ldr	r2, [sp, #16]
 8006922:	9905      	ldr	r1, [sp, #20]
 8006924:	2a20      	cmp	r2, #32
 8006926:	d818      	bhi.n	800695a <__hexnan+0x7e>
 8006928:	9b02      	ldr	r3, [sp, #8]
 800692a:	459b      	cmp	fp, r3
 800692c:	dd13      	ble.n	8006956 <__hexnan+0x7a>
 800692e:	454c      	cmp	r4, r9
 8006930:	d206      	bcs.n	8006940 <__hexnan+0x64>
 8006932:	2d07      	cmp	r5, #7
 8006934:	dc04      	bgt.n	8006940 <__hexnan+0x64>
 8006936:	462a      	mov	r2, r5
 8006938:	4649      	mov	r1, r9
 800693a:	4620      	mov	r0, r4
 800693c:	f7ff ffa8 	bl	8006890 <L_shift>
 8006940:	4544      	cmp	r4, r8
 8006942:	d952      	bls.n	80069ea <__hexnan+0x10e>
 8006944:	2300      	movs	r3, #0
 8006946:	f1a4 0904 	sub.w	r9, r4, #4
 800694a:	f844 3c04 	str.w	r3, [r4, #-4]
 800694e:	f8cd b008 	str.w	fp, [sp, #8]
 8006952:	464c      	mov	r4, r9
 8006954:	461d      	mov	r5, r3
 8006956:	9903      	ldr	r1, [sp, #12]
 8006958:	e7d7      	b.n	800690a <__hexnan+0x2e>
 800695a:	2a29      	cmp	r2, #41	@ 0x29
 800695c:	d157      	bne.n	8006a0e <__hexnan+0x132>
 800695e:	3102      	adds	r1, #2
 8006960:	f8ca 1000 	str.w	r1, [sl]
 8006964:	f1bb 0f00 	cmp.w	fp, #0
 8006968:	d051      	beq.n	8006a0e <__hexnan+0x132>
 800696a:	454c      	cmp	r4, r9
 800696c:	d206      	bcs.n	800697c <__hexnan+0xa0>
 800696e:	2d07      	cmp	r5, #7
 8006970:	dc04      	bgt.n	800697c <__hexnan+0xa0>
 8006972:	462a      	mov	r2, r5
 8006974:	4649      	mov	r1, r9
 8006976:	4620      	mov	r0, r4
 8006978:	f7ff ff8a 	bl	8006890 <L_shift>
 800697c:	4544      	cmp	r4, r8
 800697e:	d936      	bls.n	80069ee <__hexnan+0x112>
 8006980:	f1a8 0204 	sub.w	r2, r8, #4
 8006984:	4623      	mov	r3, r4
 8006986:	f853 1b04 	ldr.w	r1, [r3], #4
 800698a:	f842 1f04 	str.w	r1, [r2, #4]!
 800698e:	429f      	cmp	r7, r3
 8006990:	d2f9      	bcs.n	8006986 <__hexnan+0xaa>
 8006992:	1b3b      	subs	r3, r7, r4
 8006994:	f023 0303 	bic.w	r3, r3, #3
 8006998:	3304      	adds	r3, #4
 800699a:	3401      	adds	r4, #1
 800699c:	3e03      	subs	r6, #3
 800699e:	42b4      	cmp	r4, r6
 80069a0:	bf88      	it	hi
 80069a2:	2304      	movhi	r3, #4
 80069a4:	4443      	add	r3, r8
 80069a6:	2200      	movs	r2, #0
 80069a8:	f843 2b04 	str.w	r2, [r3], #4
 80069ac:	429f      	cmp	r7, r3
 80069ae:	d2fb      	bcs.n	80069a8 <__hexnan+0xcc>
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	b91b      	cbnz	r3, 80069bc <__hexnan+0xe0>
 80069b4:	4547      	cmp	r7, r8
 80069b6:	d128      	bne.n	8006a0a <__hexnan+0x12e>
 80069b8:	2301      	movs	r3, #1
 80069ba:	603b      	str	r3, [r7, #0]
 80069bc:	2005      	movs	r0, #5
 80069be:	b007      	add	sp, #28
 80069c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c4:	3501      	adds	r5, #1
 80069c6:	2d08      	cmp	r5, #8
 80069c8:	f10b 0b01 	add.w	fp, fp, #1
 80069cc:	dd06      	ble.n	80069dc <__hexnan+0x100>
 80069ce:	4544      	cmp	r4, r8
 80069d0:	d9c1      	bls.n	8006956 <__hexnan+0x7a>
 80069d2:	2300      	movs	r3, #0
 80069d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80069d8:	2501      	movs	r5, #1
 80069da:	3c04      	subs	r4, #4
 80069dc:	6822      	ldr	r2, [r4, #0]
 80069de:	f000 000f 	and.w	r0, r0, #15
 80069e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80069e6:	6020      	str	r0, [r4, #0]
 80069e8:	e7b5      	b.n	8006956 <__hexnan+0x7a>
 80069ea:	2508      	movs	r5, #8
 80069ec:	e7b3      	b.n	8006956 <__hexnan+0x7a>
 80069ee:	9b01      	ldr	r3, [sp, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d0dd      	beq.n	80069b0 <__hexnan+0xd4>
 80069f4:	f1c3 0320 	rsb	r3, r3, #32
 80069f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069fc:	40da      	lsrs	r2, r3
 80069fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006a02:	4013      	ands	r3, r2
 8006a04:	f846 3c04 	str.w	r3, [r6, #-4]
 8006a08:	e7d2      	b.n	80069b0 <__hexnan+0xd4>
 8006a0a:	3f04      	subs	r7, #4
 8006a0c:	e7d0      	b.n	80069b0 <__hexnan+0xd4>
 8006a0e:	2004      	movs	r0, #4
 8006a10:	e7d5      	b.n	80069be <__hexnan+0xe2>
	...

08006a14 <malloc>:
 8006a14:	4b02      	ldr	r3, [pc, #8]	@ (8006a20 <malloc+0xc>)
 8006a16:	4601      	mov	r1, r0
 8006a18:	6818      	ldr	r0, [r3, #0]
 8006a1a:	f000 b825 	b.w	8006a68 <_malloc_r>
 8006a1e:	bf00      	nop
 8006a20:	20000188 	.word	0x20000188

08006a24 <sbrk_aligned>:
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	4e0f      	ldr	r6, [pc, #60]	@ (8006a64 <sbrk_aligned+0x40>)
 8006a28:	460c      	mov	r4, r1
 8006a2a:	6831      	ldr	r1, [r6, #0]
 8006a2c:	4605      	mov	r5, r0
 8006a2e:	b911      	cbnz	r1, 8006a36 <sbrk_aligned+0x12>
 8006a30:	f001 f92a 	bl	8007c88 <_sbrk_r>
 8006a34:	6030      	str	r0, [r6, #0]
 8006a36:	4621      	mov	r1, r4
 8006a38:	4628      	mov	r0, r5
 8006a3a:	f001 f925 	bl	8007c88 <_sbrk_r>
 8006a3e:	1c43      	adds	r3, r0, #1
 8006a40:	d103      	bne.n	8006a4a <sbrk_aligned+0x26>
 8006a42:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006a46:	4620      	mov	r0, r4
 8006a48:	bd70      	pop	{r4, r5, r6, pc}
 8006a4a:	1cc4      	adds	r4, r0, #3
 8006a4c:	f024 0403 	bic.w	r4, r4, #3
 8006a50:	42a0      	cmp	r0, r4
 8006a52:	d0f8      	beq.n	8006a46 <sbrk_aligned+0x22>
 8006a54:	1a21      	subs	r1, r4, r0
 8006a56:	4628      	mov	r0, r5
 8006a58:	f001 f916 	bl	8007c88 <_sbrk_r>
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d1f2      	bne.n	8006a46 <sbrk_aligned+0x22>
 8006a60:	e7ef      	b.n	8006a42 <sbrk_aligned+0x1e>
 8006a62:	bf00      	nop
 8006a64:	200043cc 	.word	0x200043cc

08006a68 <_malloc_r>:
 8006a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a6c:	1ccd      	adds	r5, r1, #3
 8006a6e:	f025 0503 	bic.w	r5, r5, #3
 8006a72:	3508      	adds	r5, #8
 8006a74:	2d0c      	cmp	r5, #12
 8006a76:	bf38      	it	cc
 8006a78:	250c      	movcc	r5, #12
 8006a7a:	2d00      	cmp	r5, #0
 8006a7c:	4606      	mov	r6, r0
 8006a7e:	db01      	blt.n	8006a84 <_malloc_r+0x1c>
 8006a80:	42a9      	cmp	r1, r5
 8006a82:	d904      	bls.n	8006a8e <_malloc_r+0x26>
 8006a84:	230c      	movs	r3, #12
 8006a86:	6033      	str	r3, [r6, #0]
 8006a88:	2000      	movs	r0, #0
 8006a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b64 <_malloc_r+0xfc>
 8006a92:	f000 f87b 	bl	8006b8c <__malloc_lock>
 8006a96:	f8d8 3000 	ldr.w	r3, [r8]
 8006a9a:	461c      	mov	r4, r3
 8006a9c:	bb44      	cbnz	r4, 8006af0 <_malloc_r+0x88>
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	4630      	mov	r0, r6
 8006aa2:	f7ff ffbf 	bl	8006a24 <sbrk_aligned>
 8006aa6:	1c43      	adds	r3, r0, #1
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	d158      	bne.n	8006b5e <_malloc_r+0xf6>
 8006aac:	f8d8 4000 	ldr.w	r4, [r8]
 8006ab0:	4627      	mov	r7, r4
 8006ab2:	2f00      	cmp	r7, #0
 8006ab4:	d143      	bne.n	8006b3e <_malloc_r+0xd6>
 8006ab6:	2c00      	cmp	r4, #0
 8006ab8:	d04b      	beq.n	8006b52 <_malloc_r+0xea>
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	4639      	mov	r1, r7
 8006abe:	4630      	mov	r0, r6
 8006ac0:	eb04 0903 	add.w	r9, r4, r3
 8006ac4:	f001 f8e0 	bl	8007c88 <_sbrk_r>
 8006ac8:	4581      	cmp	r9, r0
 8006aca:	d142      	bne.n	8006b52 <_malloc_r+0xea>
 8006acc:	6821      	ldr	r1, [r4, #0]
 8006ace:	1a6d      	subs	r5, r5, r1
 8006ad0:	4629      	mov	r1, r5
 8006ad2:	4630      	mov	r0, r6
 8006ad4:	f7ff ffa6 	bl	8006a24 <sbrk_aligned>
 8006ad8:	3001      	adds	r0, #1
 8006ada:	d03a      	beq.n	8006b52 <_malloc_r+0xea>
 8006adc:	6823      	ldr	r3, [r4, #0]
 8006ade:	442b      	add	r3, r5
 8006ae0:	6023      	str	r3, [r4, #0]
 8006ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ae6:	685a      	ldr	r2, [r3, #4]
 8006ae8:	bb62      	cbnz	r2, 8006b44 <_malloc_r+0xdc>
 8006aea:	f8c8 7000 	str.w	r7, [r8]
 8006aee:	e00f      	b.n	8006b10 <_malloc_r+0xa8>
 8006af0:	6822      	ldr	r2, [r4, #0]
 8006af2:	1b52      	subs	r2, r2, r5
 8006af4:	d420      	bmi.n	8006b38 <_malloc_r+0xd0>
 8006af6:	2a0b      	cmp	r2, #11
 8006af8:	d917      	bls.n	8006b2a <_malloc_r+0xc2>
 8006afa:	1961      	adds	r1, r4, r5
 8006afc:	42a3      	cmp	r3, r4
 8006afe:	6025      	str	r5, [r4, #0]
 8006b00:	bf18      	it	ne
 8006b02:	6059      	strne	r1, [r3, #4]
 8006b04:	6863      	ldr	r3, [r4, #4]
 8006b06:	bf08      	it	eq
 8006b08:	f8c8 1000 	streq.w	r1, [r8]
 8006b0c:	5162      	str	r2, [r4, r5]
 8006b0e:	604b      	str	r3, [r1, #4]
 8006b10:	4630      	mov	r0, r6
 8006b12:	f000 f841 	bl	8006b98 <__malloc_unlock>
 8006b16:	f104 000b 	add.w	r0, r4, #11
 8006b1a:	1d23      	adds	r3, r4, #4
 8006b1c:	f020 0007 	bic.w	r0, r0, #7
 8006b20:	1ac2      	subs	r2, r0, r3
 8006b22:	bf1c      	itt	ne
 8006b24:	1a1b      	subne	r3, r3, r0
 8006b26:	50a3      	strne	r3, [r4, r2]
 8006b28:	e7af      	b.n	8006a8a <_malloc_r+0x22>
 8006b2a:	6862      	ldr	r2, [r4, #4]
 8006b2c:	42a3      	cmp	r3, r4
 8006b2e:	bf0c      	ite	eq
 8006b30:	f8c8 2000 	streq.w	r2, [r8]
 8006b34:	605a      	strne	r2, [r3, #4]
 8006b36:	e7eb      	b.n	8006b10 <_malloc_r+0xa8>
 8006b38:	4623      	mov	r3, r4
 8006b3a:	6864      	ldr	r4, [r4, #4]
 8006b3c:	e7ae      	b.n	8006a9c <_malloc_r+0x34>
 8006b3e:	463c      	mov	r4, r7
 8006b40:	687f      	ldr	r7, [r7, #4]
 8006b42:	e7b6      	b.n	8006ab2 <_malloc_r+0x4a>
 8006b44:	461a      	mov	r2, r3
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	42a3      	cmp	r3, r4
 8006b4a:	d1fb      	bne.n	8006b44 <_malloc_r+0xdc>
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	6053      	str	r3, [r2, #4]
 8006b50:	e7de      	b.n	8006b10 <_malloc_r+0xa8>
 8006b52:	230c      	movs	r3, #12
 8006b54:	6033      	str	r3, [r6, #0]
 8006b56:	4630      	mov	r0, r6
 8006b58:	f000 f81e 	bl	8006b98 <__malloc_unlock>
 8006b5c:	e794      	b.n	8006a88 <_malloc_r+0x20>
 8006b5e:	6005      	str	r5, [r0, #0]
 8006b60:	e7d6      	b.n	8006b10 <_malloc_r+0xa8>
 8006b62:	bf00      	nop
 8006b64:	200043d0 	.word	0x200043d0

08006b68 <__ascii_mbtowc>:
 8006b68:	b082      	sub	sp, #8
 8006b6a:	b901      	cbnz	r1, 8006b6e <__ascii_mbtowc+0x6>
 8006b6c:	a901      	add	r1, sp, #4
 8006b6e:	b142      	cbz	r2, 8006b82 <__ascii_mbtowc+0x1a>
 8006b70:	b14b      	cbz	r3, 8006b86 <__ascii_mbtowc+0x1e>
 8006b72:	7813      	ldrb	r3, [r2, #0]
 8006b74:	600b      	str	r3, [r1, #0]
 8006b76:	7812      	ldrb	r2, [r2, #0]
 8006b78:	1e10      	subs	r0, r2, #0
 8006b7a:	bf18      	it	ne
 8006b7c:	2001      	movne	r0, #1
 8006b7e:	b002      	add	sp, #8
 8006b80:	4770      	bx	lr
 8006b82:	4610      	mov	r0, r2
 8006b84:	e7fb      	b.n	8006b7e <__ascii_mbtowc+0x16>
 8006b86:	f06f 0001 	mvn.w	r0, #1
 8006b8a:	e7f8      	b.n	8006b7e <__ascii_mbtowc+0x16>

08006b8c <__malloc_lock>:
 8006b8c:	4801      	ldr	r0, [pc, #4]	@ (8006b94 <__malloc_lock+0x8>)
 8006b8e:	f7ff bb7e 	b.w	800628e <__retarget_lock_acquire_recursive>
 8006b92:	bf00      	nop
 8006b94:	200043c8 	.word	0x200043c8

08006b98 <__malloc_unlock>:
 8006b98:	4801      	ldr	r0, [pc, #4]	@ (8006ba0 <__malloc_unlock+0x8>)
 8006b9a:	f7ff bb79 	b.w	8006290 <__retarget_lock_release_recursive>
 8006b9e:	bf00      	nop
 8006ba0:	200043c8 	.word	0x200043c8

08006ba4 <_Balloc>:
 8006ba4:	b570      	push	{r4, r5, r6, lr}
 8006ba6:	69c6      	ldr	r6, [r0, #28]
 8006ba8:	4604      	mov	r4, r0
 8006baa:	460d      	mov	r5, r1
 8006bac:	b976      	cbnz	r6, 8006bcc <_Balloc+0x28>
 8006bae:	2010      	movs	r0, #16
 8006bb0:	f7ff ff30 	bl	8006a14 <malloc>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	61e0      	str	r0, [r4, #28]
 8006bb8:	b920      	cbnz	r0, 8006bc4 <_Balloc+0x20>
 8006bba:	4b18      	ldr	r3, [pc, #96]	@ (8006c1c <_Balloc+0x78>)
 8006bbc:	4818      	ldr	r0, [pc, #96]	@ (8006c20 <_Balloc+0x7c>)
 8006bbe:	216b      	movs	r1, #107	@ 0x6b
 8006bc0:	f7ff fb86 	bl	80062d0 <__assert_func>
 8006bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bc8:	6006      	str	r6, [r0, #0]
 8006bca:	60c6      	str	r6, [r0, #12]
 8006bcc:	69e6      	ldr	r6, [r4, #28]
 8006bce:	68f3      	ldr	r3, [r6, #12]
 8006bd0:	b183      	cbz	r3, 8006bf4 <_Balloc+0x50>
 8006bd2:	69e3      	ldr	r3, [r4, #28]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006bda:	b9b8      	cbnz	r0, 8006c0c <_Balloc+0x68>
 8006bdc:	2101      	movs	r1, #1
 8006bde:	fa01 f605 	lsl.w	r6, r1, r5
 8006be2:	1d72      	adds	r2, r6, #5
 8006be4:	0092      	lsls	r2, r2, #2
 8006be6:	4620      	mov	r0, r4
 8006be8:	f001 f865 	bl	8007cb6 <_calloc_r>
 8006bec:	b160      	cbz	r0, 8006c08 <_Balloc+0x64>
 8006bee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bf2:	e00e      	b.n	8006c12 <_Balloc+0x6e>
 8006bf4:	2221      	movs	r2, #33	@ 0x21
 8006bf6:	2104      	movs	r1, #4
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f001 f85c 	bl	8007cb6 <_calloc_r>
 8006bfe:	69e3      	ldr	r3, [r4, #28]
 8006c00:	60f0      	str	r0, [r6, #12]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1e4      	bne.n	8006bd2 <_Balloc+0x2e>
 8006c08:	2000      	movs	r0, #0
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}
 8006c0c:	6802      	ldr	r2, [r0, #0]
 8006c0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c12:	2300      	movs	r3, #0
 8006c14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c18:	e7f7      	b.n	8006c0a <_Balloc+0x66>
 8006c1a:	bf00      	nop
 8006c1c:	08008336 	.word	0x08008336
 8006c20:	0800845c 	.word	0x0800845c

08006c24 <_Bfree>:
 8006c24:	b570      	push	{r4, r5, r6, lr}
 8006c26:	69c6      	ldr	r6, [r0, #28]
 8006c28:	4605      	mov	r5, r0
 8006c2a:	460c      	mov	r4, r1
 8006c2c:	b976      	cbnz	r6, 8006c4c <_Bfree+0x28>
 8006c2e:	2010      	movs	r0, #16
 8006c30:	f7ff fef0 	bl	8006a14 <malloc>
 8006c34:	4602      	mov	r2, r0
 8006c36:	61e8      	str	r0, [r5, #28]
 8006c38:	b920      	cbnz	r0, 8006c44 <_Bfree+0x20>
 8006c3a:	4b09      	ldr	r3, [pc, #36]	@ (8006c60 <_Bfree+0x3c>)
 8006c3c:	4809      	ldr	r0, [pc, #36]	@ (8006c64 <_Bfree+0x40>)
 8006c3e:	218f      	movs	r1, #143	@ 0x8f
 8006c40:	f7ff fb46 	bl	80062d0 <__assert_func>
 8006c44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c48:	6006      	str	r6, [r0, #0]
 8006c4a:	60c6      	str	r6, [r0, #12]
 8006c4c:	b13c      	cbz	r4, 8006c5e <_Bfree+0x3a>
 8006c4e:	69eb      	ldr	r3, [r5, #28]
 8006c50:	6862      	ldr	r2, [r4, #4]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c58:	6021      	str	r1, [r4, #0]
 8006c5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c5e:	bd70      	pop	{r4, r5, r6, pc}
 8006c60:	08008336 	.word	0x08008336
 8006c64:	0800845c 	.word	0x0800845c

08006c68 <__multadd>:
 8006c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c6c:	690d      	ldr	r5, [r1, #16]
 8006c6e:	4607      	mov	r7, r0
 8006c70:	460c      	mov	r4, r1
 8006c72:	461e      	mov	r6, r3
 8006c74:	f101 0c14 	add.w	ip, r1, #20
 8006c78:	2000      	movs	r0, #0
 8006c7a:	f8dc 3000 	ldr.w	r3, [ip]
 8006c7e:	b299      	uxth	r1, r3
 8006c80:	fb02 6101 	mla	r1, r2, r1, r6
 8006c84:	0c1e      	lsrs	r6, r3, #16
 8006c86:	0c0b      	lsrs	r3, r1, #16
 8006c88:	fb02 3306 	mla	r3, r2, r6, r3
 8006c8c:	b289      	uxth	r1, r1
 8006c8e:	3001      	adds	r0, #1
 8006c90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c94:	4285      	cmp	r5, r0
 8006c96:	f84c 1b04 	str.w	r1, [ip], #4
 8006c9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c9e:	dcec      	bgt.n	8006c7a <__multadd+0x12>
 8006ca0:	b30e      	cbz	r6, 8006ce6 <__multadd+0x7e>
 8006ca2:	68a3      	ldr	r3, [r4, #8]
 8006ca4:	42ab      	cmp	r3, r5
 8006ca6:	dc19      	bgt.n	8006cdc <__multadd+0x74>
 8006ca8:	6861      	ldr	r1, [r4, #4]
 8006caa:	4638      	mov	r0, r7
 8006cac:	3101      	adds	r1, #1
 8006cae:	f7ff ff79 	bl	8006ba4 <_Balloc>
 8006cb2:	4680      	mov	r8, r0
 8006cb4:	b928      	cbnz	r0, 8006cc2 <__multadd+0x5a>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8006cec <__multadd+0x84>)
 8006cba:	480d      	ldr	r0, [pc, #52]	@ (8006cf0 <__multadd+0x88>)
 8006cbc:	21ba      	movs	r1, #186	@ 0xba
 8006cbe:	f7ff fb07 	bl	80062d0 <__assert_func>
 8006cc2:	6922      	ldr	r2, [r4, #16]
 8006cc4:	3202      	adds	r2, #2
 8006cc6:	f104 010c 	add.w	r1, r4, #12
 8006cca:	0092      	lsls	r2, r2, #2
 8006ccc:	300c      	adds	r0, #12
 8006cce:	f7ff fae8 	bl	80062a2 <memcpy>
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	4638      	mov	r0, r7
 8006cd6:	f7ff ffa5 	bl	8006c24 <_Bfree>
 8006cda:	4644      	mov	r4, r8
 8006cdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ce0:	3501      	adds	r5, #1
 8006ce2:	615e      	str	r6, [r3, #20]
 8006ce4:	6125      	str	r5, [r4, #16]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cec:	080083eb 	.word	0x080083eb
 8006cf0:	0800845c 	.word	0x0800845c

08006cf4 <__s2b>:
 8006cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf8:	460c      	mov	r4, r1
 8006cfa:	4615      	mov	r5, r2
 8006cfc:	461f      	mov	r7, r3
 8006cfe:	2209      	movs	r2, #9
 8006d00:	3308      	adds	r3, #8
 8006d02:	4606      	mov	r6, r0
 8006d04:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d08:	2100      	movs	r1, #0
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	db09      	blt.n	8006d24 <__s2b+0x30>
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ff47 	bl	8006ba4 <_Balloc>
 8006d16:	b940      	cbnz	r0, 8006d2a <__s2b+0x36>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	4b19      	ldr	r3, [pc, #100]	@ (8006d80 <__s2b+0x8c>)
 8006d1c:	4819      	ldr	r0, [pc, #100]	@ (8006d84 <__s2b+0x90>)
 8006d1e:	21d3      	movs	r1, #211	@ 0xd3
 8006d20:	f7ff fad6 	bl	80062d0 <__assert_func>
 8006d24:	0052      	lsls	r2, r2, #1
 8006d26:	3101      	adds	r1, #1
 8006d28:	e7f0      	b.n	8006d0c <__s2b+0x18>
 8006d2a:	9b08      	ldr	r3, [sp, #32]
 8006d2c:	6143      	str	r3, [r0, #20]
 8006d2e:	2d09      	cmp	r5, #9
 8006d30:	f04f 0301 	mov.w	r3, #1
 8006d34:	6103      	str	r3, [r0, #16]
 8006d36:	dd16      	ble.n	8006d66 <__s2b+0x72>
 8006d38:	f104 0909 	add.w	r9, r4, #9
 8006d3c:	46c8      	mov	r8, r9
 8006d3e:	442c      	add	r4, r5
 8006d40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d44:	4601      	mov	r1, r0
 8006d46:	3b30      	subs	r3, #48	@ 0x30
 8006d48:	220a      	movs	r2, #10
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	f7ff ff8c 	bl	8006c68 <__multadd>
 8006d50:	45a0      	cmp	r8, r4
 8006d52:	d1f5      	bne.n	8006d40 <__s2b+0x4c>
 8006d54:	f1a5 0408 	sub.w	r4, r5, #8
 8006d58:	444c      	add	r4, r9
 8006d5a:	1b2d      	subs	r5, r5, r4
 8006d5c:	1963      	adds	r3, r4, r5
 8006d5e:	42bb      	cmp	r3, r7
 8006d60:	db04      	blt.n	8006d6c <__s2b+0x78>
 8006d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d66:	340a      	adds	r4, #10
 8006d68:	2509      	movs	r5, #9
 8006d6a:	e7f6      	b.n	8006d5a <__s2b+0x66>
 8006d6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d70:	4601      	mov	r1, r0
 8006d72:	3b30      	subs	r3, #48	@ 0x30
 8006d74:	220a      	movs	r2, #10
 8006d76:	4630      	mov	r0, r6
 8006d78:	f7ff ff76 	bl	8006c68 <__multadd>
 8006d7c:	e7ee      	b.n	8006d5c <__s2b+0x68>
 8006d7e:	bf00      	nop
 8006d80:	080083eb 	.word	0x080083eb
 8006d84:	0800845c 	.word	0x0800845c

08006d88 <__hi0bits>:
 8006d88:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	bf36      	itet	cc
 8006d90:	0403      	lslcc	r3, r0, #16
 8006d92:	2000      	movcs	r0, #0
 8006d94:	2010      	movcc	r0, #16
 8006d96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d9a:	bf3c      	itt	cc
 8006d9c:	021b      	lslcc	r3, r3, #8
 8006d9e:	3008      	addcc	r0, #8
 8006da0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006da4:	bf3c      	itt	cc
 8006da6:	011b      	lslcc	r3, r3, #4
 8006da8:	3004      	addcc	r0, #4
 8006daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dae:	bf3c      	itt	cc
 8006db0:	009b      	lslcc	r3, r3, #2
 8006db2:	3002      	addcc	r0, #2
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	db05      	blt.n	8006dc4 <__hi0bits+0x3c>
 8006db8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006dbc:	f100 0001 	add.w	r0, r0, #1
 8006dc0:	bf08      	it	eq
 8006dc2:	2020      	moveq	r0, #32
 8006dc4:	4770      	bx	lr

08006dc6 <__lo0bits>:
 8006dc6:	6803      	ldr	r3, [r0, #0]
 8006dc8:	4602      	mov	r2, r0
 8006dca:	f013 0007 	ands.w	r0, r3, #7
 8006dce:	d00b      	beq.n	8006de8 <__lo0bits+0x22>
 8006dd0:	07d9      	lsls	r1, r3, #31
 8006dd2:	d421      	bmi.n	8006e18 <__lo0bits+0x52>
 8006dd4:	0798      	lsls	r0, r3, #30
 8006dd6:	bf49      	itett	mi
 8006dd8:	085b      	lsrmi	r3, r3, #1
 8006dda:	089b      	lsrpl	r3, r3, #2
 8006ddc:	2001      	movmi	r0, #1
 8006dde:	6013      	strmi	r3, [r2, #0]
 8006de0:	bf5c      	itt	pl
 8006de2:	6013      	strpl	r3, [r2, #0]
 8006de4:	2002      	movpl	r0, #2
 8006de6:	4770      	bx	lr
 8006de8:	b299      	uxth	r1, r3
 8006dea:	b909      	cbnz	r1, 8006df0 <__lo0bits+0x2a>
 8006dec:	0c1b      	lsrs	r3, r3, #16
 8006dee:	2010      	movs	r0, #16
 8006df0:	b2d9      	uxtb	r1, r3
 8006df2:	b909      	cbnz	r1, 8006df8 <__lo0bits+0x32>
 8006df4:	3008      	adds	r0, #8
 8006df6:	0a1b      	lsrs	r3, r3, #8
 8006df8:	0719      	lsls	r1, r3, #28
 8006dfa:	bf04      	itt	eq
 8006dfc:	091b      	lsreq	r3, r3, #4
 8006dfe:	3004      	addeq	r0, #4
 8006e00:	0799      	lsls	r1, r3, #30
 8006e02:	bf04      	itt	eq
 8006e04:	089b      	lsreq	r3, r3, #2
 8006e06:	3002      	addeq	r0, #2
 8006e08:	07d9      	lsls	r1, r3, #31
 8006e0a:	d403      	bmi.n	8006e14 <__lo0bits+0x4e>
 8006e0c:	085b      	lsrs	r3, r3, #1
 8006e0e:	f100 0001 	add.w	r0, r0, #1
 8006e12:	d003      	beq.n	8006e1c <__lo0bits+0x56>
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	4770      	bx	lr
 8006e18:	2000      	movs	r0, #0
 8006e1a:	4770      	bx	lr
 8006e1c:	2020      	movs	r0, #32
 8006e1e:	4770      	bx	lr

08006e20 <__i2b>:
 8006e20:	b510      	push	{r4, lr}
 8006e22:	460c      	mov	r4, r1
 8006e24:	2101      	movs	r1, #1
 8006e26:	f7ff febd 	bl	8006ba4 <_Balloc>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	b928      	cbnz	r0, 8006e3a <__i2b+0x1a>
 8006e2e:	4b05      	ldr	r3, [pc, #20]	@ (8006e44 <__i2b+0x24>)
 8006e30:	4805      	ldr	r0, [pc, #20]	@ (8006e48 <__i2b+0x28>)
 8006e32:	f240 1145 	movw	r1, #325	@ 0x145
 8006e36:	f7ff fa4b 	bl	80062d0 <__assert_func>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	6144      	str	r4, [r0, #20]
 8006e3e:	6103      	str	r3, [r0, #16]
 8006e40:	bd10      	pop	{r4, pc}
 8006e42:	bf00      	nop
 8006e44:	080083eb 	.word	0x080083eb
 8006e48:	0800845c 	.word	0x0800845c

08006e4c <__multiply>:
 8006e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e50:	4617      	mov	r7, r2
 8006e52:	690a      	ldr	r2, [r1, #16]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	bfa8      	it	ge
 8006e5a:	463b      	movge	r3, r7
 8006e5c:	4689      	mov	r9, r1
 8006e5e:	bfa4      	itt	ge
 8006e60:	460f      	movge	r7, r1
 8006e62:	4699      	movge	r9, r3
 8006e64:	693d      	ldr	r5, [r7, #16]
 8006e66:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	6879      	ldr	r1, [r7, #4]
 8006e6e:	eb05 060a 	add.w	r6, r5, sl
 8006e72:	42b3      	cmp	r3, r6
 8006e74:	b085      	sub	sp, #20
 8006e76:	bfb8      	it	lt
 8006e78:	3101      	addlt	r1, #1
 8006e7a:	f7ff fe93 	bl	8006ba4 <_Balloc>
 8006e7e:	b930      	cbnz	r0, 8006e8e <__multiply+0x42>
 8006e80:	4602      	mov	r2, r0
 8006e82:	4b41      	ldr	r3, [pc, #260]	@ (8006f88 <__multiply+0x13c>)
 8006e84:	4841      	ldr	r0, [pc, #260]	@ (8006f8c <__multiply+0x140>)
 8006e86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e8a:	f7ff fa21 	bl	80062d0 <__assert_func>
 8006e8e:	f100 0414 	add.w	r4, r0, #20
 8006e92:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006e96:	4623      	mov	r3, r4
 8006e98:	2200      	movs	r2, #0
 8006e9a:	4573      	cmp	r3, lr
 8006e9c:	d320      	bcc.n	8006ee0 <__multiply+0x94>
 8006e9e:	f107 0814 	add.w	r8, r7, #20
 8006ea2:	f109 0114 	add.w	r1, r9, #20
 8006ea6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006eaa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006eae:	9302      	str	r3, [sp, #8]
 8006eb0:	1beb      	subs	r3, r5, r7
 8006eb2:	3b15      	subs	r3, #21
 8006eb4:	f023 0303 	bic.w	r3, r3, #3
 8006eb8:	3304      	adds	r3, #4
 8006eba:	3715      	adds	r7, #21
 8006ebc:	42bd      	cmp	r5, r7
 8006ebe:	bf38      	it	cc
 8006ec0:	2304      	movcc	r3, #4
 8006ec2:	9301      	str	r3, [sp, #4]
 8006ec4:	9b02      	ldr	r3, [sp, #8]
 8006ec6:	9103      	str	r1, [sp, #12]
 8006ec8:	428b      	cmp	r3, r1
 8006eca:	d80c      	bhi.n	8006ee6 <__multiply+0x9a>
 8006ecc:	2e00      	cmp	r6, #0
 8006ece:	dd03      	ble.n	8006ed8 <__multiply+0x8c>
 8006ed0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d055      	beq.n	8006f84 <__multiply+0x138>
 8006ed8:	6106      	str	r6, [r0, #16]
 8006eda:	b005      	add	sp, #20
 8006edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee0:	f843 2b04 	str.w	r2, [r3], #4
 8006ee4:	e7d9      	b.n	8006e9a <__multiply+0x4e>
 8006ee6:	f8b1 a000 	ldrh.w	sl, [r1]
 8006eea:	f1ba 0f00 	cmp.w	sl, #0
 8006eee:	d01f      	beq.n	8006f30 <__multiply+0xe4>
 8006ef0:	46c4      	mov	ip, r8
 8006ef2:	46a1      	mov	r9, r4
 8006ef4:	2700      	movs	r7, #0
 8006ef6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006efa:	f8d9 3000 	ldr.w	r3, [r9]
 8006efe:	fa1f fb82 	uxth.w	fp, r2
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f08:	443b      	add	r3, r7
 8006f0a:	f8d9 7000 	ldr.w	r7, [r9]
 8006f0e:	0c12      	lsrs	r2, r2, #16
 8006f10:	0c3f      	lsrs	r7, r7, #16
 8006f12:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f20:	4565      	cmp	r5, ip
 8006f22:	f849 3b04 	str.w	r3, [r9], #4
 8006f26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f2a:	d8e4      	bhi.n	8006ef6 <__multiply+0xaa>
 8006f2c:	9b01      	ldr	r3, [sp, #4]
 8006f2e:	50e7      	str	r7, [r4, r3]
 8006f30:	9b03      	ldr	r3, [sp, #12]
 8006f32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f36:	3104      	adds	r1, #4
 8006f38:	f1b9 0f00 	cmp.w	r9, #0
 8006f3c:	d020      	beq.n	8006f80 <__multiply+0x134>
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	4647      	mov	r7, r8
 8006f42:	46a4      	mov	ip, r4
 8006f44:	f04f 0a00 	mov.w	sl, #0
 8006f48:	f8b7 b000 	ldrh.w	fp, [r7]
 8006f4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006f50:	fb09 220b 	mla	r2, r9, fp, r2
 8006f54:	4452      	add	r2, sl
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f5c:	f84c 3b04 	str.w	r3, [ip], #4
 8006f60:	f857 3b04 	ldr.w	r3, [r7], #4
 8006f64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f68:	f8bc 3000 	ldrh.w	r3, [ip]
 8006f6c:	fb09 330a 	mla	r3, r9, sl, r3
 8006f70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f74:	42bd      	cmp	r5, r7
 8006f76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f7a:	d8e5      	bhi.n	8006f48 <__multiply+0xfc>
 8006f7c:	9a01      	ldr	r2, [sp, #4]
 8006f7e:	50a3      	str	r3, [r4, r2]
 8006f80:	3404      	adds	r4, #4
 8006f82:	e79f      	b.n	8006ec4 <__multiply+0x78>
 8006f84:	3e01      	subs	r6, #1
 8006f86:	e7a1      	b.n	8006ecc <__multiply+0x80>
 8006f88:	080083eb 	.word	0x080083eb
 8006f8c:	0800845c 	.word	0x0800845c

08006f90 <__pow5mult>:
 8006f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f94:	4615      	mov	r5, r2
 8006f96:	f012 0203 	ands.w	r2, r2, #3
 8006f9a:	4607      	mov	r7, r0
 8006f9c:	460e      	mov	r6, r1
 8006f9e:	d007      	beq.n	8006fb0 <__pow5mult+0x20>
 8006fa0:	4c25      	ldr	r4, [pc, #148]	@ (8007038 <__pow5mult+0xa8>)
 8006fa2:	3a01      	subs	r2, #1
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006faa:	f7ff fe5d 	bl	8006c68 <__multadd>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	10ad      	asrs	r5, r5, #2
 8006fb2:	d03d      	beq.n	8007030 <__pow5mult+0xa0>
 8006fb4:	69fc      	ldr	r4, [r7, #28]
 8006fb6:	b97c      	cbnz	r4, 8006fd8 <__pow5mult+0x48>
 8006fb8:	2010      	movs	r0, #16
 8006fba:	f7ff fd2b 	bl	8006a14 <malloc>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	61f8      	str	r0, [r7, #28]
 8006fc2:	b928      	cbnz	r0, 8006fd0 <__pow5mult+0x40>
 8006fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800703c <__pow5mult+0xac>)
 8006fc6:	481e      	ldr	r0, [pc, #120]	@ (8007040 <__pow5mult+0xb0>)
 8006fc8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006fcc:	f7ff f980 	bl	80062d0 <__assert_func>
 8006fd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fd4:	6004      	str	r4, [r0, #0]
 8006fd6:	60c4      	str	r4, [r0, #12]
 8006fd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006fdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fe0:	b94c      	cbnz	r4, 8006ff6 <__pow5mult+0x66>
 8006fe2:	f240 2171 	movw	r1, #625	@ 0x271
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	f7ff ff1a 	bl	8006e20 <__i2b>
 8006fec:	2300      	movs	r3, #0
 8006fee:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	6003      	str	r3, [r0, #0]
 8006ff6:	f04f 0900 	mov.w	r9, #0
 8006ffa:	07eb      	lsls	r3, r5, #31
 8006ffc:	d50a      	bpl.n	8007014 <__pow5mult+0x84>
 8006ffe:	4631      	mov	r1, r6
 8007000:	4622      	mov	r2, r4
 8007002:	4638      	mov	r0, r7
 8007004:	f7ff ff22 	bl	8006e4c <__multiply>
 8007008:	4631      	mov	r1, r6
 800700a:	4680      	mov	r8, r0
 800700c:	4638      	mov	r0, r7
 800700e:	f7ff fe09 	bl	8006c24 <_Bfree>
 8007012:	4646      	mov	r6, r8
 8007014:	106d      	asrs	r5, r5, #1
 8007016:	d00b      	beq.n	8007030 <__pow5mult+0xa0>
 8007018:	6820      	ldr	r0, [r4, #0]
 800701a:	b938      	cbnz	r0, 800702c <__pow5mult+0x9c>
 800701c:	4622      	mov	r2, r4
 800701e:	4621      	mov	r1, r4
 8007020:	4638      	mov	r0, r7
 8007022:	f7ff ff13 	bl	8006e4c <__multiply>
 8007026:	6020      	str	r0, [r4, #0]
 8007028:	f8c0 9000 	str.w	r9, [r0]
 800702c:	4604      	mov	r4, r0
 800702e:	e7e4      	b.n	8006ffa <__pow5mult+0x6a>
 8007030:	4630      	mov	r0, r6
 8007032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007036:	bf00      	nop
 8007038:	08008538 	.word	0x08008538
 800703c:	08008336 	.word	0x08008336
 8007040:	0800845c 	.word	0x0800845c

08007044 <__lshift>:
 8007044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	460c      	mov	r4, r1
 800704a:	6849      	ldr	r1, [r1, #4]
 800704c:	6923      	ldr	r3, [r4, #16]
 800704e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007052:	68a3      	ldr	r3, [r4, #8]
 8007054:	4607      	mov	r7, r0
 8007056:	4691      	mov	r9, r2
 8007058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800705c:	f108 0601 	add.w	r6, r8, #1
 8007060:	42b3      	cmp	r3, r6
 8007062:	db0b      	blt.n	800707c <__lshift+0x38>
 8007064:	4638      	mov	r0, r7
 8007066:	f7ff fd9d 	bl	8006ba4 <_Balloc>
 800706a:	4605      	mov	r5, r0
 800706c:	b948      	cbnz	r0, 8007082 <__lshift+0x3e>
 800706e:	4602      	mov	r2, r0
 8007070:	4b28      	ldr	r3, [pc, #160]	@ (8007114 <__lshift+0xd0>)
 8007072:	4829      	ldr	r0, [pc, #164]	@ (8007118 <__lshift+0xd4>)
 8007074:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007078:	f7ff f92a 	bl	80062d0 <__assert_func>
 800707c:	3101      	adds	r1, #1
 800707e:	005b      	lsls	r3, r3, #1
 8007080:	e7ee      	b.n	8007060 <__lshift+0x1c>
 8007082:	2300      	movs	r3, #0
 8007084:	f100 0114 	add.w	r1, r0, #20
 8007088:	f100 0210 	add.w	r2, r0, #16
 800708c:	4618      	mov	r0, r3
 800708e:	4553      	cmp	r3, sl
 8007090:	db33      	blt.n	80070fa <__lshift+0xb6>
 8007092:	6920      	ldr	r0, [r4, #16]
 8007094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007098:	f104 0314 	add.w	r3, r4, #20
 800709c:	f019 091f 	ands.w	r9, r9, #31
 80070a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070a8:	d02b      	beq.n	8007102 <__lshift+0xbe>
 80070aa:	f1c9 0e20 	rsb	lr, r9, #32
 80070ae:	468a      	mov	sl, r1
 80070b0:	2200      	movs	r2, #0
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	fa00 f009 	lsl.w	r0, r0, r9
 80070b8:	4310      	orrs	r0, r2
 80070ba:	f84a 0b04 	str.w	r0, [sl], #4
 80070be:	f853 2b04 	ldr.w	r2, [r3], #4
 80070c2:	459c      	cmp	ip, r3
 80070c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80070c8:	d8f3      	bhi.n	80070b2 <__lshift+0x6e>
 80070ca:	ebac 0304 	sub.w	r3, ip, r4
 80070ce:	3b15      	subs	r3, #21
 80070d0:	f023 0303 	bic.w	r3, r3, #3
 80070d4:	3304      	adds	r3, #4
 80070d6:	f104 0015 	add.w	r0, r4, #21
 80070da:	4560      	cmp	r0, ip
 80070dc:	bf88      	it	hi
 80070de:	2304      	movhi	r3, #4
 80070e0:	50ca      	str	r2, [r1, r3]
 80070e2:	b10a      	cbz	r2, 80070e8 <__lshift+0xa4>
 80070e4:	f108 0602 	add.w	r6, r8, #2
 80070e8:	3e01      	subs	r6, #1
 80070ea:	4638      	mov	r0, r7
 80070ec:	612e      	str	r6, [r5, #16]
 80070ee:	4621      	mov	r1, r4
 80070f0:	f7ff fd98 	bl	8006c24 <_Bfree>
 80070f4:	4628      	mov	r0, r5
 80070f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80070fe:	3301      	adds	r3, #1
 8007100:	e7c5      	b.n	800708e <__lshift+0x4a>
 8007102:	3904      	subs	r1, #4
 8007104:	f853 2b04 	ldr.w	r2, [r3], #4
 8007108:	f841 2f04 	str.w	r2, [r1, #4]!
 800710c:	459c      	cmp	ip, r3
 800710e:	d8f9      	bhi.n	8007104 <__lshift+0xc0>
 8007110:	e7ea      	b.n	80070e8 <__lshift+0xa4>
 8007112:	bf00      	nop
 8007114:	080083eb 	.word	0x080083eb
 8007118:	0800845c 	.word	0x0800845c

0800711c <__mcmp>:
 800711c:	690a      	ldr	r2, [r1, #16]
 800711e:	4603      	mov	r3, r0
 8007120:	6900      	ldr	r0, [r0, #16]
 8007122:	1a80      	subs	r0, r0, r2
 8007124:	b530      	push	{r4, r5, lr}
 8007126:	d10e      	bne.n	8007146 <__mcmp+0x2a>
 8007128:	3314      	adds	r3, #20
 800712a:	3114      	adds	r1, #20
 800712c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007130:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007134:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007138:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800713c:	4295      	cmp	r5, r2
 800713e:	d003      	beq.n	8007148 <__mcmp+0x2c>
 8007140:	d205      	bcs.n	800714e <__mcmp+0x32>
 8007142:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007146:	bd30      	pop	{r4, r5, pc}
 8007148:	42a3      	cmp	r3, r4
 800714a:	d3f3      	bcc.n	8007134 <__mcmp+0x18>
 800714c:	e7fb      	b.n	8007146 <__mcmp+0x2a>
 800714e:	2001      	movs	r0, #1
 8007150:	e7f9      	b.n	8007146 <__mcmp+0x2a>
	...

08007154 <__mdiff>:
 8007154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	4689      	mov	r9, r1
 800715a:	4606      	mov	r6, r0
 800715c:	4611      	mov	r1, r2
 800715e:	4648      	mov	r0, r9
 8007160:	4614      	mov	r4, r2
 8007162:	f7ff ffdb 	bl	800711c <__mcmp>
 8007166:	1e05      	subs	r5, r0, #0
 8007168:	d112      	bne.n	8007190 <__mdiff+0x3c>
 800716a:	4629      	mov	r1, r5
 800716c:	4630      	mov	r0, r6
 800716e:	f7ff fd19 	bl	8006ba4 <_Balloc>
 8007172:	4602      	mov	r2, r0
 8007174:	b928      	cbnz	r0, 8007182 <__mdiff+0x2e>
 8007176:	4b3f      	ldr	r3, [pc, #252]	@ (8007274 <__mdiff+0x120>)
 8007178:	f240 2137 	movw	r1, #567	@ 0x237
 800717c:	483e      	ldr	r0, [pc, #248]	@ (8007278 <__mdiff+0x124>)
 800717e:	f7ff f8a7 	bl	80062d0 <__assert_func>
 8007182:	2301      	movs	r3, #1
 8007184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007188:	4610      	mov	r0, r2
 800718a:	b003      	add	sp, #12
 800718c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007190:	bfbc      	itt	lt
 8007192:	464b      	movlt	r3, r9
 8007194:	46a1      	movlt	r9, r4
 8007196:	4630      	mov	r0, r6
 8007198:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800719c:	bfba      	itte	lt
 800719e:	461c      	movlt	r4, r3
 80071a0:	2501      	movlt	r5, #1
 80071a2:	2500      	movge	r5, #0
 80071a4:	f7ff fcfe 	bl	8006ba4 <_Balloc>
 80071a8:	4602      	mov	r2, r0
 80071aa:	b918      	cbnz	r0, 80071b4 <__mdiff+0x60>
 80071ac:	4b31      	ldr	r3, [pc, #196]	@ (8007274 <__mdiff+0x120>)
 80071ae:	f240 2145 	movw	r1, #581	@ 0x245
 80071b2:	e7e3      	b.n	800717c <__mdiff+0x28>
 80071b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80071b8:	6926      	ldr	r6, [r4, #16]
 80071ba:	60c5      	str	r5, [r0, #12]
 80071bc:	f109 0310 	add.w	r3, r9, #16
 80071c0:	f109 0514 	add.w	r5, r9, #20
 80071c4:	f104 0e14 	add.w	lr, r4, #20
 80071c8:	f100 0b14 	add.w	fp, r0, #20
 80071cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80071d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80071d4:	9301      	str	r3, [sp, #4]
 80071d6:	46d9      	mov	r9, fp
 80071d8:	f04f 0c00 	mov.w	ip, #0
 80071dc:	9b01      	ldr	r3, [sp, #4]
 80071de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80071e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80071e6:	9301      	str	r3, [sp, #4]
 80071e8:	fa1f f38a 	uxth.w	r3, sl
 80071ec:	4619      	mov	r1, r3
 80071ee:	b283      	uxth	r3, r0
 80071f0:	1acb      	subs	r3, r1, r3
 80071f2:	0c00      	lsrs	r0, r0, #16
 80071f4:	4463      	add	r3, ip
 80071f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80071fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80071fe:	b29b      	uxth	r3, r3
 8007200:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007204:	4576      	cmp	r6, lr
 8007206:	f849 3b04 	str.w	r3, [r9], #4
 800720a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800720e:	d8e5      	bhi.n	80071dc <__mdiff+0x88>
 8007210:	1b33      	subs	r3, r6, r4
 8007212:	3b15      	subs	r3, #21
 8007214:	f023 0303 	bic.w	r3, r3, #3
 8007218:	3415      	adds	r4, #21
 800721a:	3304      	adds	r3, #4
 800721c:	42a6      	cmp	r6, r4
 800721e:	bf38      	it	cc
 8007220:	2304      	movcc	r3, #4
 8007222:	441d      	add	r5, r3
 8007224:	445b      	add	r3, fp
 8007226:	461e      	mov	r6, r3
 8007228:	462c      	mov	r4, r5
 800722a:	4544      	cmp	r4, r8
 800722c:	d30e      	bcc.n	800724c <__mdiff+0xf8>
 800722e:	f108 0103 	add.w	r1, r8, #3
 8007232:	1b49      	subs	r1, r1, r5
 8007234:	f021 0103 	bic.w	r1, r1, #3
 8007238:	3d03      	subs	r5, #3
 800723a:	45a8      	cmp	r8, r5
 800723c:	bf38      	it	cc
 800723e:	2100      	movcc	r1, #0
 8007240:	440b      	add	r3, r1
 8007242:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007246:	b191      	cbz	r1, 800726e <__mdiff+0x11a>
 8007248:	6117      	str	r7, [r2, #16]
 800724a:	e79d      	b.n	8007188 <__mdiff+0x34>
 800724c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007250:	46e6      	mov	lr, ip
 8007252:	0c08      	lsrs	r0, r1, #16
 8007254:	fa1c fc81 	uxtah	ip, ip, r1
 8007258:	4471      	add	r1, lr
 800725a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800725e:	b289      	uxth	r1, r1
 8007260:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007264:	f846 1b04 	str.w	r1, [r6], #4
 8007268:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800726c:	e7dd      	b.n	800722a <__mdiff+0xd6>
 800726e:	3f01      	subs	r7, #1
 8007270:	e7e7      	b.n	8007242 <__mdiff+0xee>
 8007272:	bf00      	nop
 8007274:	080083eb 	.word	0x080083eb
 8007278:	0800845c 	.word	0x0800845c

0800727c <__ulp>:
 800727c:	b082      	sub	sp, #8
 800727e:	ed8d 0b00 	vstr	d0, [sp]
 8007282:	9a01      	ldr	r2, [sp, #4]
 8007284:	4b0f      	ldr	r3, [pc, #60]	@ (80072c4 <__ulp+0x48>)
 8007286:	4013      	ands	r3, r2
 8007288:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800728c:	2b00      	cmp	r3, #0
 800728e:	dc08      	bgt.n	80072a2 <__ulp+0x26>
 8007290:	425b      	negs	r3, r3
 8007292:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007296:	ea4f 5223 	mov.w	r2, r3, asr #20
 800729a:	da04      	bge.n	80072a6 <__ulp+0x2a>
 800729c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80072a0:	4113      	asrs	r3, r2
 80072a2:	2200      	movs	r2, #0
 80072a4:	e008      	b.n	80072b8 <__ulp+0x3c>
 80072a6:	f1a2 0314 	sub.w	r3, r2, #20
 80072aa:	2b1e      	cmp	r3, #30
 80072ac:	bfda      	itte	le
 80072ae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80072b2:	40da      	lsrle	r2, r3
 80072b4:	2201      	movgt	r2, #1
 80072b6:	2300      	movs	r3, #0
 80072b8:	4619      	mov	r1, r3
 80072ba:	4610      	mov	r0, r2
 80072bc:	ec41 0b10 	vmov	d0, r0, r1
 80072c0:	b002      	add	sp, #8
 80072c2:	4770      	bx	lr
 80072c4:	7ff00000 	.word	0x7ff00000

080072c8 <__b2d>:
 80072c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072cc:	6906      	ldr	r6, [r0, #16]
 80072ce:	f100 0814 	add.w	r8, r0, #20
 80072d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80072d6:	1f37      	subs	r7, r6, #4
 80072d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80072dc:	4610      	mov	r0, r2
 80072de:	f7ff fd53 	bl	8006d88 <__hi0bits>
 80072e2:	f1c0 0320 	rsb	r3, r0, #32
 80072e6:	280a      	cmp	r0, #10
 80072e8:	600b      	str	r3, [r1, #0]
 80072ea:	491b      	ldr	r1, [pc, #108]	@ (8007358 <__b2d+0x90>)
 80072ec:	dc15      	bgt.n	800731a <__b2d+0x52>
 80072ee:	f1c0 0c0b 	rsb	ip, r0, #11
 80072f2:	fa22 f30c 	lsr.w	r3, r2, ip
 80072f6:	45b8      	cmp	r8, r7
 80072f8:	ea43 0501 	orr.w	r5, r3, r1
 80072fc:	bf34      	ite	cc
 80072fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007302:	2300      	movcs	r3, #0
 8007304:	3015      	adds	r0, #21
 8007306:	fa02 f000 	lsl.w	r0, r2, r0
 800730a:	fa23 f30c 	lsr.w	r3, r3, ip
 800730e:	4303      	orrs	r3, r0
 8007310:	461c      	mov	r4, r3
 8007312:	ec45 4b10 	vmov	d0, r4, r5
 8007316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800731a:	45b8      	cmp	r8, r7
 800731c:	bf3a      	itte	cc
 800731e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007322:	f1a6 0708 	subcc.w	r7, r6, #8
 8007326:	2300      	movcs	r3, #0
 8007328:	380b      	subs	r0, #11
 800732a:	d012      	beq.n	8007352 <__b2d+0x8a>
 800732c:	f1c0 0120 	rsb	r1, r0, #32
 8007330:	fa23 f401 	lsr.w	r4, r3, r1
 8007334:	4082      	lsls	r2, r0
 8007336:	4322      	orrs	r2, r4
 8007338:	4547      	cmp	r7, r8
 800733a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800733e:	bf8c      	ite	hi
 8007340:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007344:	2200      	movls	r2, #0
 8007346:	4083      	lsls	r3, r0
 8007348:	40ca      	lsrs	r2, r1
 800734a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800734e:	4313      	orrs	r3, r2
 8007350:	e7de      	b.n	8007310 <__b2d+0x48>
 8007352:	ea42 0501 	orr.w	r5, r2, r1
 8007356:	e7db      	b.n	8007310 <__b2d+0x48>
 8007358:	3ff00000 	.word	0x3ff00000

0800735c <__d2b>:
 800735c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007360:	460f      	mov	r7, r1
 8007362:	2101      	movs	r1, #1
 8007364:	ec59 8b10 	vmov	r8, r9, d0
 8007368:	4616      	mov	r6, r2
 800736a:	f7ff fc1b 	bl	8006ba4 <_Balloc>
 800736e:	4604      	mov	r4, r0
 8007370:	b930      	cbnz	r0, 8007380 <__d2b+0x24>
 8007372:	4602      	mov	r2, r0
 8007374:	4b23      	ldr	r3, [pc, #140]	@ (8007404 <__d2b+0xa8>)
 8007376:	4824      	ldr	r0, [pc, #144]	@ (8007408 <__d2b+0xac>)
 8007378:	f240 310f 	movw	r1, #783	@ 0x30f
 800737c:	f7fe ffa8 	bl	80062d0 <__assert_func>
 8007380:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007388:	b10d      	cbz	r5, 800738e <__d2b+0x32>
 800738a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800738e:	9301      	str	r3, [sp, #4]
 8007390:	f1b8 0300 	subs.w	r3, r8, #0
 8007394:	d023      	beq.n	80073de <__d2b+0x82>
 8007396:	4668      	mov	r0, sp
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	f7ff fd14 	bl	8006dc6 <__lo0bits>
 800739e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073a2:	b1d0      	cbz	r0, 80073da <__d2b+0x7e>
 80073a4:	f1c0 0320 	rsb	r3, r0, #32
 80073a8:	fa02 f303 	lsl.w	r3, r2, r3
 80073ac:	430b      	orrs	r3, r1
 80073ae:	40c2      	lsrs	r2, r0
 80073b0:	6163      	str	r3, [r4, #20]
 80073b2:	9201      	str	r2, [sp, #4]
 80073b4:	9b01      	ldr	r3, [sp, #4]
 80073b6:	61a3      	str	r3, [r4, #24]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	bf0c      	ite	eq
 80073bc:	2201      	moveq	r2, #1
 80073be:	2202      	movne	r2, #2
 80073c0:	6122      	str	r2, [r4, #16]
 80073c2:	b1a5      	cbz	r5, 80073ee <__d2b+0x92>
 80073c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073c8:	4405      	add	r5, r0
 80073ca:	603d      	str	r5, [r7, #0]
 80073cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80073d0:	6030      	str	r0, [r6, #0]
 80073d2:	4620      	mov	r0, r4
 80073d4:	b003      	add	sp, #12
 80073d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073da:	6161      	str	r1, [r4, #20]
 80073dc:	e7ea      	b.n	80073b4 <__d2b+0x58>
 80073de:	a801      	add	r0, sp, #4
 80073e0:	f7ff fcf1 	bl	8006dc6 <__lo0bits>
 80073e4:	9b01      	ldr	r3, [sp, #4]
 80073e6:	6163      	str	r3, [r4, #20]
 80073e8:	3020      	adds	r0, #32
 80073ea:	2201      	movs	r2, #1
 80073ec:	e7e8      	b.n	80073c0 <__d2b+0x64>
 80073ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073f6:	6038      	str	r0, [r7, #0]
 80073f8:	6918      	ldr	r0, [r3, #16]
 80073fa:	f7ff fcc5 	bl	8006d88 <__hi0bits>
 80073fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007402:	e7e5      	b.n	80073d0 <__d2b+0x74>
 8007404:	080083eb 	.word	0x080083eb
 8007408:	0800845c 	.word	0x0800845c

0800740c <__ratio>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	b085      	sub	sp, #20
 8007412:	e9cd 1000 	strd	r1, r0, [sp]
 8007416:	a902      	add	r1, sp, #8
 8007418:	f7ff ff56 	bl	80072c8 <__b2d>
 800741c:	9800      	ldr	r0, [sp, #0]
 800741e:	a903      	add	r1, sp, #12
 8007420:	ec55 4b10 	vmov	r4, r5, d0
 8007424:	f7ff ff50 	bl	80072c8 <__b2d>
 8007428:	9b01      	ldr	r3, [sp, #4]
 800742a:	6919      	ldr	r1, [r3, #16]
 800742c:	9b00      	ldr	r3, [sp, #0]
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	1ac9      	subs	r1, r1, r3
 8007432:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007436:	1a9b      	subs	r3, r3, r2
 8007438:	ec5b ab10 	vmov	sl, fp, d0
 800743c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007440:	2b00      	cmp	r3, #0
 8007442:	bfce      	itee	gt
 8007444:	462a      	movgt	r2, r5
 8007446:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800744a:	465a      	movle	r2, fp
 800744c:	462f      	mov	r7, r5
 800744e:	46d9      	mov	r9, fp
 8007450:	bfcc      	ite	gt
 8007452:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007456:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800745a:	464b      	mov	r3, r9
 800745c:	4652      	mov	r2, sl
 800745e:	4620      	mov	r0, r4
 8007460:	4639      	mov	r1, r7
 8007462:	f7f9 f9f3 	bl	800084c <__aeabi_ddiv>
 8007466:	ec41 0b10 	vmov	d0, r0, r1
 800746a:	b005      	add	sp, #20
 800746c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007470 <__copybits>:
 8007470:	3901      	subs	r1, #1
 8007472:	b570      	push	{r4, r5, r6, lr}
 8007474:	1149      	asrs	r1, r1, #5
 8007476:	6914      	ldr	r4, [r2, #16]
 8007478:	3101      	adds	r1, #1
 800747a:	f102 0314 	add.w	r3, r2, #20
 800747e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007482:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007486:	1f05      	subs	r5, r0, #4
 8007488:	42a3      	cmp	r3, r4
 800748a:	d30c      	bcc.n	80074a6 <__copybits+0x36>
 800748c:	1aa3      	subs	r3, r4, r2
 800748e:	3b11      	subs	r3, #17
 8007490:	f023 0303 	bic.w	r3, r3, #3
 8007494:	3211      	adds	r2, #17
 8007496:	42a2      	cmp	r2, r4
 8007498:	bf88      	it	hi
 800749a:	2300      	movhi	r3, #0
 800749c:	4418      	add	r0, r3
 800749e:	2300      	movs	r3, #0
 80074a0:	4288      	cmp	r0, r1
 80074a2:	d305      	bcc.n	80074b0 <__copybits+0x40>
 80074a4:	bd70      	pop	{r4, r5, r6, pc}
 80074a6:	f853 6b04 	ldr.w	r6, [r3], #4
 80074aa:	f845 6f04 	str.w	r6, [r5, #4]!
 80074ae:	e7eb      	b.n	8007488 <__copybits+0x18>
 80074b0:	f840 3b04 	str.w	r3, [r0], #4
 80074b4:	e7f4      	b.n	80074a0 <__copybits+0x30>

080074b6 <__any_on>:
 80074b6:	f100 0214 	add.w	r2, r0, #20
 80074ba:	6900      	ldr	r0, [r0, #16]
 80074bc:	114b      	asrs	r3, r1, #5
 80074be:	4298      	cmp	r0, r3
 80074c0:	b510      	push	{r4, lr}
 80074c2:	db11      	blt.n	80074e8 <__any_on+0x32>
 80074c4:	dd0a      	ble.n	80074dc <__any_on+0x26>
 80074c6:	f011 011f 	ands.w	r1, r1, #31
 80074ca:	d007      	beq.n	80074dc <__any_on+0x26>
 80074cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074d0:	fa24 f001 	lsr.w	r0, r4, r1
 80074d4:	fa00 f101 	lsl.w	r1, r0, r1
 80074d8:	428c      	cmp	r4, r1
 80074da:	d10b      	bne.n	80074f4 <__any_on+0x3e>
 80074dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d803      	bhi.n	80074ec <__any_on+0x36>
 80074e4:	2000      	movs	r0, #0
 80074e6:	bd10      	pop	{r4, pc}
 80074e8:	4603      	mov	r3, r0
 80074ea:	e7f7      	b.n	80074dc <__any_on+0x26>
 80074ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074f0:	2900      	cmp	r1, #0
 80074f2:	d0f5      	beq.n	80074e0 <__any_on+0x2a>
 80074f4:	2001      	movs	r0, #1
 80074f6:	e7f6      	b.n	80074e6 <__any_on+0x30>

080074f8 <__ascii_wctomb>:
 80074f8:	4603      	mov	r3, r0
 80074fa:	4608      	mov	r0, r1
 80074fc:	b141      	cbz	r1, 8007510 <__ascii_wctomb+0x18>
 80074fe:	2aff      	cmp	r2, #255	@ 0xff
 8007500:	d904      	bls.n	800750c <__ascii_wctomb+0x14>
 8007502:	228a      	movs	r2, #138	@ 0x8a
 8007504:	601a      	str	r2, [r3, #0]
 8007506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800750a:	4770      	bx	lr
 800750c:	700a      	strb	r2, [r1, #0]
 800750e:	2001      	movs	r0, #1
 8007510:	4770      	bx	lr

08007512 <__ssputs_r>:
 8007512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007516:	688e      	ldr	r6, [r1, #8]
 8007518:	461f      	mov	r7, r3
 800751a:	42be      	cmp	r6, r7
 800751c:	680b      	ldr	r3, [r1, #0]
 800751e:	4682      	mov	sl, r0
 8007520:	460c      	mov	r4, r1
 8007522:	4690      	mov	r8, r2
 8007524:	d82d      	bhi.n	8007582 <__ssputs_r+0x70>
 8007526:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800752a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800752e:	d026      	beq.n	800757e <__ssputs_r+0x6c>
 8007530:	6965      	ldr	r5, [r4, #20]
 8007532:	6909      	ldr	r1, [r1, #16]
 8007534:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007538:	eba3 0901 	sub.w	r9, r3, r1
 800753c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007540:	1c7b      	adds	r3, r7, #1
 8007542:	444b      	add	r3, r9
 8007544:	106d      	asrs	r5, r5, #1
 8007546:	429d      	cmp	r5, r3
 8007548:	bf38      	it	cc
 800754a:	461d      	movcc	r5, r3
 800754c:	0553      	lsls	r3, r2, #21
 800754e:	d527      	bpl.n	80075a0 <__ssputs_r+0x8e>
 8007550:	4629      	mov	r1, r5
 8007552:	f7ff fa89 	bl	8006a68 <_malloc_r>
 8007556:	4606      	mov	r6, r0
 8007558:	b360      	cbz	r0, 80075b4 <__ssputs_r+0xa2>
 800755a:	6921      	ldr	r1, [r4, #16]
 800755c:	464a      	mov	r2, r9
 800755e:	f7fe fea0 	bl	80062a2 <memcpy>
 8007562:	89a3      	ldrh	r3, [r4, #12]
 8007564:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007568:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800756c:	81a3      	strh	r3, [r4, #12]
 800756e:	6126      	str	r6, [r4, #16]
 8007570:	6165      	str	r5, [r4, #20]
 8007572:	444e      	add	r6, r9
 8007574:	eba5 0509 	sub.w	r5, r5, r9
 8007578:	6026      	str	r6, [r4, #0]
 800757a:	60a5      	str	r5, [r4, #8]
 800757c:	463e      	mov	r6, r7
 800757e:	42be      	cmp	r6, r7
 8007580:	d900      	bls.n	8007584 <__ssputs_r+0x72>
 8007582:	463e      	mov	r6, r7
 8007584:	6820      	ldr	r0, [r4, #0]
 8007586:	4632      	mov	r2, r6
 8007588:	4641      	mov	r1, r8
 800758a:	f000 fb63 	bl	8007c54 <memmove>
 800758e:	68a3      	ldr	r3, [r4, #8]
 8007590:	1b9b      	subs	r3, r3, r6
 8007592:	60a3      	str	r3, [r4, #8]
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	4433      	add	r3, r6
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	2000      	movs	r0, #0
 800759c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a0:	462a      	mov	r2, r5
 80075a2:	f000 fb9c 	bl	8007cde <_realloc_r>
 80075a6:	4606      	mov	r6, r0
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d1e0      	bne.n	800756e <__ssputs_r+0x5c>
 80075ac:	6921      	ldr	r1, [r4, #16]
 80075ae:	4650      	mov	r0, sl
 80075b0:	f7fe feac 	bl	800630c <_free_r>
 80075b4:	230c      	movs	r3, #12
 80075b6:	f8ca 3000 	str.w	r3, [sl]
 80075ba:	89a3      	ldrh	r3, [r4, #12]
 80075bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075c0:	81a3      	strh	r3, [r4, #12]
 80075c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075c6:	e7e9      	b.n	800759c <__ssputs_r+0x8a>

080075c8 <_svfiprintf_r>:
 80075c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	4698      	mov	r8, r3
 80075ce:	898b      	ldrh	r3, [r1, #12]
 80075d0:	061b      	lsls	r3, r3, #24
 80075d2:	b09d      	sub	sp, #116	@ 0x74
 80075d4:	4607      	mov	r7, r0
 80075d6:	460d      	mov	r5, r1
 80075d8:	4614      	mov	r4, r2
 80075da:	d510      	bpl.n	80075fe <_svfiprintf_r+0x36>
 80075dc:	690b      	ldr	r3, [r1, #16]
 80075de:	b973      	cbnz	r3, 80075fe <_svfiprintf_r+0x36>
 80075e0:	2140      	movs	r1, #64	@ 0x40
 80075e2:	f7ff fa41 	bl	8006a68 <_malloc_r>
 80075e6:	6028      	str	r0, [r5, #0]
 80075e8:	6128      	str	r0, [r5, #16]
 80075ea:	b930      	cbnz	r0, 80075fa <_svfiprintf_r+0x32>
 80075ec:	230c      	movs	r3, #12
 80075ee:	603b      	str	r3, [r7, #0]
 80075f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075f4:	b01d      	add	sp, #116	@ 0x74
 80075f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fa:	2340      	movs	r3, #64	@ 0x40
 80075fc:	616b      	str	r3, [r5, #20]
 80075fe:	2300      	movs	r3, #0
 8007600:	9309      	str	r3, [sp, #36]	@ 0x24
 8007602:	2320      	movs	r3, #32
 8007604:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007608:	f8cd 800c 	str.w	r8, [sp, #12]
 800760c:	2330      	movs	r3, #48	@ 0x30
 800760e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80077ac <_svfiprintf_r+0x1e4>
 8007612:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007616:	f04f 0901 	mov.w	r9, #1
 800761a:	4623      	mov	r3, r4
 800761c:	469a      	mov	sl, r3
 800761e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007622:	b10a      	cbz	r2, 8007628 <_svfiprintf_r+0x60>
 8007624:	2a25      	cmp	r2, #37	@ 0x25
 8007626:	d1f9      	bne.n	800761c <_svfiprintf_r+0x54>
 8007628:	ebba 0b04 	subs.w	fp, sl, r4
 800762c:	d00b      	beq.n	8007646 <_svfiprintf_r+0x7e>
 800762e:	465b      	mov	r3, fp
 8007630:	4622      	mov	r2, r4
 8007632:	4629      	mov	r1, r5
 8007634:	4638      	mov	r0, r7
 8007636:	f7ff ff6c 	bl	8007512 <__ssputs_r>
 800763a:	3001      	adds	r0, #1
 800763c:	f000 80a7 	beq.w	800778e <_svfiprintf_r+0x1c6>
 8007640:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007642:	445a      	add	r2, fp
 8007644:	9209      	str	r2, [sp, #36]	@ 0x24
 8007646:	f89a 3000 	ldrb.w	r3, [sl]
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 809f 	beq.w	800778e <_svfiprintf_r+0x1c6>
 8007650:	2300      	movs	r3, #0
 8007652:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007656:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800765a:	f10a 0a01 	add.w	sl, sl, #1
 800765e:	9304      	str	r3, [sp, #16]
 8007660:	9307      	str	r3, [sp, #28]
 8007662:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007666:	931a      	str	r3, [sp, #104]	@ 0x68
 8007668:	4654      	mov	r4, sl
 800766a:	2205      	movs	r2, #5
 800766c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007670:	484e      	ldr	r0, [pc, #312]	@ (80077ac <_svfiprintf_r+0x1e4>)
 8007672:	f7f8 fdb5 	bl	80001e0 <memchr>
 8007676:	9a04      	ldr	r2, [sp, #16]
 8007678:	b9d8      	cbnz	r0, 80076b2 <_svfiprintf_r+0xea>
 800767a:	06d0      	lsls	r0, r2, #27
 800767c:	bf44      	itt	mi
 800767e:	2320      	movmi	r3, #32
 8007680:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007684:	0711      	lsls	r1, r2, #28
 8007686:	bf44      	itt	mi
 8007688:	232b      	movmi	r3, #43	@ 0x2b
 800768a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800768e:	f89a 3000 	ldrb.w	r3, [sl]
 8007692:	2b2a      	cmp	r3, #42	@ 0x2a
 8007694:	d015      	beq.n	80076c2 <_svfiprintf_r+0xfa>
 8007696:	9a07      	ldr	r2, [sp, #28]
 8007698:	4654      	mov	r4, sl
 800769a:	2000      	movs	r0, #0
 800769c:	f04f 0c0a 	mov.w	ip, #10
 80076a0:	4621      	mov	r1, r4
 80076a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076a6:	3b30      	subs	r3, #48	@ 0x30
 80076a8:	2b09      	cmp	r3, #9
 80076aa:	d94b      	bls.n	8007744 <_svfiprintf_r+0x17c>
 80076ac:	b1b0      	cbz	r0, 80076dc <_svfiprintf_r+0x114>
 80076ae:	9207      	str	r2, [sp, #28]
 80076b0:	e014      	b.n	80076dc <_svfiprintf_r+0x114>
 80076b2:	eba0 0308 	sub.w	r3, r0, r8
 80076b6:	fa09 f303 	lsl.w	r3, r9, r3
 80076ba:	4313      	orrs	r3, r2
 80076bc:	9304      	str	r3, [sp, #16]
 80076be:	46a2      	mov	sl, r4
 80076c0:	e7d2      	b.n	8007668 <_svfiprintf_r+0xa0>
 80076c2:	9b03      	ldr	r3, [sp, #12]
 80076c4:	1d19      	adds	r1, r3, #4
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	9103      	str	r1, [sp, #12]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	bfbb      	ittet	lt
 80076ce:	425b      	neglt	r3, r3
 80076d0:	f042 0202 	orrlt.w	r2, r2, #2
 80076d4:	9307      	strge	r3, [sp, #28]
 80076d6:	9307      	strlt	r3, [sp, #28]
 80076d8:	bfb8      	it	lt
 80076da:	9204      	strlt	r2, [sp, #16]
 80076dc:	7823      	ldrb	r3, [r4, #0]
 80076de:	2b2e      	cmp	r3, #46	@ 0x2e
 80076e0:	d10a      	bne.n	80076f8 <_svfiprintf_r+0x130>
 80076e2:	7863      	ldrb	r3, [r4, #1]
 80076e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80076e6:	d132      	bne.n	800774e <_svfiprintf_r+0x186>
 80076e8:	9b03      	ldr	r3, [sp, #12]
 80076ea:	1d1a      	adds	r2, r3, #4
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	9203      	str	r2, [sp, #12]
 80076f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076f4:	3402      	adds	r4, #2
 80076f6:	9305      	str	r3, [sp, #20]
 80076f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077bc <_svfiprintf_r+0x1f4>
 80076fc:	7821      	ldrb	r1, [r4, #0]
 80076fe:	2203      	movs	r2, #3
 8007700:	4650      	mov	r0, sl
 8007702:	f7f8 fd6d 	bl	80001e0 <memchr>
 8007706:	b138      	cbz	r0, 8007718 <_svfiprintf_r+0x150>
 8007708:	9b04      	ldr	r3, [sp, #16]
 800770a:	eba0 000a 	sub.w	r0, r0, sl
 800770e:	2240      	movs	r2, #64	@ 0x40
 8007710:	4082      	lsls	r2, r0
 8007712:	4313      	orrs	r3, r2
 8007714:	3401      	adds	r4, #1
 8007716:	9304      	str	r3, [sp, #16]
 8007718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800771c:	4824      	ldr	r0, [pc, #144]	@ (80077b0 <_svfiprintf_r+0x1e8>)
 800771e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007722:	2206      	movs	r2, #6
 8007724:	f7f8 fd5c 	bl	80001e0 <memchr>
 8007728:	2800      	cmp	r0, #0
 800772a:	d036      	beq.n	800779a <_svfiprintf_r+0x1d2>
 800772c:	4b21      	ldr	r3, [pc, #132]	@ (80077b4 <_svfiprintf_r+0x1ec>)
 800772e:	bb1b      	cbnz	r3, 8007778 <_svfiprintf_r+0x1b0>
 8007730:	9b03      	ldr	r3, [sp, #12]
 8007732:	3307      	adds	r3, #7
 8007734:	f023 0307 	bic.w	r3, r3, #7
 8007738:	3308      	adds	r3, #8
 800773a:	9303      	str	r3, [sp, #12]
 800773c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773e:	4433      	add	r3, r6
 8007740:	9309      	str	r3, [sp, #36]	@ 0x24
 8007742:	e76a      	b.n	800761a <_svfiprintf_r+0x52>
 8007744:	fb0c 3202 	mla	r2, ip, r2, r3
 8007748:	460c      	mov	r4, r1
 800774a:	2001      	movs	r0, #1
 800774c:	e7a8      	b.n	80076a0 <_svfiprintf_r+0xd8>
 800774e:	2300      	movs	r3, #0
 8007750:	3401      	adds	r4, #1
 8007752:	9305      	str	r3, [sp, #20]
 8007754:	4619      	mov	r1, r3
 8007756:	f04f 0c0a 	mov.w	ip, #10
 800775a:	4620      	mov	r0, r4
 800775c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007760:	3a30      	subs	r2, #48	@ 0x30
 8007762:	2a09      	cmp	r2, #9
 8007764:	d903      	bls.n	800776e <_svfiprintf_r+0x1a6>
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0c6      	beq.n	80076f8 <_svfiprintf_r+0x130>
 800776a:	9105      	str	r1, [sp, #20]
 800776c:	e7c4      	b.n	80076f8 <_svfiprintf_r+0x130>
 800776e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007772:	4604      	mov	r4, r0
 8007774:	2301      	movs	r3, #1
 8007776:	e7f0      	b.n	800775a <_svfiprintf_r+0x192>
 8007778:	ab03      	add	r3, sp, #12
 800777a:	9300      	str	r3, [sp, #0]
 800777c:	462a      	mov	r2, r5
 800777e:	4b0e      	ldr	r3, [pc, #56]	@ (80077b8 <_svfiprintf_r+0x1f0>)
 8007780:	a904      	add	r1, sp, #16
 8007782:	4638      	mov	r0, r7
 8007784:	f3af 8000 	nop.w
 8007788:	1c42      	adds	r2, r0, #1
 800778a:	4606      	mov	r6, r0
 800778c:	d1d6      	bne.n	800773c <_svfiprintf_r+0x174>
 800778e:	89ab      	ldrh	r3, [r5, #12]
 8007790:	065b      	lsls	r3, r3, #25
 8007792:	f53f af2d 	bmi.w	80075f0 <_svfiprintf_r+0x28>
 8007796:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007798:	e72c      	b.n	80075f4 <_svfiprintf_r+0x2c>
 800779a:	ab03      	add	r3, sp, #12
 800779c:	9300      	str	r3, [sp, #0]
 800779e:	462a      	mov	r2, r5
 80077a0:	4b05      	ldr	r3, [pc, #20]	@ (80077b8 <_svfiprintf_r+0x1f0>)
 80077a2:	a904      	add	r1, sp, #16
 80077a4:	4638      	mov	r0, r7
 80077a6:	f000 f879 	bl	800789c <_printf_i>
 80077aa:	e7ed      	b.n	8007788 <_svfiprintf_r+0x1c0>
 80077ac:	080084b5 	.word	0x080084b5
 80077b0:	080084bf 	.word	0x080084bf
 80077b4:	00000000 	.word	0x00000000
 80077b8:	08007513 	.word	0x08007513
 80077bc:	080084bb 	.word	0x080084bb

080077c0 <_printf_common>:
 80077c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c4:	4616      	mov	r6, r2
 80077c6:	4698      	mov	r8, r3
 80077c8:	688a      	ldr	r2, [r1, #8]
 80077ca:	690b      	ldr	r3, [r1, #16]
 80077cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077d0:	4293      	cmp	r3, r2
 80077d2:	bfb8      	it	lt
 80077d4:	4613      	movlt	r3, r2
 80077d6:	6033      	str	r3, [r6, #0]
 80077d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077dc:	4607      	mov	r7, r0
 80077de:	460c      	mov	r4, r1
 80077e0:	b10a      	cbz	r2, 80077e6 <_printf_common+0x26>
 80077e2:	3301      	adds	r3, #1
 80077e4:	6033      	str	r3, [r6, #0]
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	0699      	lsls	r1, r3, #26
 80077ea:	bf42      	ittt	mi
 80077ec:	6833      	ldrmi	r3, [r6, #0]
 80077ee:	3302      	addmi	r3, #2
 80077f0:	6033      	strmi	r3, [r6, #0]
 80077f2:	6825      	ldr	r5, [r4, #0]
 80077f4:	f015 0506 	ands.w	r5, r5, #6
 80077f8:	d106      	bne.n	8007808 <_printf_common+0x48>
 80077fa:	f104 0a19 	add.w	sl, r4, #25
 80077fe:	68e3      	ldr	r3, [r4, #12]
 8007800:	6832      	ldr	r2, [r6, #0]
 8007802:	1a9b      	subs	r3, r3, r2
 8007804:	42ab      	cmp	r3, r5
 8007806:	dc26      	bgt.n	8007856 <_printf_common+0x96>
 8007808:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800780c:	6822      	ldr	r2, [r4, #0]
 800780e:	3b00      	subs	r3, #0
 8007810:	bf18      	it	ne
 8007812:	2301      	movne	r3, #1
 8007814:	0692      	lsls	r2, r2, #26
 8007816:	d42b      	bmi.n	8007870 <_printf_common+0xb0>
 8007818:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800781c:	4641      	mov	r1, r8
 800781e:	4638      	mov	r0, r7
 8007820:	47c8      	blx	r9
 8007822:	3001      	adds	r0, #1
 8007824:	d01e      	beq.n	8007864 <_printf_common+0xa4>
 8007826:	6823      	ldr	r3, [r4, #0]
 8007828:	6922      	ldr	r2, [r4, #16]
 800782a:	f003 0306 	and.w	r3, r3, #6
 800782e:	2b04      	cmp	r3, #4
 8007830:	bf02      	ittt	eq
 8007832:	68e5      	ldreq	r5, [r4, #12]
 8007834:	6833      	ldreq	r3, [r6, #0]
 8007836:	1aed      	subeq	r5, r5, r3
 8007838:	68a3      	ldr	r3, [r4, #8]
 800783a:	bf0c      	ite	eq
 800783c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007840:	2500      	movne	r5, #0
 8007842:	4293      	cmp	r3, r2
 8007844:	bfc4      	itt	gt
 8007846:	1a9b      	subgt	r3, r3, r2
 8007848:	18ed      	addgt	r5, r5, r3
 800784a:	2600      	movs	r6, #0
 800784c:	341a      	adds	r4, #26
 800784e:	42b5      	cmp	r5, r6
 8007850:	d11a      	bne.n	8007888 <_printf_common+0xc8>
 8007852:	2000      	movs	r0, #0
 8007854:	e008      	b.n	8007868 <_printf_common+0xa8>
 8007856:	2301      	movs	r3, #1
 8007858:	4652      	mov	r2, sl
 800785a:	4641      	mov	r1, r8
 800785c:	4638      	mov	r0, r7
 800785e:	47c8      	blx	r9
 8007860:	3001      	adds	r0, #1
 8007862:	d103      	bne.n	800786c <_printf_common+0xac>
 8007864:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800786c:	3501      	adds	r5, #1
 800786e:	e7c6      	b.n	80077fe <_printf_common+0x3e>
 8007870:	18e1      	adds	r1, r4, r3
 8007872:	1c5a      	adds	r2, r3, #1
 8007874:	2030      	movs	r0, #48	@ 0x30
 8007876:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800787a:	4422      	add	r2, r4
 800787c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007880:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007884:	3302      	adds	r3, #2
 8007886:	e7c7      	b.n	8007818 <_printf_common+0x58>
 8007888:	2301      	movs	r3, #1
 800788a:	4622      	mov	r2, r4
 800788c:	4641      	mov	r1, r8
 800788e:	4638      	mov	r0, r7
 8007890:	47c8      	blx	r9
 8007892:	3001      	adds	r0, #1
 8007894:	d0e6      	beq.n	8007864 <_printf_common+0xa4>
 8007896:	3601      	adds	r6, #1
 8007898:	e7d9      	b.n	800784e <_printf_common+0x8e>
	...

0800789c <_printf_i>:
 800789c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078a0:	7e0f      	ldrb	r7, [r1, #24]
 80078a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078a4:	2f78      	cmp	r7, #120	@ 0x78
 80078a6:	4691      	mov	r9, r2
 80078a8:	4680      	mov	r8, r0
 80078aa:	460c      	mov	r4, r1
 80078ac:	469a      	mov	sl, r3
 80078ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078b2:	d807      	bhi.n	80078c4 <_printf_i+0x28>
 80078b4:	2f62      	cmp	r7, #98	@ 0x62
 80078b6:	d80a      	bhi.n	80078ce <_printf_i+0x32>
 80078b8:	2f00      	cmp	r7, #0
 80078ba:	f000 80d1 	beq.w	8007a60 <_printf_i+0x1c4>
 80078be:	2f58      	cmp	r7, #88	@ 0x58
 80078c0:	f000 80b8 	beq.w	8007a34 <_printf_i+0x198>
 80078c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078cc:	e03a      	b.n	8007944 <_printf_i+0xa8>
 80078ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078d2:	2b15      	cmp	r3, #21
 80078d4:	d8f6      	bhi.n	80078c4 <_printf_i+0x28>
 80078d6:	a101      	add	r1, pc, #4	@ (adr r1, 80078dc <_printf_i+0x40>)
 80078d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078dc:	08007935 	.word	0x08007935
 80078e0:	08007949 	.word	0x08007949
 80078e4:	080078c5 	.word	0x080078c5
 80078e8:	080078c5 	.word	0x080078c5
 80078ec:	080078c5 	.word	0x080078c5
 80078f0:	080078c5 	.word	0x080078c5
 80078f4:	08007949 	.word	0x08007949
 80078f8:	080078c5 	.word	0x080078c5
 80078fc:	080078c5 	.word	0x080078c5
 8007900:	080078c5 	.word	0x080078c5
 8007904:	080078c5 	.word	0x080078c5
 8007908:	08007a47 	.word	0x08007a47
 800790c:	08007973 	.word	0x08007973
 8007910:	08007a01 	.word	0x08007a01
 8007914:	080078c5 	.word	0x080078c5
 8007918:	080078c5 	.word	0x080078c5
 800791c:	08007a69 	.word	0x08007a69
 8007920:	080078c5 	.word	0x080078c5
 8007924:	08007973 	.word	0x08007973
 8007928:	080078c5 	.word	0x080078c5
 800792c:	080078c5 	.word	0x080078c5
 8007930:	08007a09 	.word	0x08007a09
 8007934:	6833      	ldr	r3, [r6, #0]
 8007936:	1d1a      	adds	r2, r3, #4
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	6032      	str	r2, [r6, #0]
 800793c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007940:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007944:	2301      	movs	r3, #1
 8007946:	e09c      	b.n	8007a82 <_printf_i+0x1e6>
 8007948:	6833      	ldr	r3, [r6, #0]
 800794a:	6820      	ldr	r0, [r4, #0]
 800794c:	1d19      	adds	r1, r3, #4
 800794e:	6031      	str	r1, [r6, #0]
 8007950:	0606      	lsls	r6, r0, #24
 8007952:	d501      	bpl.n	8007958 <_printf_i+0xbc>
 8007954:	681d      	ldr	r5, [r3, #0]
 8007956:	e003      	b.n	8007960 <_printf_i+0xc4>
 8007958:	0645      	lsls	r5, r0, #25
 800795a:	d5fb      	bpl.n	8007954 <_printf_i+0xb8>
 800795c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007960:	2d00      	cmp	r5, #0
 8007962:	da03      	bge.n	800796c <_printf_i+0xd0>
 8007964:	232d      	movs	r3, #45	@ 0x2d
 8007966:	426d      	negs	r5, r5
 8007968:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800796c:	4858      	ldr	r0, [pc, #352]	@ (8007ad0 <_printf_i+0x234>)
 800796e:	230a      	movs	r3, #10
 8007970:	e011      	b.n	8007996 <_printf_i+0xfa>
 8007972:	6821      	ldr	r1, [r4, #0]
 8007974:	6833      	ldr	r3, [r6, #0]
 8007976:	0608      	lsls	r0, r1, #24
 8007978:	f853 5b04 	ldr.w	r5, [r3], #4
 800797c:	d402      	bmi.n	8007984 <_printf_i+0xe8>
 800797e:	0649      	lsls	r1, r1, #25
 8007980:	bf48      	it	mi
 8007982:	b2ad      	uxthmi	r5, r5
 8007984:	2f6f      	cmp	r7, #111	@ 0x6f
 8007986:	4852      	ldr	r0, [pc, #328]	@ (8007ad0 <_printf_i+0x234>)
 8007988:	6033      	str	r3, [r6, #0]
 800798a:	bf14      	ite	ne
 800798c:	230a      	movne	r3, #10
 800798e:	2308      	moveq	r3, #8
 8007990:	2100      	movs	r1, #0
 8007992:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007996:	6866      	ldr	r6, [r4, #4]
 8007998:	60a6      	str	r6, [r4, #8]
 800799a:	2e00      	cmp	r6, #0
 800799c:	db05      	blt.n	80079aa <_printf_i+0x10e>
 800799e:	6821      	ldr	r1, [r4, #0]
 80079a0:	432e      	orrs	r6, r5
 80079a2:	f021 0104 	bic.w	r1, r1, #4
 80079a6:	6021      	str	r1, [r4, #0]
 80079a8:	d04b      	beq.n	8007a42 <_printf_i+0x1a6>
 80079aa:	4616      	mov	r6, r2
 80079ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80079b0:	fb03 5711 	mls	r7, r3, r1, r5
 80079b4:	5dc7      	ldrb	r7, [r0, r7]
 80079b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079ba:	462f      	mov	r7, r5
 80079bc:	42bb      	cmp	r3, r7
 80079be:	460d      	mov	r5, r1
 80079c0:	d9f4      	bls.n	80079ac <_printf_i+0x110>
 80079c2:	2b08      	cmp	r3, #8
 80079c4:	d10b      	bne.n	80079de <_printf_i+0x142>
 80079c6:	6823      	ldr	r3, [r4, #0]
 80079c8:	07df      	lsls	r7, r3, #31
 80079ca:	d508      	bpl.n	80079de <_printf_i+0x142>
 80079cc:	6923      	ldr	r3, [r4, #16]
 80079ce:	6861      	ldr	r1, [r4, #4]
 80079d0:	4299      	cmp	r1, r3
 80079d2:	bfde      	ittt	le
 80079d4:	2330      	movle	r3, #48	@ 0x30
 80079d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80079de:	1b92      	subs	r2, r2, r6
 80079e0:	6122      	str	r2, [r4, #16]
 80079e2:	f8cd a000 	str.w	sl, [sp]
 80079e6:	464b      	mov	r3, r9
 80079e8:	aa03      	add	r2, sp, #12
 80079ea:	4621      	mov	r1, r4
 80079ec:	4640      	mov	r0, r8
 80079ee:	f7ff fee7 	bl	80077c0 <_printf_common>
 80079f2:	3001      	adds	r0, #1
 80079f4:	d14a      	bne.n	8007a8c <_printf_i+0x1f0>
 80079f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80079fa:	b004      	add	sp, #16
 80079fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a00:	6823      	ldr	r3, [r4, #0]
 8007a02:	f043 0320 	orr.w	r3, r3, #32
 8007a06:	6023      	str	r3, [r4, #0]
 8007a08:	4832      	ldr	r0, [pc, #200]	@ (8007ad4 <_printf_i+0x238>)
 8007a0a:	2778      	movs	r7, #120	@ 0x78
 8007a0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	6831      	ldr	r1, [r6, #0]
 8007a14:	061f      	lsls	r7, r3, #24
 8007a16:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a1a:	d402      	bmi.n	8007a22 <_printf_i+0x186>
 8007a1c:	065f      	lsls	r7, r3, #25
 8007a1e:	bf48      	it	mi
 8007a20:	b2ad      	uxthmi	r5, r5
 8007a22:	6031      	str	r1, [r6, #0]
 8007a24:	07d9      	lsls	r1, r3, #31
 8007a26:	bf44      	itt	mi
 8007a28:	f043 0320 	orrmi.w	r3, r3, #32
 8007a2c:	6023      	strmi	r3, [r4, #0]
 8007a2e:	b11d      	cbz	r5, 8007a38 <_printf_i+0x19c>
 8007a30:	2310      	movs	r3, #16
 8007a32:	e7ad      	b.n	8007990 <_printf_i+0xf4>
 8007a34:	4826      	ldr	r0, [pc, #152]	@ (8007ad0 <_printf_i+0x234>)
 8007a36:	e7e9      	b.n	8007a0c <_printf_i+0x170>
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	f023 0320 	bic.w	r3, r3, #32
 8007a3e:	6023      	str	r3, [r4, #0]
 8007a40:	e7f6      	b.n	8007a30 <_printf_i+0x194>
 8007a42:	4616      	mov	r6, r2
 8007a44:	e7bd      	b.n	80079c2 <_printf_i+0x126>
 8007a46:	6833      	ldr	r3, [r6, #0]
 8007a48:	6825      	ldr	r5, [r4, #0]
 8007a4a:	6961      	ldr	r1, [r4, #20]
 8007a4c:	1d18      	adds	r0, r3, #4
 8007a4e:	6030      	str	r0, [r6, #0]
 8007a50:	062e      	lsls	r6, r5, #24
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	d501      	bpl.n	8007a5a <_printf_i+0x1be>
 8007a56:	6019      	str	r1, [r3, #0]
 8007a58:	e002      	b.n	8007a60 <_printf_i+0x1c4>
 8007a5a:	0668      	lsls	r0, r5, #25
 8007a5c:	d5fb      	bpl.n	8007a56 <_printf_i+0x1ba>
 8007a5e:	8019      	strh	r1, [r3, #0]
 8007a60:	2300      	movs	r3, #0
 8007a62:	6123      	str	r3, [r4, #16]
 8007a64:	4616      	mov	r6, r2
 8007a66:	e7bc      	b.n	80079e2 <_printf_i+0x146>
 8007a68:	6833      	ldr	r3, [r6, #0]
 8007a6a:	1d1a      	adds	r2, r3, #4
 8007a6c:	6032      	str	r2, [r6, #0]
 8007a6e:	681e      	ldr	r6, [r3, #0]
 8007a70:	6862      	ldr	r2, [r4, #4]
 8007a72:	2100      	movs	r1, #0
 8007a74:	4630      	mov	r0, r6
 8007a76:	f7f8 fbb3 	bl	80001e0 <memchr>
 8007a7a:	b108      	cbz	r0, 8007a80 <_printf_i+0x1e4>
 8007a7c:	1b80      	subs	r0, r0, r6
 8007a7e:	6060      	str	r0, [r4, #4]
 8007a80:	6863      	ldr	r3, [r4, #4]
 8007a82:	6123      	str	r3, [r4, #16]
 8007a84:	2300      	movs	r3, #0
 8007a86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a8a:	e7aa      	b.n	80079e2 <_printf_i+0x146>
 8007a8c:	6923      	ldr	r3, [r4, #16]
 8007a8e:	4632      	mov	r2, r6
 8007a90:	4649      	mov	r1, r9
 8007a92:	4640      	mov	r0, r8
 8007a94:	47d0      	blx	sl
 8007a96:	3001      	adds	r0, #1
 8007a98:	d0ad      	beq.n	80079f6 <_printf_i+0x15a>
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	079b      	lsls	r3, r3, #30
 8007a9e:	d413      	bmi.n	8007ac8 <_printf_i+0x22c>
 8007aa0:	68e0      	ldr	r0, [r4, #12]
 8007aa2:	9b03      	ldr	r3, [sp, #12]
 8007aa4:	4298      	cmp	r0, r3
 8007aa6:	bfb8      	it	lt
 8007aa8:	4618      	movlt	r0, r3
 8007aaa:	e7a6      	b.n	80079fa <_printf_i+0x15e>
 8007aac:	2301      	movs	r3, #1
 8007aae:	4632      	mov	r2, r6
 8007ab0:	4649      	mov	r1, r9
 8007ab2:	4640      	mov	r0, r8
 8007ab4:	47d0      	blx	sl
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	d09d      	beq.n	80079f6 <_printf_i+0x15a>
 8007aba:	3501      	adds	r5, #1
 8007abc:	68e3      	ldr	r3, [r4, #12]
 8007abe:	9903      	ldr	r1, [sp, #12]
 8007ac0:	1a5b      	subs	r3, r3, r1
 8007ac2:	42ab      	cmp	r3, r5
 8007ac4:	dcf2      	bgt.n	8007aac <_printf_i+0x210>
 8007ac6:	e7eb      	b.n	8007aa0 <_printf_i+0x204>
 8007ac8:	2500      	movs	r5, #0
 8007aca:	f104 0619 	add.w	r6, r4, #25
 8007ace:	e7f5      	b.n	8007abc <_printf_i+0x220>
 8007ad0:	080084c6 	.word	0x080084c6
 8007ad4:	080084d7 	.word	0x080084d7

08007ad8 <__sflush_r>:
 8007ad8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae0:	0716      	lsls	r6, r2, #28
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	460c      	mov	r4, r1
 8007ae6:	d454      	bmi.n	8007b92 <__sflush_r+0xba>
 8007ae8:	684b      	ldr	r3, [r1, #4]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	dc02      	bgt.n	8007af4 <__sflush_r+0x1c>
 8007aee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	dd48      	ble.n	8007b86 <__sflush_r+0xae>
 8007af4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007af6:	2e00      	cmp	r6, #0
 8007af8:	d045      	beq.n	8007b86 <__sflush_r+0xae>
 8007afa:	2300      	movs	r3, #0
 8007afc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b00:	682f      	ldr	r7, [r5, #0]
 8007b02:	6a21      	ldr	r1, [r4, #32]
 8007b04:	602b      	str	r3, [r5, #0]
 8007b06:	d030      	beq.n	8007b6a <__sflush_r+0x92>
 8007b08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	0759      	lsls	r1, r3, #29
 8007b0e:	d505      	bpl.n	8007b1c <__sflush_r+0x44>
 8007b10:	6863      	ldr	r3, [r4, #4]
 8007b12:	1ad2      	subs	r2, r2, r3
 8007b14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b16:	b10b      	cbz	r3, 8007b1c <__sflush_r+0x44>
 8007b18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b1a:	1ad2      	subs	r2, r2, r3
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b20:	6a21      	ldr	r1, [r4, #32]
 8007b22:	4628      	mov	r0, r5
 8007b24:	47b0      	blx	r6
 8007b26:	1c43      	adds	r3, r0, #1
 8007b28:	89a3      	ldrh	r3, [r4, #12]
 8007b2a:	d106      	bne.n	8007b3a <__sflush_r+0x62>
 8007b2c:	6829      	ldr	r1, [r5, #0]
 8007b2e:	291d      	cmp	r1, #29
 8007b30:	d82b      	bhi.n	8007b8a <__sflush_r+0xb2>
 8007b32:	4a2a      	ldr	r2, [pc, #168]	@ (8007bdc <__sflush_r+0x104>)
 8007b34:	40ca      	lsrs	r2, r1
 8007b36:	07d6      	lsls	r6, r2, #31
 8007b38:	d527      	bpl.n	8007b8a <__sflush_r+0xb2>
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	6062      	str	r2, [r4, #4]
 8007b3e:	04d9      	lsls	r1, r3, #19
 8007b40:	6922      	ldr	r2, [r4, #16]
 8007b42:	6022      	str	r2, [r4, #0]
 8007b44:	d504      	bpl.n	8007b50 <__sflush_r+0x78>
 8007b46:	1c42      	adds	r2, r0, #1
 8007b48:	d101      	bne.n	8007b4e <__sflush_r+0x76>
 8007b4a:	682b      	ldr	r3, [r5, #0]
 8007b4c:	b903      	cbnz	r3, 8007b50 <__sflush_r+0x78>
 8007b4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b52:	602f      	str	r7, [r5, #0]
 8007b54:	b1b9      	cbz	r1, 8007b86 <__sflush_r+0xae>
 8007b56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b5a:	4299      	cmp	r1, r3
 8007b5c:	d002      	beq.n	8007b64 <__sflush_r+0x8c>
 8007b5e:	4628      	mov	r0, r5
 8007b60:	f7fe fbd4 	bl	800630c <_free_r>
 8007b64:	2300      	movs	r3, #0
 8007b66:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b68:	e00d      	b.n	8007b86 <__sflush_r+0xae>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	4628      	mov	r0, r5
 8007b6e:	47b0      	blx	r6
 8007b70:	4602      	mov	r2, r0
 8007b72:	1c50      	adds	r0, r2, #1
 8007b74:	d1c9      	bne.n	8007b0a <__sflush_r+0x32>
 8007b76:	682b      	ldr	r3, [r5, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d0c6      	beq.n	8007b0a <__sflush_r+0x32>
 8007b7c:	2b1d      	cmp	r3, #29
 8007b7e:	d001      	beq.n	8007b84 <__sflush_r+0xac>
 8007b80:	2b16      	cmp	r3, #22
 8007b82:	d11e      	bne.n	8007bc2 <__sflush_r+0xea>
 8007b84:	602f      	str	r7, [r5, #0]
 8007b86:	2000      	movs	r0, #0
 8007b88:	e022      	b.n	8007bd0 <__sflush_r+0xf8>
 8007b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b8e:	b21b      	sxth	r3, r3
 8007b90:	e01b      	b.n	8007bca <__sflush_r+0xf2>
 8007b92:	690f      	ldr	r7, [r1, #16]
 8007b94:	2f00      	cmp	r7, #0
 8007b96:	d0f6      	beq.n	8007b86 <__sflush_r+0xae>
 8007b98:	0793      	lsls	r3, r2, #30
 8007b9a:	680e      	ldr	r6, [r1, #0]
 8007b9c:	bf08      	it	eq
 8007b9e:	694b      	ldreq	r3, [r1, #20]
 8007ba0:	600f      	str	r7, [r1, #0]
 8007ba2:	bf18      	it	ne
 8007ba4:	2300      	movne	r3, #0
 8007ba6:	eba6 0807 	sub.w	r8, r6, r7
 8007baa:	608b      	str	r3, [r1, #8]
 8007bac:	f1b8 0f00 	cmp.w	r8, #0
 8007bb0:	dde9      	ble.n	8007b86 <__sflush_r+0xae>
 8007bb2:	6a21      	ldr	r1, [r4, #32]
 8007bb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bb6:	4643      	mov	r3, r8
 8007bb8:	463a      	mov	r2, r7
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b0      	blx	r6
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	dc08      	bgt.n	8007bd4 <__sflush_r+0xfc>
 8007bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bca:	81a3      	strh	r3, [r4, #12]
 8007bcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bd4:	4407      	add	r7, r0
 8007bd6:	eba8 0800 	sub.w	r8, r8, r0
 8007bda:	e7e7      	b.n	8007bac <__sflush_r+0xd4>
 8007bdc:	20400001 	.word	0x20400001

08007be0 <_fflush_r>:
 8007be0:	b538      	push	{r3, r4, r5, lr}
 8007be2:	690b      	ldr	r3, [r1, #16]
 8007be4:	4605      	mov	r5, r0
 8007be6:	460c      	mov	r4, r1
 8007be8:	b913      	cbnz	r3, 8007bf0 <_fflush_r+0x10>
 8007bea:	2500      	movs	r5, #0
 8007bec:	4628      	mov	r0, r5
 8007bee:	bd38      	pop	{r3, r4, r5, pc}
 8007bf0:	b118      	cbz	r0, 8007bfa <_fflush_r+0x1a>
 8007bf2:	6a03      	ldr	r3, [r0, #32]
 8007bf4:	b90b      	cbnz	r3, 8007bfa <_fflush_r+0x1a>
 8007bf6:	f7fe f953 	bl	8005ea0 <__sinit>
 8007bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0f3      	beq.n	8007bea <_fflush_r+0xa>
 8007c02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c04:	07d0      	lsls	r0, r2, #31
 8007c06:	d404      	bmi.n	8007c12 <_fflush_r+0x32>
 8007c08:	0599      	lsls	r1, r3, #22
 8007c0a:	d402      	bmi.n	8007c12 <_fflush_r+0x32>
 8007c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c0e:	f7fe fb3e 	bl	800628e <__retarget_lock_acquire_recursive>
 8007c12:	4628      	mov	r0, r5
 8007c14:	4621      	mov	r1, r4
 8007c16:	f7ff ff5f 	bl	8007ad8 <__sflush_r>
 8007c1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c1c:	07da      	lsls	r2, r3, #31
 8007c1e:	4605      	mov	r5, r0
 8007c20:	d4e4      	bmi.n	8007bec <_fflush_r+0xc>
 8007c22:	89a3      	ldrh	r3, [r4, #12]
 8007c24:	059b      	lsls	r3, r3, #22
 8007c26:	d4e1      	bmi.n	8007bec <_fflush_r+0xc>
 8007c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c2a:	f7fe fb31 	bl	8006290 <__retarget_lock_release_recursive>
 8007c2e:	e7dd      	b.n	8007bec <_fflush_r+0xc>

08007c30 <fiprintf>:
 8007c30:	b40e      	push	{r1, r2, r3}
 8007c32:	b503      	push	{r0, r1, lr}
 8007c34:	4601      	mov	r1, r0
 8007c36:	ab03      	add	r3, sp, #12
 8007c38:	4805      	ldr	r0, [pc, #20]	@ (8007c50 <fiprintf+0x20>)
 8007c3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c3e:	6800      	ldr	r0, [r0, #0]
 8007c40:	9301      	str	r3, [sp, #4]
 8007c42:	f000 f8a3 	bl	8007d8c <_vfiprintf_r>
 8007c46:	b002      	add	sp, #8
 8007c48:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c4c:	b003      	add	sp, #12
 8007c4e:	4770      	bx	lr
 8007c50:	20000188 	.word	0x20000188

08007c54 <memmove>:
 8007c54:	4288      	cmp	r0, r1
 8007c56:	b510      	push	{r4, lr}
 8007c58:	eb01 0402 	add.w	r4, r1, r2
 8007c5c:	d902      	bls.n	8007c64 <memmove+0x10>
 8007c5e:	4284      	cmp	r4, r0
 8007c60:	4623      	mov	r3, r4
 8007c62:	d807      	bhi.n	8007c74 <memmove+0x20>
 8007c64:	1e43      	subs	r3, r0, #1
 8007c66:	42a1      	cmp	r1, r4
 8007c68:	d008      	beq.n	8007c7c <memmove+0x28>
 8007c6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c72:	e7f8      	b.n	8007c66 <memmove+0x12>
 8007c74:	4402      	add	r2, r0
 8007c76:	4601      	mov	r1, r0
 8007c78:	428a      	cmp	r2, r1
 8007c7a:	d100      	bne.n	8007c7e <memmove+0x2a>
 8007c7c:	bd10      	pop	{r4, pc}
 8007c7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c86:	e7f7      	b.n	8007c78 <memmove+0x24>

08007c88 <_sbrk_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	4d06      	ldr	r5, [pc, #24]	@ (8007ca4 <_sbrk_r+0x1c>)
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	4604      	mov	r4, r0
 8007c90:	4608      	mov	r0, r1
 8007c92:	602b      	str	r3, [r5, #0]
 8007c94:	f7f9 fdca 	bl	800182c <_sbrk>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d102      	bne.n	8007ca2 <_sbrk_r+0x1a>
 8007c9c:	682b      	ldr	r3, [r5, #0]
 8007c9e:	b103      	cbz	r3, 8007ca2 <_sbrk_r+0x1a>
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	200043c4 	.word	0x200043c4

08007ca8 <abort>:
 8007ca8:	b508      	push	{r3, lr}
 8007caa:	2006      	movs	r0, #6
 8007cac:	f000 fa42 	bl	8008134 <raise>
 8007cb0:	2001      	movs	r0, #1
 8007cb2:	f7f9 fd43 	bl	800173c <_exit>

08007cb6 <_calloc_r>:
 8007cb6:	b570      	push	{r4, r5, r6, lr}
 8007cb8:	fba1 5402 	umull	r5, r4, r1, r2
 8007cbc:	b934      	cbnz	r4, 8007ccc <_calloc_r+0x16>
 8007cbe:	4629      	mov	r1, r5
 8007cc0:	f7fe fed2 	bl	8006a68 <_malloc_r>
 8007cc4:	4606      	mov	r6, r0
 8007cc6:	b928      	cbnz	r0, 8007cd4 <_calloc_r+0x1e>
 8007cc8:	4630      	mov	r0, r6
 8007cca:	bd70      	pop	{r4, r5, r6, pc}
 8007ccc:	220c      	movs	r2, #12
 8007cce:	6002      	str	r2, [r0, #0]
 8007cd0:	2600      	movs	r6, #0
 8007cd2:	e7f9      	b.n	8007cc8 <_calloc_r+0x12>
 8007cd4:	462a      	mov	r2, r5
 8007cd6:	4621      	mov	r1, r4
 8007cd8:	f7fe f97d 	bl	8005fd6 <memset>
 8007cdc:	e7f4      	b.n	8007cc8 <_calloc_r+0x12>

08007cde <_realloc_r>:
 8007cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	4614      	mov	r4, r2
 8007ce6:	460d      	mov	r5, r1
 8007ce8:	b921      	cbnz	r1, 8007cf4 <_realloc_r+0x16>
 8007cea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cee:	4611      	mov	r1, r2
 8007cf0:	f7fe beba 	b.w	8006a68 <_malloc_r>
 8007cf4:	b92a      	cbnz	r2, 8007d02 <_realloc_r+0x24>
 8007cf6:	f7fe fb09 	bl	800630c <_free_r>
 8007cfa:	4625      	mov	r5, r4
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d02:	f000 fa33 	bl	800816c <_malloc_usable_size_r>
 8007d06:	4284      	cmp	r4, r0
 8007d08:	4606      	mov	r6, r0
 8007d0a:	d802      	bhi.n	8007d12 <_realloc_r+0x34>
 8007d0c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d10:	d8f4      	bhi.n	8007cfc <_realloc_r+0x1e>
 8007d12:	4621      	mov	r1, r4
 8007d14:	4638      	mov	r0, r7
 8007d16:	f7fe fea7 	bl	8006a68 <_malloc_r>
 8007d1a:	4680      	mov	r8, r0
 8007d1c:	b908      	cbnz	r0, 8007d22 <_realloc_r+0x44>
 8007d1e:	4645      	mov	r5, r8
 8007d20:	e7ec      	b.n	8007cfc <_realloc_r+0x1e>
 8007d22:	42b4      	cmp	r4, r6
 8007d24:	4622      	mov	r2, r4
 8007d26:	4629      	mov	r1, r5
 8007d28:	bf28      	it	cs
 8007d2a:	4632      	movcs	r2, r6
 8007d2c:	f7fe fab9 	bl	80062a2 <memcpy>
 8007d30:	4629      	mov	r1, r5
 8007d32:	4638      	mov	r0, r7
 8007d34:	f7fe faea 	bl	800630c <_free_r>
 8007d38:	e7f1      	b.n	8007d1e <_realloc_r+0x40>

08007d3a <__sfputc_r>:
 8007d3a:	6893      	ldr	r3, [r2, #8]
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	b410      	push	{r4}
 8007d42:	6093      	str	r3, [r2, #8]
 8007d44:	da08      	bge.n	8007d58 <__sfputc_r+0x1e>
 8007d46:	6994      	ldr	r4, [r2, #24]
 8007d48:	42a3      	cmp	r3, r4
 8007d4a:	db01      	blt.n	8007d50 <__sfputc_r+0x16>
 8007d4c:	290a      	cmp	r1, #10
 8007d4e:	d103      	bne.n	8007d58 <__sfputc_r+0x1e>
 8007d50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d54:	f000 b932 	b.w	8007fbc <__swbuf_r>
 8007d58:	6813      	ldr	r3, [r2, #0]
 8007d5a:	1c58      	adds	r0, r3, #1
 8007d5c:	6010      	str	r0, [r2, #0]
 8007d5e:	7019      	strb	r1, [r3, #0]
 8007d60:	4608      	mov	r0, r1
 8007d62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <__sfputs_r>:
 8007d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	460f      	mov	r7, r1
 8007d6e:	4614      	mov	r4, r2
 8007d70:	18d5      	adds	r5, r2, r3
 8007d72:	42ac      	cmp	r4, r5
 8007d74:	d101      	bne.n	8007d7a <__sfputs_r+0x12>
 8007d76:	2000      	movs	r0, #0
 8007d78:	e007      	b.n	8007d8a <__sfputs_r+0x22>
 8007d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d7e:	463a      	mov	r2, r7
 8007d80:	4630      	mov	r0, r6
 8007d82:	f7ff ffda 	bl	8007d3a <__sfputc_r>
 8007d86:	1c43      	adds	r3, r0, #1
 8007d88:	d1f3      	bne.n	8007d72 <__sfputs_r+0xa>
 8007d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d8c <_vfiprintf_r>:
 8007d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d90:	460d      	mov	r5, r1
 8007d92:	b09d      	sub	sp, #116	@ 0x74
 8007d94:	4614      	mov	r4, r2
 8007d96:	4698      	mov	r8, r3
 8007d98:	4606      	mov	r6, r0
 8007d9a:	b118      	cbz	r0, 8007da4 <_vfiprintf_r+0x18>
 8007d9c:	6a03      	ldr	r3, [r0, #32]
 8007d9e:	b90b      	cbnz	r3, 8007da4 <_vfiprintf_r+0x18>
 8007da0:	f7fe f87e 	bl	8005ea0 <__sinit>
 8007da4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007da6:	07d9      	lsls	r1, r3, #31
 8007da8:	d405      	bmi.n	8007db6 <_vfiprintf_r+0x2a>
 8007daa:	89ab      	ldrh	r3, [r5, #12]
 8007dac:	059a      	lsls	r2, r3, #22
 8007dae:	d402      	bmi.n	8007db6 <_vfiprintf_r+0x2a>
 8007db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007db2:	f7fe fa6c 	bl	800628e <__retarget_lock_acquire_recursive>
 8007db6:	89ab      	ldrh	r3, [r5, #12]
 8007db8:	071b      	lsls	r3, r3, #28
 8007dba:	d501      	bpl.n	8007dc0 <_vfiprintf_r+0x34>
 8007dbc:	692b      	ldr	r3, [r5, #16]
 8007dbe:	b99b      	cbnz	r3, 8007de8 <_vfiprintf_r+0x5c>
 8007dc0:	4629      	mov	r1, r5
 8007dc2:	4630      	mov	r0, r6
 8007dc4:	f000 f938 	bl	8008038 <__swsetup_r>
 8007dc8:	b170      	cbz	r0, 8007de8 <_vfiprintf_r+0x5c>
 8007dca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dcc:	07dc      	lsls	r4, r3, #31
 8007dce:	d504      	bpl.n	8007dda <_vfiprintf_r+0x4e>
 8007dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007dd4:	b01d      	add	sp, #116	@ 0x74
 8007dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dda:	89ab      	ldrh	r3, [r5, #12]
 8007ddc:	0598      	lsls	r0, r3, #22
 8007dde:	d4f7      	bmi.n	8007dd0 <_vfiprintf_r+0x44>
 8007de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007de2:	f7fe fa55 	bl	8006290 <__retarget_lock_release_recursive>
 8007de6:	e7f3      	b.n	8007dd0 <_vfiprintf_r+0x44>
 8007de8:	2300      	movs	r3, #0
 8007dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dec:	2320      	movs	r3, #32
 8007dee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007df2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007df6:	2330      	movs	r3, #48	@ 0x30
 8007df8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007fa8 <_vfiprintf_r+0x21c>
 8007dfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e00:	f04f 0901 	mov.w	r9, #1
 8007e04:	4623      	mov	r3, r4
 8007e06:	469a      	mov	sl, r3
 8007e08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e0c:	b10a      	cbz	r2, 8007e12 <_vfiprintf_r+0x86>
 8007e0e:	2a25      	cmp	r2, #37	@ 0x25
 8007e10:	d1f9      	bne.n	8007e06 <_vfiprintf_r+0x7a>
 8007e12:	ebba 0b04 	subs.w	fp, sl, r4
 8007e16:	d00b      	beq.n	8007e30 <_vfiprintf_r+0xa4>
 8007e18:	465b      	mov	r3, fp
 8007e1a:	4622      	mov	r2, r4
 8007e1c:	4629      	mov	r1, r5
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f7ff ffa2 	bl	8007d68 <__sfputs_r>
 8007e24:	3001      	adds	r0, #1
 8007e26:	f000 80a7 	beq.w	8007f78 <_vfiprintf_r+0x1ec>
 8007e2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e2c:	445a      	add	r2, fp
 8007e2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e30:	f89a 3000 	ldrb.w	r3, [sl]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	f000 809f 	beq.w	8007f78 <_vfiprintf_r+0x1ec>
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e44:	f10a 0a01 	add.w	sl, sl, #1
 8007e48:	9304      	str	r3, [sp, #16]
 8007e4a:	9307      	str	r3, [sp, #28]
 8007e4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e50:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e52:	4654      	mov	r4, sl
 8007e54:	2205      	movs	r2, #5
 8007e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e5a:	4853      	ldr	r0, [pc, #332]	@ (8007fa8 <_vfiprintf_r+0x21c>)
 8007e5c:	f7f8 f9c0 	bl	80001e0 <memchr>
 8007e60:	9a04      	ldr	r2, [sp, #16]
 8007e62:	b9d8      	cbnz	r0, 8007e9c <_vfiprintf_r+0x110>
 8007e64:	06d1      	lsls	r1, r2, #27
 8007e66:	bf44      	itt	mi
 8007e68:	2320      	movmi	r3, #32
 8007e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e6e:	0713      	lsls	r3, r2, #28
 8007e70:	bf44      	itt	mi
 8007e72:	232b      	movmi	r3, #43	@ 0x2b
 8007e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e78:	f89a 3000 	ldrb.w	r3, [sl]
 8007e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e7e:	d015      	beq.n	8007eac <_vfiprintf_r+0x120>
 8007e80:	9a07      	ldr	r2, [sp, #28]
 8007e82:	4654      	mov	r4, sl
 8007e84:	2000      	movs	r0, #0
 8007e86:	f04f 0c0a 	mov.w	ip, #10
 8007e8a:	4621      	mov	r1, r4
 8007e8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e90:	3b30      	subs	r3, #48	@ 0x30
 8007e92:	2b09      	cmp	r3, #9
 8007e94:	d94b      	bls.n	8007f2e <_vfiprintf_r+0x1a2>
 8007e96:	b1b0      	cbz	r0, 8007ec6 <_vfiprintf_r+0x13a>
 8007e98:	9207      	str	r2, [sp, #28]
 8007e9a:	e014      	b.n	8007ec6 <_vfiprintf_r+0x13a>
 8007e9c:	eba0 0308 	sub.w	r3, r0, r8
 8007ea0:	fa09 f303 	lsl.w	r3, r9, r3
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	9304      	str	r3, [sp, #16]
 8007ea8:	46a2      	mov	sl, r4
 8007eaa:	e7d2      	b.n	8007e52 <_vfiprintf_r+0xc6>
 8007eac:	9b03      	ldr	r3, [sp, #12]
 8007eae:	1d19      	adds	r1, r3, #4
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	9103      	str	r1, [sp, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	bfbb      	ittet	lt
 8007eb8:	425b      	neglt	r3, r3
 8007eba:	f042 0202 	orrlt.w	r2, r2, #2
 8007ebe:	9307      	strge	r3, [sp, #28]
 8007ec0:	9307      	strlt	r3, [sp, #28]
 8007ec2:	bfb8      	it	lt
 8007ec4:	9204      	strlt	r2, [sp, #16]
 8007ec6:	7823      	ldrb	r3, [r4, #0]
 8007ec8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eca:	d10a      	bne.n	8007ee2 <_vfiprintf_r+0x156>
 8007ecc:	7863      	ldrb	r3, [r4, #1]
 8007ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ed0:	d132      	bne.n	8007f38 <_vfiprintf_r+0x1ac>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	1d1a      	adds	r2, r3, #4
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	9203      	str	r2, [sp, #12]
 8007eda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ede:	3402      	adds	r4, #2
 8007ee0:	9305      	str	r3, [sp, #20]
 8007ee2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007fb8 <_vfiprintf_r+0x22c>
 8007ee6:	7821      	ldrb	r1, [r4, #0]
 8007ee8:	2203      	movs	r2, #3
 8007eea:	4650      	mov	r0, sl
 8007eec:	f7f8 f978 	bl	80001e0 <memchr>
 8007ef0:	b138      	cbz	r0, 8007f02 <_vfiprintf_r+0x176>
 8007ef2:	9b04      	ldr	r3, [sp, #16]
 8007ef4:	eba0 000a 	sub.w	r0, r0, sl
 8007ef8:	2240      	movs	r2, #64	@ 0x40
 8007efa:	4082      	lsls	r2, r0
 8007efc:	4313      	orrs	r3, r2
 8007efe:	3401      	adds	r4, #1
 8007f00:	9304      	str	r3, [sp, #16]
 8007f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f06:	4829      	ldr	r0, [pc, #164]	@ (8007fac <_vfiprintf_r+0x220>)
 8007f08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f0c:	2206      	movs	r2, #6
 8007f0e:	f7f8 f967 	bl	80001e0 <memchr>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	d03f      	beq.n	8007f96 <_vfiprintf_r+0x20a>
 8007f16:	4b26      	ldr	r3, [pc, #152]	@ (8007fb0 <_vfiprintf_r+0x224>)
 8007f18:	bb1b      	cbnz	r3, 8007f62 <_vfiprintf_r+0x1d6>
 8007f1a:	9b03      	ldr	r3, [sp, #12]
 8007f1c:	3307      	adds	r3, #7
 8007f1e:	f023 0307 	bic.w	r3, r3, #7
 8007f22:	3308      	adds	r3, #8
 8007f24:	9303      	str	r3, [sp, #12]
 8007f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f28:	443b      	add	r3, r7
 8007f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f2c:	e76a      	b.n	8007e04 <_vfiprintf_r+0x78>
 8007f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f32:	460c      	mov	r4, r1
 8007f34:	2001      	movs	r0, #1
 8007f36:	e7a8      	b.n	8007e8a <_vfiprintf_r+0xfe>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	3401      	adds	r4, #1
 8007f3c:	9305      	str	r3, [sp, #20]
 8007f3e:	4619      	mov	r1, r3
 8007f40:	f04f 0c0a 	mov.w	ip, #10
 8007f44:	4620      	mov	r0, r4
 8007f46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f4a:	3a30      	subs	r2, #48	@ 0x30
 8007f4c:	2a09      	cmp	r2, #9
 8007f4e:	d903      	bls.n	8007f58 <_vfiprintf_r+0x1cc>
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d0c6      	beq.n	8007ee2 <_vfiprintf_r+0x156>
 8007f54:	9105      	str	r1, [sp, #20]
 8007f56:	e7c4      	b.n	8007ee2 <_vfiprintf_r+0x156>
 8007f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f5c:	4604      	mov	r4, r0
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e7f0      	b.n	8007f44 <_vfiprintf_r+0x1b8>
 8007f62:	ab03      	add	r3, sp, #12
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	462a      	mov	r2, r5
 8007f68:	4b12      	ldr	r3, [pc, #72]	@ (8007fb4 <_vfiprintf_r+0x228>)
 8007f6a:	a904      	add	r1, sp, #16
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	f3af 8000 	nop.w
 8007f72:	4607      	mov	r7, r0
 8007f74:	1c78      	adds	r0, r7, #1
 8007f76:	d1d6      	bne.n	8007f26 <_vfiprintf_r+0x19a>
 8007f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f7a:	07d9      	lsls	r1, r3, #31
 8007f7c:	d405      	bmi.n	8007f8a <_vfiprintf_r+0x1fe>
 8007f7e:	89ab      	ldrh	r3, [r5, #12]
 8007f80:	059a      	lsls	r2, r3, #22
 8007f82:	d402      	bmi.n	8007f8a <_vfiprintf_r+0x1fe>
 8007f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f86:	f7fe f983 	bl	8006290 <__retarget_lock_release_recursive>
 8007f8a:	89ab      	ldrh	r3, [r5, #12]
 8007f8c:	065b      	lsls	r3, r3, #25
 8007f8e:	f53f af1f 	bmi.w	8007dd0 <_vfiprintf_r+0x44>
 8007f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f94:	e71e      	b.n	8007dd4 <_vfiprintf_r+0x48>
 8007f96:	ab03      	add	r3, sp, #12
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	462a      	mov	r2, r5
 8007f9c:	4b05      	ldr	r3, [pc, #20]	@ (8007fb4 <_vfiprintf_r+0x228>)
 8007f9e:	a904      	add	r1, sp, #16
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7ff fc7b 	bl	800789c <_printf_i>
 8007fa6:	e7e4      	b.n	8007f72 <_vfiprintf_r+0x1e6>
 8007fa8:	080084b5 	.word	0x080084b5
 8007fac:	080084bf 	.word	0x080084bf
 8007fb0:	00000000 	.word	0x00000000
 8007fb4:	08007d69 	.word	0x08007d69
 8007fb8:	080084bb 	.word	0x080084bb

08007fbc <__swbuf_r>:
 8007fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fbe:	460e      	mov	r6, r1
 8007fc0:	4614      	mov	r4, r2
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	b118      	cbz	r0, 8007fce <__swbuf_r+0x12>
 8007fc6:	6a03      	ldr	r3, [r0, #32]
 8007fc8:	b90b      	cbnz	r3, 8007fce <__swbuf_r+0x12>
 8007fca:	f7fd ff69 	bl	8005ea0 <__sinit>
 8007fce:	69a3      	ldr	r3, [r4, #24]
 8007fd0:	60a3      	str	r3, [r4, #8]
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	071a      	lsls	r2, r3, #28
 8007fd6:	d501      	bpl.n	8007fdc <__swbuf_r+0x20>
 8007fd8:	6923      	ldr	r3, [r4, #16]
 8007fda:	b943      	cbnz	r3, 8007fee <__swbuf_r+0x32>
 8007fdc:	4621      	mov	r1, r4
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f000 f82a 	bl	8008038 <__swsetup_r>
 8007fe4:	b118      	cbz	r0, 8007fee <__swbuf_r+0x32>
 8007fe6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007fea:	4638      	mov	r0, r7
 8007fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fee:	6823      	ldr	r3, [r4, #0]
 8007ff0:	6922      	ldr	r2, [r4, #16]
 8007ff2:	1a98      	subs	r0, r3, r2
 8007ff4:	6963      	ldr	r3, [r4, #20]
 8007ff6:	b2f6      	uxtb	r6, r6
 8007ff8:	4283      	cmp	r3, r0
 8007ffa:	4637      	mov	r7, r6
 8007ffc:	dc05      	bgt.n	800800a <__swbuf_r+0x4e>
 8007ffe:	4621      	mov	r1, r4
 8008000:	4628      	mov	r0, r5
 8008002:	f7ff fded 	bl	8007be0 <_fflush_r>
 8008006:	2800      	cmp	r0, #0
 8008008:	d1ed      	bne.n	8007fe6 <__swbuf_r+0x2a>
 800800a:	68a3      	ldr	r3, [r4, #8]
 800800c:	3b01      	subs	r3, #1
 800800e:	60a3      	str	r3, [r4, #8]
 8008010:	6823      	ldr	r3, [r4, #0]
 8008012:	1c5a      	adds	r2, r3, #1
 8008014:	6022      	str	r2, [r4, #0]
 8008016:	701e      	strb	r6, [r3, #0]
 8008018:	6962      	ldr	r2, [r4, #20]
 800801a:	1c43      	adds	r3, r0, #1
 800801c:	429a      	cmp	r2, r3
 800801e:	d004      	beq.n	800802a <__swbuf_r+0x6e>
 8008020:	89a3      	ldrh	r3, [r4, #12]
 8008022:	07db      	lsls	r3, r3, #31
 8008024:	d5e1      	bpl.n	8007fea <__swbuf_r+0x2e>
 8008026:	2e0a      	cmp	r6, #10
 8008028:	d1df      	bne.n	8007fea <__swbuf_r+0x2e>
 800802a:	4621      	mov	r1, r4
 800802c:	4628      	mov	r0, r5
 800802e:	f7ff fdd7 	bl	8007be0 <_fflush_r>
 8008032:	2800      	cmp	r0, #0
 8008034:	d0d9      	beq.n	8007fea <__swbuf_r+0x2e>
 8008036:	e7d6      	b.n	8007fe6 <__swbuf_r+0x2a>

08008038 <__swsetup_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4b29      	ldr	r3, [pc, #164]	@ (80080e0 <__swsetup_r+0xa8>)
 800803c:	4605      	mov	r5, r0
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	460c      	mov	r4, r1
 8008042:	b118      	cbz	r0, 800804c <__swsetup_r+0x14>
 8008044:	6a03      	ldr	r3, [r0, #32]
 8008046:	b90b      	cbnz	r3, 800804c <__swsetup_r+0x14>
 8008048:	f7fd ff2a 	bl	8005ea0 <__sinit>
 800804c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008050:	0719      	lsls	r1, r3, #28
 8008052:	d422      	bmi.n	800809a <__swsetup_r+0x62>
 8008054:	06da      	lsls	r2, r3, #27
 8008056:	d407      	bmi.n	8008068 <__swsetup_r+0x30>
 8008058:	2209      	movs	r2, #9
 800805a:	602a      	str	r2, [r5, #0]
 800805c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008060:	81a3      	strh	r3, [r4, #12]
 8008062:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008066:	e033      	b.n	80080d0 <__swsetup_r+0x98>
 8008068:	0758      	lsls	r0, r3, #29
 800806a:	d512      	bpl.n	8008092 <__swsetup_r+0x5a>
 800806c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800806e:	b141      	cbz	r1, 8008082 <__swsetup_r+0x4a>
 8008070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008074:	4299      	cmp	r1, r3
 8008076:	d002      	beq.n	800807e <__swsetup_r+0x46>
 8008078:	4628      	mov	r0, r5
 800807a:	f7fe f947 	bl	800630c <_free_r>
 800807e:	2300      	movs	r3, #0
 8008080:	6363      	str	r3, [r4, #52]	@ 0x34
 8008082:	89a3      	ldrh	r3, [r4, #12]
 8008084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008088:	81a3      	strh	r3, [r4, #12]
 800808a:	2300      	movs	r3, #0
 800808c:	6063      	str	r3, [r4, #4]
 800808e:	6923      	ldr	r3, [r4, #16]
 8008090:	6023      	str	r3, [r4, #0]
 8008092:	89a3      	ldrh	r3, [r4, #12]
 8008094:	f043 0308 	orr.w	r3, r3, #8
 8008098:	81a3      	strh	r3, [r4, #12]
 800809a:	6923      	ldr	r3, [r4, #16]
 800809c:	b94b      	cbnz	r3, 80080b2 <__swsetup_r+0x7a>
 800809e:	89a3      	ldrh	r3, [r4, #12]
 80080a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080a8:	d003      	beq.n	80080b2 <__swsetup_r+0x7a>
 80080aa:	4621      	mov	r1, r4
 80080ac:	4628      	mov	r0, r5
 80080ae:	f000 f88b 	bl	80081c8 <__smakebuf_r>
 80080b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080b6:	f013 0201 	ands.w	r2, r3, #1
 80080ba:	d00a      	beq.n	80080d2 <__swsetup_r+0x9a>
 80080bc:	2200      	movs	r2, #0
 80080be:	60a2      	str	r2, [r4, #8]
 80080c0:	6962      	ldr	r2, [r4, #20]
 80080c2:	4252      	negs	r2, r2
 80080c4:	61a2      	str	r2, [r4, #24]
 80080c6:	6922      	ldr	r2, [r4, #16]
 80080c8:	b942      	cbnz	r2, 80080dc <__swsetup_r+0xa4>
 80080ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80080ce:	d1c5      	bne.n	800805c <__swsetup_r+0x24>
 80080d0:	bd38      	pop	{r3, r4, r5, pc}
 80080d2:	0799      	lsls	r1, r3, #30
 80080d4:	bf58      	it	pl
 80080d6:	6962      	ldrpl	r2, [r4, #20]
 80080d8:	60a2      	str	r2, [r4, #8]
 80080da:	e7f4      	b.n	80080c6 <__swsetup_r+0x8e>
 80080dc:	2000      	movs	r0, #0
 80080de:	e7f7      	b.n	80080d0 <__swsetup_r+0x98>
 80080e0:	20000188 	.word	0x20000188

080080e4 <_raise_r>:
 80080e4:	291f      	cmp	r1, #31
 80080e6:	b538      	push	{r3, r4, r5, lr}
 80080e8:	4605      	mov	r5, r0
 80080ea:	460c      	mov	r4, r1
 80080ec:	d904      	bls.n	80080f8 <_raise_r+0x14>
 80080ee:	2316      	movs	r3, #22
 80080f0:	6003      	str	r3, [r0, #0]
 80080f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080f6:	bd38      	pop	{r3, r4, r5, pc}
 80080f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80080fa:	b112      	cbz	r2, 8008102 <_raise_r+0x1e>
 80080fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008100:	b94b      	cbnz	r3, 8008116 <_raise_r+0x32>
 8008102:	4628      	mov	r0, r5
 8008104:	f000 f830 	bl	8008168 <_getpid_r>
 8008108:	4622      	mov	r2, r4
 800810a:	4601      	mov	r1, r0
 800810c:	4628      	mov	r0, r5
 800810e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008112:	f000 b817 	b.w	8008144 <_kill_r>
 8008116:	2b01      	cmp	r3, #1
 8008118:	d00a      	beq.n	8008130 <_raise_r+0x4c>
 800811a:	1c59      	adds	r1, r3, #1
 800811c:	d103      	bne.n	8008126 <_raise_r+0x42>
 800811e:	2316      	movs	r3, #22
 8008120:	6003      	str	r3, [r0, #0]
 8008122:	2001      	movs	r0, #1
 8008124:	e7e7      	b.n	80080f6 <_raise_r+0x12>
 8008126:	2100      	movs	r1, #0
 8008128:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800812c:	4620      	mov	r0, r4
 800812e:	4798      	blx	r3
 8008130:	2000      	movs	r0, #0
 8008132:	e7e0      	b.n	80080f6 <_raise_r+0x12>

08008134 <raise>:
 8008134:	4b02      	ldr	r3, [pc, #8]	@ (8008140 <raise+0xc>)
 8008136:	4601      	mov	r1, r0
 8008138:	6818      	ldr	r0, [r3, #0]
 800813a:	f7ff bfd3 	b.w	80080e4 <_raise_r>
 800813e:	bf00      	nop
 8008140:	20000188 	.word	0x20000188

08008144 <_kill_r>:
 8008144:	b538      	push	{r3, r4, r5, lr}
 8008146:	4d07      	ldr	r5, [pc, #28]	@ (8008164 <_kill_r+0x20>)
 8008148:	2300      	movs	r3, #0
 800814a:	4604      	mov	r4, r0
 800814c:	4608      	mov	r0, r1
 800814e:	4611      	mov	r1, r2
 8008150:	602b      	str	r3, [r5, #0]
 8008152:	f7f9 fae3 	bl	800171c <_kill>
 8008156:	1c43      	adds	r3, r0, #1
 8008158:	d102      	bne.n	8008160 <_kill_r+0x1c>
 800815a:	682b      	ldr	r3, [r5, #0]
 800815c:	b103      	cbz	r3, 8008160 <_kill_r+0x1c>
 800815e:	6023      	str	r3, [r4, #0]
 8008160:	bd38      	pop	{r3, r4, r5, pc}
 8008162:	bf00      	nop
 8008164:	200043c4 	.word	0x200043c4

08008168 <_getpid_r>:
 8008168:	f7f9 bad0 	b.w	800170c <_getpid>

0800816c <_malloc_usable_size_r>:
 800816c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008170:	1f18      	subs	r0, r3, #4
 8008172:	2b00      	cmp	r3, #0
 8008174:	bfbc      	itt	lt
 8008176:	580b      	ldrlt	r3, [r1, r0]
 8008178:	18c0      	addlt	r0, r0, r3
 800817a:	4770      	bx	lr

0800817c <__swhatbuf_r>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	460c      	mov	r4, r1
 8008180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008184:	2900      	cmp	r1, #0
 8008186:	b096      	sub	sp, #88	@ 0x58
 8008188:	4615      	mov	r5, r2
 800818a:	461e      	mov	r6, r3
 800818c:	da0d      	bge.n	80081aa <__swhatbuf_r+0x2e>
 800818e:	89a3      	ldrh	r3, [r4, #12]
 8008190:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008194:	f04f 0100 	mov.w	r1, #0
 8008198:	bf14      	ite	ne
 800819a:	2340      	movne	r3, #64	@ 0x40
 800819c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80081a0:	2000      	movs	r0, #0
 80081a2:	6031      	str	r1, [r6, #0]
 80081a4:	602b      	str	r3, [r5, #0]
 80081a6:	b016      	add	sp, #88	@ 0x58
 80081a8:	bd70      	pop	{r4, r5, r6, pc}
 80081aa:	466a      	mov	r2, sp
 80081ac:	f000 f848 	bl	8008240 <_fstat_r>
 80081b0:	2800      	cmp	r0, #0
 80081b2:	dbec      	blt.n	800818e <__swhatbuf_r+0x12>
 80081b4:	9901      	ldr	r1, [sp, #4]
 80081b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80081ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80081be:	4259      	negs	r1, r3
 80081c0:	4159      	adcs	r1, r3
 80081c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80081c6:	e7eb      	b.n	80081a0 <__swhatbuf_r+0x24>

080081c8 <__smakebuf_r>:
 80081c8:	898b      	ldrh	r3, [r1, #12]
 80081ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081cc:	079d      	lsls	r5, r3, #30
 80081ce:	4606      	mov	r6, r0
 80081d0:	460c      	mov	r4, r1
 80081d2:	d507      	bpl.n	80081e4 <__smakebuf_r+0x1c>
 80081d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	6123      	str	r3, [r4, #16]
 80081dc:	2301      	movs	r3, #1
 80081de:	6163      	str	r3, [r4, #20]
 80081e0:	b003      	add	sp, #12
 80081e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081e4:	ab01      	add	r3, sp, #4
 80081e6:	466a      	mov	r2, sp
 80081e8:	f7ff ffc8 	bl	800817c <__swhatbuf_r>
 80081ec:	9f00      	ldr	r7, [sp, #0]
 80081ee:	4605      	mov	r5, r0
 80081f0:	4639      	mov	r1, r7
 80081f2:	4630      	mov	r0, r6
 80081f4:	f7fe fc38 	bl	8006a68 <_malloc_r>
 80081f8:	b948      	cbnz	r0, 800820e <__smakebuf_r+0x46>
 80081fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081fe:	059a      	lsls	r2, r3, #22
 8008200:	d4ee      	bmi.n	80081e0 <__smakebuf_r+0x18>
 8008202:	f023 0303 	bic.w	r3, r3, #3
 8008206:	f043 0302 	orr.w	r3, r3, #2
 800820a:	81a3      	strh	r3, [r4, #12]
 800820c:	e7e2      	b.n	80081d4 <__smakebuf_r+0xc>
 800820e:	89a3      	ldrh	r3, [r4, #12]
 8008210:	6020      	str	r0, [r4, #0]
 8008212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008216:	81a3      	strh	r3, [r4, #12]
 8008218:	9b01      	ldr	r3, [sp, #4]
 800821a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800821e:	b15b      	cbz	r3, 8008238 <__smakebuf_r+0x70>
 8008220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008224:	4630      	mov	r0, r6
 8008226:	f000 f81d 	bl	8008264 <_isatty_r>
 800822a:	b128      	cbz	r0, 8008238 <__smakebuf_r+0x70>
 800822c:	89a3      	ldrh	r3, [r4, #12]
 800822e:	f023 0303 	bic.w	r3, r3, #3
 8008232:	f043 0301 	orr.w	r3, r3, #1
 8008236:	81a3      	strh	r3, [r4, #12]
 8008238:	89a3      	ldrh	r3, [r4, #12]
 800823a:	431d      	orrs	r5, r3
 800823c:	81a5      	strh	r5, [r4, #12]
 800823e:	e7cf      	b.n	80081e0 <__smakebuf_r+0x18>

08008240 <_fstat_r>:
 8008240:	b538      	push	{r3, r4, r5, lr}
 8008242:	4d07      	ldr	r5, [pc, #28]	@ (8008260 <_fstat_r+0x20>)
 8008244:	2300      	movs	r3, #0
 8008246:	4604      	mov	r4, r0
 8008248:	4608      	mov	r0, r1
 800824a:	4611      	mov	r1, r2
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	f7f9 fac5 	bl	80017dc <_fstat>
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	d102      	bne.n	800825c <_fstat_r+0x1c>
 8008256:	682b      	ldr	r3, [r5, #0]
 8008258:	b103      	cbz	r3, 800825c <_fstat_r+0x1c>
 800825a:	6023      	str	r3, [r4, #0]
 800825c:	bd38      	pop	{r3, r4, r5, pc}
 800825e:	bf00      	nop
 8008260:	200043c4 	.word	0x200043c4

08008264 <_isatty_r>:
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4d06      	ldr	r5, [pc, #24]	@ (8008280 <_isatty_r+0x1c>)
 8008268:	2300      	movs	r3, #0
 800826a:	4604      	mov	r4, r0
 800826c:	4608      	mov	r0, r1
 800826e:	602b      	str	r3, [r5, #0]
 8008270:	f7f9 fac4 	bl	80017fc <_isatty>
 8008274:	1c43      	adds	r3, r0, #1
 8008276:	d102      	bne.n	800827e <_isatty_r+0x1a>
 8008278:	682b      	ldr	r3, [r5, #0]
 800827a:	b103      	cbz	r3, 800827e <_isatty_r+0x1a>
 800827c:	6023      	str	r3, [r4, #0]
 800827e:	bd38      	pop	{r3, r4, r5, pc}
 8008280:	200043c4 	.word	0x200043c4

08008284 <_init>:
 8008284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008286:	bf00      	nop
 8008288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800828a:	bc08      	pop	{r3}
 800828c:	469e      	mov	lr, r3
 800828e:	4770      	bx	lr

08008290 <_fini>:
 8008290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008292:	bf00      	nop
 8008294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008296:	bc08      	pop	{r3}
 8008298:	469e      	mov	lr, r3
 800829a:	4770      	bx	lr
