#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec 18 21:43:42 2017
# Process ID: 2092
# Current directory: C:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.runs/impl_1
# Command line: vivado.exe -log the_gf.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source the_gf.tcl -notrace
# Log file: C:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.runs/impl_1/the_gf.vdi
# Journal file: C:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source the_gf.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider.dcp' for cell 'clock_generator'
INFO: [Netlist 29-17] Analyzing 621 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'the_gf' is not ideal for floorplanning, since the cellview 'SYNC' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'clock_generator/inst'
Finished Parsing XDC File [c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'clock_generator/inst'
Parsing XDC File [c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'clock_generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.895 ; gain = 499.406
Finished Parsing XDC File [c:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'clock_generator/inst'
Parsing XDC File [C:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/need-/Desktop/digitalproject/Action_Reaction/Action_Reaction.srcs/constrs_1/new/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.895 ; gain = 777.441

*** Halting run - EA reset detected ***



    while executing
"start_step opt_design"
    (file "the_gf.tcl" line 74)
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 21:44:06 2017...
