-- VHDL Entity Messy_test.messy_tester.interface
--
-- Created:
--          by - jean.nanchen.UNKNOWN (WEA30407)
--          at - 19:36:02 10.08.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY messy_tester IS
    GENERIC( 
        adcBitNb   : integer  := 8;
        phaseBitNb : positive := 16;
        pidBitNb   : positive := 12;
        dacBitNb   : positive := 8;
        dacChBitNb : positive := 2;
        dacOpBitNb : positive := 2
    );
    PORT( 
        Setval    : OUT    std_ulogic_vector (pidBitNb-1 DOWNTO 0);
        clock     : OUT    std_logic;
        dacData   : OUT    std_ulogic_vector (dacBitNb-1 DOWNTO 0);
        dacMode   : OUT    std_ulogic_vector (dacOpBitNb-1 DOWNTO 0);
        dacSel    : OUT    std_ulogic_vector (dacChBitNb-1 DOWNTO 0);
        enable    : OUT    std_ulogic;
        notenable : OUT    std_ulogic;
        reset     : OUT    std_logic;
        send      : OUT    std_ulogic;
        Hall_A    : OUT    std_ulogic;
        Hall_B    : OUT    std_ulogic;
        Hall_C    : OUT    std_ulogic
    );

-- Declarations

END messy_tester ;

