0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_2_1/bcd_tb.v,1645775882,verilog,,,,bcd_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/bcd.v,1645775655,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_2_1/bcd_tb.v,,bcd;circuitA;comparator;mux_2_1,,,,,,,,
