Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 27 09:25:41 2024
| Host         : DESKTOP-U76F263 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calc_top_struc_cfg_timing_summary_routed.rpt -rpx calc_top_struc_cfg_timing_summary_routed.rpx
| Design       : calc_top_struc_cfg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.490        0.000                      0                  517        0.162        0.000                      0                  517        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.490        0.000                      0                  517        0.162        0.000                      0                  517        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 i_alu/s_operation_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/dig3_o_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.958ns (22.871%)  route 3.231ns (77.129%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.619     5.140    i_alu/CLK
    SLICE_X61Y26         FDPE                                         r  i_alu/s_operation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.596 r  i_alu/s_operation_reg[2]/Q
                         net (fo=33, routed)          1.651     7.247    i_calc_ctrl/s_operation_reg[2]_4[0]
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.146     7.393 r  i_calc_ctrl/dig0_o[7]_i_5/O
                         net (fo=9, routed)           1.179     8.572    i_calc_ctrl/dig3_o_reg[1]_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.356     8.928 r  i_calc_ctrl/dig3_o[6]_i_1/O
                         net (fo=1, routed)           0.401     9.329    i_calc_ctrl/dig3_o[6]_i_1_n_0
    SLICE_X63Y25         FDPE                                         r  i_calc_ctrl/dig3_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.502    14.843    i_calc_ctrl/CLK
    SLICE_X63Y25         FDPE                                         r  i_calc_ctrl/dig3_o_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDPE (Setup_fdpe_C_D)       -0.249    14.819    i_calc_ctrl/dig3_o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.116ns (46.948%)  route 2.391ns (53.052%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  i_io_ctrl/s_enctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.250    i_io_ctrl/s_enctr_reg[8]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  i_io_ctrl/s_enctr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.367    i_io_ctrl/s_enctr_reg[12]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.586 r  i_io_ctrl/s_enctr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.586    i_io_ctrl/s_enctr_reg[16]_i_1_n_7
    SLICE_X54Y22         FDCE                                         r  i_io_ctrl/s_enctr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    i_io_ctrl/CLK
    SLICE_X54Y22         FDCE                                         r  i_io_ctrl/s_enctr_reg[16]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.109    15.127    i_io_ctrl/s_enctr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.103ns (46.794%)  route 2.391ns (53.206%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  i_io_ctrl/s_enctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.250    i_io_ctrl/s_enctr_reg[8]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.573 r  i_io_ctrl/s_enctr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.573    i_io_ctrl/s_enctr_reg[12]_i_1_n_6
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    i_io_ctrl/CLK
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.109    15.129    i_io_ctrl/s_enctr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.095ns (46.699%)  route 2.391ns (53.301%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  i_io_ctrl/s_enctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.250    i_io_ctrl/s_enctr_reg[8]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.565 r  i_io_ctrl/s_enctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.565    i_io_ctrl/s_enctr_reg[12]_i_1_n_4
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    i_io_ctrl/CLK
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[15]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.109    15.129    i_io_ctrl/s_enctr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 i_alu/s_operation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/dig0_o_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.318ns (30.289%)  route 3.033ns (69.711%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.619     5.140    i_alu/CLK
    SLICE_X61Y26         FDCE                                         r  i_alu/s_operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  i_alu/s_operation_reg[1]/Q
                         net (fo=22, routed)          1.221     6.780    i_alu/s_operation[1]
    SLICE_X58Y22         LUT6 (Prop_lut6_I4_O)        0.297     7.077 r  i_alu/g0_b7__5_i_2/O
                         net (fo=7, routed)           0.800     7.877    i_alu/g0_b7__5_i_2_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.152     8.029 r  i_alu/g0_b1__5/O
                         net (fo=1, routed)           0.433     8.463    i_alu/g0_b1__5_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I5_O)        0.326     8.789 f  i_alu/dig0_o[1]_i_2/O
                         net (fo=1, routed)           0.579     9.368    i_calc_ctrl/s_output_not_implemented_reg[error_o]_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.492 r  i_calc_ctrl/dig0_o[1]_i_1/O
                         net (fo=1, routed)           0.000     9.492    i_calc_ctrl/dig0_o[1]_i_1_n_0
    SLICE_X62Y22         FDPE                                         r  i_calc_ctrl/dig0_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.505    14.846    i_calc_ctrl/CLK
    SLICE_X62Y22         FDPE                                         r  i_calc_ctrl/dig0_o_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDPE (Setup_fdpe_C_D)        0.031    15.102    i_calc_ctrl/dig0_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.019ns (45.781%)  route 2.391ns (54.219%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  i_io_ctrl/s_enctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.250    i_io_ctrl/s_enctr_reg[8]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.489 r  i_io_ctrl/s_enctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.489    i_io_ctrl/s_enctr_reg[12]_i_1_n_5
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    i_io_ctrl/CLK
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[14]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.109    15.129    i_io_ctrl/s_enctr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.999ns (45.534%)  route 2.391ns (54.466%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  i_io_ctrl/s_enctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.250    i_io_ctrl/s_enctr_reg[8]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.469 r  i_io_ctrl/s_enctr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.469    i_io_ctrl/s_enctr_reg[12]_i_1_n_7
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    i_io_ctrl/CLK
    SLICE_X54Y21         FDCE                                         r  i_io_ctrl/s_enctr_reg[12]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.109    15.129    i_io_ctrl/s_enctr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 i_calc_ctrl/s_entrystate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/dig1_o_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.766ns (17.648%)  route 3.574ns (82.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.551     5.072    i_calc_ctrl/CLK
    SLICE_X56Y24         FDCE                                         r  i_calc_ctrl/s_entrystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  i_calc_ctrl/s_entrystate_reg[2]/Q
                         net (fo=36, routed)          2.760     8.350    i_io_ctrl/s_entrystate_reg[2][1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.474 f  i_io_ctrl/dig1_o[5]_i_2/O
                         net (fo=1, routed)           0.814     9.289    i_alu/s_swsync_reg[12]_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.413 r  i_alu/dig1_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.413    i_calc_ctrl/s_output_square_reg[overflow_o]_1[3]
    SLICE_X61Y24         FDPE                                         r  i_calc_ctrl/dig1_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.501    14.842    i_calc_ctrl/CLK
    SLICE_X61Y24         FDPE                                         r  i_calc_ctrl/dig1_o_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y24         FDPE (Setup_fdpe_C_D)        0.029    15.096    i_calc_ctrl/dig1_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.986ns (45.372%)  route 2.391ns (54.628%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.456 r  i_io_ctrl/s_enctr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.456    i_io_ctrl/s_enctr_reg[8]_i_1_n_6
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[9]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.109    15.153    i_io_ctrl/s_enctr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 i_io_ctrl/s_enctr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_enctr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.978ns (45.272%)  route 2.391ns (54.728%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.558     5.079    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_io_ctrl/s_enctr_reg[8]/Q
                         net (fo=7, routed)           0.999     6.597    i_io_ctrl/s_enctr_reg[8]
    SLICE_X55Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.749 f  i_io_ctrl/s_enctr[0]_i_7/O
                         net (fo=13, routed)          1.203     7.951    i_io_ctrl/s_enctr[0]_i_7_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.326     8.277 r  i_io_ctrl/s_enctr[0]_i_2/O
                         net (fo=1, routed)           0.189     8.466    i_io_ctrl/s_enctr[0]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.016 r  i_io_ctrl/s_enctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_io_ctrl/s_enctr_reg[0]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  i_io_ctrl/s_enctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.133    i_io_ctrl/s_enctr_reg[4]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.448 r  i_io_ctrl/s_enctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.448    i_io_ctrl/s_enctr_reg[8]_i_1_n_4
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    i_io_ctrl/CLK
    SLICE_X54Y20         FDCE                                         r  i_io_ctrl/s_enctr_reg[11]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.109    15.153    i_io_ctrl/s_enctr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_alu/s_downcounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/s_output_square_reg[finished_o]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.555     1.438    i_alu/CLK
    SLICE_X57Y25         FDCE                                         r  i_alu/s_downcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  i_alu/s_downcounter_reg[0]/Q
                         net (fo=4, routed)           0.109     1.688    i_alu/s_downcounter_reg[0]
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  i_alu/s_output_square[finished_o]_i_1/O
                         net (fo=1, routed)           0.000     1.733    i_alu/s_output_square[finished_o]_i_1_n_0
    SLICE_X56Y25         FDCE                                         r  i_alu/s_output_square_reg[finished_o]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    i_alu/CLK
    SLICE_X56Y25         FDCE                                         r  i_alu/s_output_square_reg[finished_o]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120     1.571    i_alu/s_output_square_reg[finished_o]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_reg_sw11_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_swsync_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.586     1.469    i_io_ctrl/CLK
    SLICE_X65Y29         FDCE                                         r  i_io_ctrl/s_reg_sw11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_io_ctrl/s_reg_sw11_reg[0]/Q
                         net (fo=3, routed)           0.110     1.720    i_io_ctrl/s_reg_sw11[0]
    SLICE_X64Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  i_io_ctrl/s_swsync[11]_i_1/O
                         net (fo=1, routed)           0.000     1.765    i_io_ctrl/s_swsync[11]_i_1_n_0
    SLICE_X64Y29         FDCE                                         r  i_io_ctrl/s_swsync_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.855     1.982    i_io_ctrl/CLK
    SLICE_X64Y29         FDCE                                         r  i_io_ctrl/s_swsync_reg[11]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120     1.602    i_io_ctrl/s_swsync_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_pbsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/s_entrystate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.845%)  route 0.147ns (44.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    i_io_ctrl/CLK
    SLICE_X55Y24         FDCE                                         r  i_io_ctrl/s_pbsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_io_ctrl/s_pbsync_reg[0]/Q
                         net (fo=4, routed)           0.147     1.724    i_calc_ctrl/s_pbsync[0]
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.769 r  i_calc_ctrl/s_entrystate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    i_calc_ctrl/s_entrystate[2]_i_1_n_0
    SLICE_X56Y24         FDCE                                         r  i_calc_ctrl/s_entrystate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    i_calc_ctrl/CLK
    SLICE_X56Y24         FDCE                                         r  i_calc_ctrl/s_entrystate_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.121     1.591    i_calc_ctrl/s_entrystate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_pbsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/s_entrystate_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    i_io_ctrl/CLK
    SLICE_X55Y24         FDCE                                         r  i_io_ctrl/s_pbsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_io_ctrl/s_pbsync_reg[0]/Q
                         net (fo=4, routed)           0.149     1.726    i_calc_ctrl/s_pbsync[0]
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  i_calc_ctrl/s_entrystate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    i_calc_ctrl/s_entrystate[1]_i_1_n_0
    SLICE_X56Y24         FDPE                                         r  i_calc_ctrl/s_entrystate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    i_calc_ctrl/CLK
    SLICE_X56Y24         FDPE                                         r  i_calc_ctrl/s_entrystate_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X56Y24         FDPE (Hold_fdpe_C_D)         0.120     1.590    i_calc_ctrl/s_entrystate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_calc_ctrl/optype_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/s_operation_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.320%)  route 0.122ns (39.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.583     1.466    i_calc_ctrl/CLK
    SLICE_X63Y26         FDCE                                         r  i_calc_ctrl/optype_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  i_calc_ctrl/optype_o_reg[0]/Q
                         net (fo=3, routed)           0.122     1.729    i_alu/optype_o_reg[3][0]
    SLICE_X61Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  i_alu/s_operation[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    i_alu/s_operation[2]_i_1_n_0
    SLICE_X61Y26         FDPE                                         r  i_alu/s_operation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.849     1.976    i_alu/CLK
    SLICE_X61Y26         FDPE                                         r  i_alu/s_operation_reg[2]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y26         FDPE (Hold_fdpe_C_D)         0.092     1.590    i_alu/s_operation_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_reg_sw7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_swsync_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.334%)  route 0.156ns (45.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    i_io_ctrl/CLK
    SLICE_X55Y21         FDCE                                         r  i_io_ctrl/s_reg_sw7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  i_io_ctrl/s_reg_sw7_reg[1]/Q
                         net (fo=3, routed)           0.156     1.736    i_io_ctrl/s_reg_sw7[1]
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  i_io_ctrl/s_swsync[7]_i_1/O
                         net (fo=1, routed)           0.000     1.781    i_io_ctrl/s_swsync[7]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  i_io_ctrl/s_swsync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.825     1.952    i_io_ctrl/CLK
    SLICE_X56Y21         FDCE                                         r  i_io_ctrl/s_swsync_reg[7]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.594    i_io_ctrl/s_swsync_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_reg_pb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_reg_pb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    i_io_ctrl/CLK
    SLICE_X52Y23         FDCE                                         r  i_io_ctrl/s_reg_pb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  i_io_ctrl/s_reg_pb2_reg[0]/Q
                         net (fo=2, routed)           0.094     1.695    i_io_ctrl/f_shiftregister_serialin__1[1]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.740 r  i_io_ctrl/s_reg_pb2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    i_io_ctrl/s_reg_pb2[1]_i_1_n_0
    SLICE_X53Y23         FDCE                                         r  i_io_ctrl/s_reg_pb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    i_io_ctrl/CLK
    SLICE_X53Y23         FDCE                                         r  i_io_ctrl/s_reg_pb2_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.092     1.542    i_io_ctrl/s_reg_pb2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_reg_pb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_reg_pb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    i_io_ctrl/CLK
    SLICE_X52Y22         FDCE                                         r  i_io_ctrl/s_reg_pb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  i_io_ctrl/s_reg_pb1_reg[0]/Q
                         net (fo=2, routed)           0.094     1.697    i_io_ctrl/f_shiftregister_serialin__0[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.742 r  i_io_ctrl/s_reg_pb1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    i_io_ctrl/s_reg_pb1[1]_i_1_n_0
    SLICE_X53Y22         FDCE                                         r  i_io_ctrl/s_reg_pb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.824     1.951    i_io_ctrl/CLK
    SLICE_X53Y22         FDCE                                         r  i_io_ctrl/s_reg_pb1_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.092     1.544    i_io_ctrl/s_reg_pb1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_io_ctrl/s_reg_sw7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_reg_sw7_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.556     1.439    i_io_ctrl/CLK
    SLICE_X55Y21         FDCE                                         r  i_io_ctrl/s_reg_sw7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  i_io_ctrl/s_reg_sw7_reg[3]/Q
                         net (fo=3, routed)           0.128     1.708    i_io_ctrl/s_reg_sw7[3]
    SLICE_X55Y21         FDCE                                         r  i_io_ctrl/s_reg_sw7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.825     1.952    i_io_ctrl/CLK
    SLICE_X55Y21         FDCE                                         r  i_io_ctrl/s_reg_sw7_reg[4]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.071     1.510    i_io_ctrl/s_reg_sw7_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op1_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/s_output_not_reg[result_o][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.562%)  route 0.107ns (33.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.584     1.467    i_calc_ctrl/CLK
    SLICE_X60Y27         FDCE                                         r  i_calc_ctrl/op1_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  i_calc_ctrl/op1_o_reg[10]/Q
                         net (fo=9, routed)           0.107     1.738    i_calc_ctrl/s_op1[10]
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.048     1.786 r  i_calc_ctrl/s_output_not[result_o][10]_i_1/O
                         net (fo=1, routed)           0.000     1.786    i_alu/op1_o_reg[11]_2[10]
    SLICE_X61Y27         FDCE                                         r  i_alu/s_output_not_reg[result_o][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.851     1.978    i_alu/CLK
    SLICE_X61Y27         FDCE                                         r  i_alu/s_output_not_reg[result_o][10]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.107     1.587    i_alu/s_output_not_reg[result_o][10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   i_alu/s_downcounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   i_alu/s_downcounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   i_alu/s_downcounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   i_alu/s_downcounter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   i_alu/s_downcounter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   i_alu/s_downcounter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   i_alu/s_downcounter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   i_alu/s_downcounter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   i_alu/s_downcounter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_io_ctrl/s_reg_sw1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_io_ctrl/s_reg_sw1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_io_ctrl/s_reg_sw1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   i_io_ctrl/s_reg_sw1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_io_ctrl/s_swsync_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   i_io_ctrl/s_swsync_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   i_alu/s_downcounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   i_alu/s_downcounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   i_alu/s_downcounter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   i_alu/s_downcounter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   i_alu/s_downcounter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   i_alu/s_downcounter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   i_alu/s_downcounter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   i_alu/s_downcounter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   i_alu/s_output_eor_reg[result_o][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   i_alu/s_output_eor_reg[result_o][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   i_alu/s_output_eor_reg[result_o][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   i_alu/s_output_eor_reg[result_o][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   i_alu/s_output_eor_reg[result_o][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   i_alu/s_output_eor_reg[result_o][4]/C



