//DUT
module HA( input a,b,output sum,carry);
assign sum=a^b;
assign carry=a&b;
endmodule

//Testbench
module HA_tb;
 reg a,b;
 wire sum,carry;
 HA dut(a,b,sum,carry);
 initial begin

 a=0;b=0;#100;
 a=0;b=1;#100;
 a=1;b=0;#100;
 a=1;b=1;#100;
 
 end
 initial begin
 $monitor("a=%b,b=%b,sum=%b,carry=%b",a,b,sum,carry);
 end
initial begin
 $dumpfile("dump.vcd");
 $dumpvars(0,a,b,sum,carry);
 end 
endmodule
