 l1cache.CacheHits : Accumulator : Sum.u64 = 81619; SumSQ.u64 = 81619; Count.u64 = 81619; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 5966; SumSQ.u64 = 5966; Count.u64 = 5966; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 96; SumSQ.u64 = 96; Count.u64 = 96; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 72702; SumSQ.u64 = 72702; Count.u64 = 72702; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 2855; SumSQ.u64 = 2855; Count.u64 = 2855; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 18381; SumSQ.u64 = 18381; Count.u64 = 18381; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 11225; SumSQ.u64 = 11225; Count.u64 = 11225; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 1838; SumSQ.u64 = 1838; Count.u64 = 1838; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 5318; SumSQ.u64 = 5318; Count.u64 = 5318; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 89893; SumSQ.u64 = 89893; Count.u64 = 89893; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 10107; SumSQ.u64 = 10107; Count.u64 = 10107; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 11225; SumSQ.u64 = 11225; Count.u64 = 11225; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 7156; SumSQ.u64 = 7156; Count.u64 = 7156; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 11225; SumSQ.u64 = 11225; Count.u64 = 11225; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 1275; SumSQ.u64 = 1275; Count.u64 = 1275; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 5881; SumSQ.u64 = 5881; Count.u64 = 5881; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           100000
     GetS:                                       89893
     GetX:                                       10107
     GetSEx:                                     0
- Total misses:                                  18381
     GetS, miss on arrival:                      11225
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      1838
     GetX, miss after being blocked:             5318
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    81619
     GetS, hit on arrival:                       5966
     GetS, hit after being blocked:              72702
     GetX, hit on arrival:                       96
     GetX, hit after being blocked:              2855
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     81.619%
- Miss ratio:                                    18.381%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   11225
- GetX   I->M:                                   1275
- GetX   S->M:                                   5881
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 5285]
- PUTE sent due to [inv, evictions]:             [0, 7087]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    118381
- Requests handled by MSHR (MSHR hits):          99256
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2005
- Latency GetS   I->S                            2005
- Latency GetX   I->M                            2005
- Latency GetX   S->M                            3147
streamCPU Finished after 100000 issued reads, 100000 returned
Completed @ 12512646 ns
Simulation is complete, simulated time: 12.5126 ms
