// Seed: 539007796
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input wire id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    output tri id_6,
    output supply1 id_7,
    input wand id_8,
    output wand id_9,
    input tri id_10
);
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    input  wand  id_8,
    input  wire  id_9
);
  wor id_11 = (1'd0) ? id_3 & 1 : 1, id_12;
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_9,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2,
      id_0,
      id_9
  );
endmodule
