

================================================================
== Vitis HLS Report for 'chaosNCG'
================================================================
* Date:           Sun Jun 23 03:47:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.686 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |        ?|        ?|        76|         75|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1055|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|     4566|    3476|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     451|    -|
|Register             |        -|     -|      645|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     5211|    4982|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |srem_32ns_6ns_32_36_1_U1  |srem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_32ns_6ns_32_36_1_U2  |srem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        0|   0|  4566|  3476|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln10_fu_350_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln7_fu_360_p2    |         +|   0|  0|   39|          32|           2|
    |add_ln8_fu_305_p2    |         +|   0|  0|   39|          32|          32|
    |add_ln9_1_fu_206_p2  |         +|   0|  0|   18|          11|           3|
    |add_ln9_2_fu_217_p2  |         +|   0|  0|   18|          11|           2|
    |add_ln9_fu_200_p2    |         +|   0|  0|   18|          11|          11|
    |buffer_r_d0          |         +|   0|  0|   39|          32|          32|
    |p0_1_fu_379_p2       |         +|   0|  0|   39|          32|          32|
    |p1_1_fu_355_p2       |         +|   0|  0|   39|          32|          32|
    |buffer_r_d1          |         -|   0|  0|   39|          32|          32|
    |sub_ln10_fu_331_p2   |         -|   0|  0|   13|           5|           6|
    |sub_ln6_fu_262_p2    |         -|   0|  0|   13|           5|           6|
    |and_ln12_fu_375_p2   |       and|   0|  0|   32|          32|          32|
    |and_ln8_fu_300_p2    |       and|   0|  0|   32|          32|          32|
    |ap_condition_947     |       and|   0|  0|    2|           1|           1|
    |ap_condition_950     |       and|   0|  0|    2|           1|           1|
    |ashr_ln10_fu_341_p2  |      ashr|   0|  0|  100|          32|          32|
    |ashr_ln6_fu_272_p2   |      ashr|   0|  0|  100|          32|          32|
    |icmp_ln7_fu_190_p2   |      icmp|   0|  0|   40|          33|          33|
    |or_ln10_fu_346_p2    |        or|   0|  0|   32|          32|          32|
    |or_ln6_fu_280_p2     |        or|   0|  0|   32|          32|          32|
    |shl_ln10_fu_326_p2   |       shl|   0|  0|  100|          32|          32|
    |shl_ln6_fu_257_p2    |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    |grp_fu_247_p0        |       xor|   0|  0|   32|          32|          32|
    |xor_ln6_1_fu_290_p2  |       xor|   0|  0|   32|          32|          32|
    |xor_ln6_fu_284_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln7_fu_295_p2    |       xor|   0|  0|   32|          32|          32|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0| 1055|         687|         643|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  351|         76|    1|         76|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|   32|         64|
    |buffer_r_address0            |   14|          3|   11|         33|
    |buffer_r_address1            |   14|          3|   11|         33|
    |i_fu_64                      |    9|          2|   32|         64|
    |p0_fu_60                     |    9|          2|   32|         64|
    |p1_fu_56                     |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  451|         98|  155|        406|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |X_read_reg_423               |  32|   0|   32|          0|
    |Y_read_reg_416               |  32|   0|   32|          0|
    |add_ln10_reg_508             |  32|   0|   32|          0|
    |add_ln8_reg_491              |  32|   0|   32|          0|
    |ap_CS_fsm                    |  75|   0|   75|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ashr_ln10_reg_503            |  32|   0|   32|          0|
    |ashr_ln6_reg_481             |  32|   0|   32|          0|
    |b0_reg_459                   |  32|   0|   32|          0|
    |b1_reg_464                   |  32|   0|   32|          0|
    |buffer_r_addr_1_reg_454      |  11|   0|   11|          0|
    |buffer_r_addr_reg_449        |  11|   0|   11|          0|
    |i_1_reg_430                  |  32|   0|   32|          0|
    |i_fu_64                      |  32|   0|   32|          0|
    |icmp_ln7_reg_435             |   1|   0|    1|          0|
    |p0_fu_60                     |  32|   0|   32|          0|
    |p1_1_reg_513                 |  32|   0|   32|          0|
    |p1_fu_56                     |  32|   0|   32|          0|
    |shl_ln10_reg_498             |  32|   0|   32|          0|
    |shl_ln6_reg_476              |  32|   0|   32|          0|
    |xor_ln5_reg_470              |  32|   0|   32|          0|
    |xor_ln7_reg_486              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 645|   0|  645|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      chaosNCG|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      chaosNCG|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      chaosNCG|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      chaosNCG|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      chaosNCG|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      chaosNCG|  return value|
|I                  |   in|   32|     ap_none|             I|        scalar|
|bo                 |   in|   32|     ap_none|            bo|        scalar|
|M_address0         |  out|   11|   ap_memory|             M|         array|
|M_ce0              |  out|    1|   ap_memory|             M|         array|
|M_q0               |   in|   32|   ap_memory|             M|         array|
|M_address1         |  out|   11|   ap_memory|             M|         array|
|M_ce1              |  out|    1|   ap_memory|             M|         array|
|M_q1               |   in|   32|   ap_memory|             M|         array|
|X                  |   in|   32|     ap_none|             X|        scalar|
|Y                  |   in|   32|     ap_none|             Y|        scalar|
|params0            |   in|   32|     ap_none|       params0|        scalar|
|params1            |   in|   32|     ap_none|       params1|        scalar|
|buffer_r_address0  |  out|   11|   ap_memory|      buffer_r|         array|
|buffer_r_ce0       |  out|    1|   ap_memory|      buffer_r|         array|
|buffer_r_we0       |  out|    1|   ap_memory|      buffer_r|         array|
|buffer_r_d0        |  out|   32|   ap_memory|      buffer_r|         array|
|buffer_r_q0        |   in|   32|   ap_memory|      buffer_r|         array|
|buffer_r_address1  |  out|   11|   ap_memory|      buffer_r|         array|
|buffer_r_ce1       |  out|    1|   ap_memory|      buffer_r|         array|
|buffer_r_we1       |  out|    1|   ap_memory|      buffer_r|         array|
|buffer_r_d1        |  out|   32|   ap_memory|      buffer_r|         array|
|buffer_r_q1        |   in|   32|   ap_memory|      buffer_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

