{
	"cts__timing__setup__tns__pre_repair": 0.0000,
	"cts__timing__setup__ws__pre_repair": 0.4400,
	"cts__clock__skew__setup__pre_repair": 0.7804,
	"cts__clock__skew__hold__pre_repair": 0.7804,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0114,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0479,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1,
	"cts__design__io__pre_repair": 388,
	"cts__design__instance__count__pre_repair": 22679,
	"cts__design__instance__area__pre_repair": 147495.2031,
	"cts__design__instance__count__stdcell__pre_repair": 22679,
	"cts__design__instance__area__stdcell__pre_repair": 147495.2031,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0.0000,
	"cts__design__instance__utilization__pre_repair": 0.2614,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.2614,
	"cts__timing__setup__tns__post_repair": 0.0000,
	"cts__timing__setup__ws__post_repair": 0.4400,
	"cts__clock__skew__setup__post_repair": 0.7804,
	"cts__clock__skew__hold__post_repair": 0.7804,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0114,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0479,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 1,
	"cts__design__io__post_repair": 388,
	"cts__design__instance__count__post_repair": 22679,
	"cts__design__instance__area__post_repair": 147495.2031,
	"cts__design__instance__count__stdcell__post_repair": 22679,
	"cts__design__instance__area__stdcell__post_repair": 147495.2031,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0.0000,
	"cts__design__instance__utilization__post_repair": 0.2614,
	"cts__design__instance__utilization__stdcell__post_repair": 0.2614,
	"cts__design__instance__displacement__total": 332.9450,
	"cts__design__instance__displacement__mean": 0.0140,
	"cts__design__instance__displacement__max": 11.7700,
	"cts__route__wirelength__estimated": 552781.6980,
	"cts__design__instance__count__hold_buffer": 162,
	"cts__design__instance__displacement__total": 2345.6850,
	"cts__design__instance__displacement__mean": 0.1020,
	"cts__design__instance__displacement__max": 19.7400,
	"cts__route__wirelength__estimated": 555329.7520,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0.0000,
	"cts__timing__setup__ws": 0.4500,
	"cts__clock__skew__setup": 0.7890,
	"cts__clock__skew__hold": 0.7890,
	"cts__timing__drv__max_slew_limit": 0.0162,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0646,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1000000015047466219876688855040.0000,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 388,
	"cts__design__instance__count": 22841,
	"cts__design__instance__area": 149116.7656,
	"cts__design__instance__count__stdcell": 22841,
	"cts__design__instance__area__stdcell": 149116.7656,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0.0000,
	"cts__design__instance__utilization": 0.2643,
	"cts__design__instance__utilization__stdcell": 0.2643
}